
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000744                       # Number of seconds simulated
sim_ticks                                   743892000                       # Number of ticks simulated
final_tick                               2261996915500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               42589361                       # Simulator instruction rate (inst/s)
host_op_rate                                 42589237                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              268755977                       # Simulator tick rate (ticks/s)
host_mem_usage                                 740780                       # Number of bytes of host memory used
host_seconds                                     2.77                       # Real time elapsed on the host
sim_insts                                   117882813                       # Number of instructions simulated
sim_ops                                     117882813                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst        72576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data        61312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        15872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data        49664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst         1984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data         1408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        54080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       451456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             708352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        72576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        15872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst         1984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        54080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        144512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       407296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          407296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         1134                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data          958                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          248                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data          776                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data           22                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          845                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         7054                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               11068                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          6364                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               6364                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     97562549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     82420566                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     21336431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     66762379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      2667054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data      1892748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     72698725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    606883795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             952224248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     97562549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     21336431                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      2667054                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     72698725                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        194264759                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       547520339                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            547520339                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       547520339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     97562549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     82420566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     21336431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     66762379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      2667054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data      1892748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     72698725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    606883795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1499744587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       11068                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6364                       # Number of write requests accepted
system.mem_ctrls.readBursts                     11068                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6364                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 707456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  405248                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  708352                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               407296                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     14                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           79                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              341                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     741585500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 11068                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6364                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2914                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1821                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4114                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    270.389888                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   165.162445                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   295.493863                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1607     39.06%     39.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1055     25.64%     64.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          477     11.59%     76.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          226      5.49%     81.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          183      4.45%     86.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           75      1.82%     88.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           98      2.38%     90.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           41      1.00%     91.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          352      8.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4114                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          389                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.372751                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.444492                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.530229                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11              6      1.54%      1.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15            20      5.14%      6.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19            70     17.99%     24.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23            78     20.05%     44.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            66     16.97%     61.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            47     12.08%     73.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            30      7.71%     81.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            12      3.08%     84.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             8      2.06%     86.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47            12      3.08%     89.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51            10      2.57%     92.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             5      1.29%     93.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             6      1.54%     95.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             3      0.77%     95.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             3      0.77%     96.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             2      0.51%     97.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             1      0.26%     97.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-83             1      0.26%     97.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::84-87             4      1.03%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-91             1      0.26%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::92-95             1      0.26%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-99             1      0.26%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-107            1      0.26%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-115            1      0.26%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           389                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          389                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.277635                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.261249                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.759842                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              340     87.40%     87.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.51%     87.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               37      9.51%     97.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      2.06%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.51%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           389                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    229223750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               436486250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   55270000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20736.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39486.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       951.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       544.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    952.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    547.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.85                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.05                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     9034                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4234                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.53                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      42541.62                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 15059520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  8217000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                37853400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               20742480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             48313200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            460177245                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             40308000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              630670845                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            852.311168                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     64951250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      24700000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     651712750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 16042320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  8753250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                48328800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               20288880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             48313200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            463904190                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             37038750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              642669390                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            868.526432                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     58937250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      24700000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     656804250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       597                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     168     46.28%     46.28% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.28%     46.56% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.28%     46.83% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    193     53.17%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 363                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      168     49.85%     49.85% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.30%     50.15% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.30%     50.45% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     167     49.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  337                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               436600000     91.36%     91.36% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                 418000      0.09%     91.45% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                1349000      0.28%     91.73% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               39521500      8.27%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           477888500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.865285                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.928375                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.26%      0.26% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      3.08%      3.34% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.51%      3.86% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  342     87.92%     91.77% # number of callpals executed
system.cpu0.kern.callpal::rdps                      2      0.51%     92.29% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.26%     92.54% # number of callpals executed
system.cpu0.kern.callpal::rti                      19      4.88%     97.43% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.31%     99.74% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.26%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   389                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               32                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.562500                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.714286                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         118094500     69.19%     69.19% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            52587500     30.81%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements             4860                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          503.000309                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              55157                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             4860                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.349177                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    22.289915                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   480.710394                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.043535                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.938887                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.982422                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          501                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          501                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           288651                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          288651                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        32073                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          32073                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        13949                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         13949                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          553                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          553                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          599                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          599                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        46022                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           46022                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        46022                       # number of overall hits
system.cpu0.dcache.overall_hits::total          46022                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         9445                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9445                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        14141                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        14141                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          154                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          154                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           21                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           21                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        23586                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         23586                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        23586                       # number of overall misses
system.cpu0.dcache.overall_misses::total        23586                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    283609400                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    283609400                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    314738473                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    314738473                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data      3032747                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      3032747                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data       179503                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       179503                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data        16000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        16000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    598347873                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    598347873                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    598347873                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    598347873                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        41518                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        41518                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        28090                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        28090                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          707                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          707                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          620                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          620                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        69608                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        69608                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        69608                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        69608                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.227492                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.227492                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.503418                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.503418                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.217822                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.217822                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.033871                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.033871                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.338840                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.338840                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.338840                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.338840                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 30027.464267                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30027.464267                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 22257.158122                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 22257.158122                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 19693.162338                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 19693.162338                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  8547.761905                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8547.761905                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 25368.772704                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25368.772704                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 25368.772704                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25368.772704                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        21430                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          237                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             1313                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    16.321401                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    39.500000                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3494                       # number of writebacks
system.cpu0.dcache.writebacks::total             3494                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         6656                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6656                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data        12055                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        12055                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data           55                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           55                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        18711                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        18711                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        18711                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        18711                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         2789                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         2789                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data         2086                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2086                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data           99                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           99                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data           21                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           21                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4875                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4875                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4875                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4875                       # number of overall MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data            3                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total            3                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data            3                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total            3                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     78487026                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     78487026                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     46749163                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     46749163                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      2053753                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2053753                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data       149497                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       149497                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    125236189                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    125236189                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    125236189                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    125236189                       # number of overall MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data       674000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total       674000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data       674000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total       674000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.067176                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.067176                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.074261                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.074261                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.140028                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.140028                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.033871                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.033871                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.070035                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.070035                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.070035                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.070035                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 28141.637146                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 28141.637146                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 22410.912272                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22410.912272                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 20744.979798                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20744.979798                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  7118.904762                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7118.904762                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 25689.474667                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25689.474667                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 25689.474667                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25689.474667                       # average overall mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 224666.666667                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224666.666667                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224666.666667                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224666.666667                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             3468                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.975558                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             260200                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             3468                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            75.028835                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    18.448904                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   493.526654                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.036033                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.963919                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999952                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            84808                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           84808                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        36511                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          36511                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        36511                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           36511                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        36511                       # number of overall hits
system.cpu0.icache.overall_hits::total          36511                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         4158                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         4158                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         4158                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          4158                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         4158                       # number of overall misses
system.cpu0.icache.overall_misses::total         4158                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst    162929356                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    162929356                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst    162929356                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    162929356                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst    162929356                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    162929356                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        40669                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        40669                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        40669                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        40669                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        40669                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        40669                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.102240                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.102240                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.102240                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.102240                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.102240                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.102240                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 39184.549303                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 39184.549303                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 39184.549303                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 39184.549303                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 39184.549303                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 39184.549303                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          801                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               30                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    26.700000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst          688                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          688                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst          688                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          688                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst          688                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          688                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst         3470                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         3470                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst         3470                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         3470                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst         3470                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         3470                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    128061122                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    128061122                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    128061122                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    128061122                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    128061122                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    128061122                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.085323                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.085323                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.085323                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.085323                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.085323                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.085323                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 36905.222478                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 36905.222478                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 36905.222478                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 36905.222478                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 36905.222478                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 36905.222478                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       813                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     102     45.33%     45.33% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      0.44%     45.78% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.33%     47.11% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    119     52.89%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 225                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      102     49.28%     49.28% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      0.48%     49.76% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.45%     51.21% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     101     48.79%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  207                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               655927500     96.51%     96.51% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                 373000      0.05%     96.56% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                2127000      0.31%     96.88% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               21229000      3.12%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           679656500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.848739                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.920000                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.33%      0.33% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     19.33%     19.67% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.67%     21.33% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  152     50.67%     72.00% # number of callpals executed
system.cpu1.kern.callpal::rdps                      3      1.00%     73.00% # number of callpals executed
system.cpu1.kern.callpal::rti                      70     23.33%     96.33% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      3.00%     99.33% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.67%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   300                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  5                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.200000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.697436                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          84856000      6.98%      6.98% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            36946000      3.04%     10.02% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1093800500     89.98%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements             1986                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          460.813875                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              36304                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             1986                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            18.279960                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    92.256747                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   368.557128                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.180189                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.719838                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.900027                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          462                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          454                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           179162                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          179162                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        25559                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          25559                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data         9231                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          9231                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          476                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          476                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          457                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          457                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        34790                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           34790                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        34790                       # number of overall hits
system.cpu1.dcache.overall_hits::total          34790                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         4037                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         4037                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         4400                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         4400                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           73                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           73                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           25                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         8437                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          8437                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         8437                       # number of overall misses
system.cpu1.dcache.overall_misses::total         8437                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    113226699                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    113226699                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    311709166                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    311709166                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data      1428249                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      1428249                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data       155502                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       155502                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data        14500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        14500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    424935865                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    424935865                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    424935865                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    424935865                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        29596                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        29596                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        13631                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        13631                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          549                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          549                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          482                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          482                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        43227                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        43227                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        43227                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        43227                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.136404                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.136404                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.322794                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.322794                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.132969                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.132969                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.051867                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.051867                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.195179                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.195179                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.195179                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.195179                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 28047.237800                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 28047.237800                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 70842.992273                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 70842.992273                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 19565.054795                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 19565.054795                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  6220.080000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6220.080000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 50365.753822                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 50365.753822                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 50365.753822                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 50365.753822                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        25952                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           46                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              844                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    30.748815                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           46                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1107                       # number of writebacks
system.cpu1.dcache.writebacks::total             1107                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         2539                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         2539                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3764                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3764                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data           34                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           34                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6303                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6303                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6303                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6303                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         1498                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1498                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          636                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          636                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data           39                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           39                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data           25                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           25                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         2134                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         2134                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         2134                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         2134                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data            4                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data            4                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total            4                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     34739284                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     34739284                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     47826847                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     47826847                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data       912751                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       912751                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data       119498                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       119498                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     82566131                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     82566131                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     82566131                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     82566131                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data       899000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total       899000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data       899000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total       899000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.050615                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.050615                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.046658                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.046658                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.071038                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.071038                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.051867                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.051867                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.049367                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.049367                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.049367                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.049367                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 23190.443258                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 23190.443258                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 75199.444969                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 75199.444969                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 23403.871795                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23403.871795                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  4779.920000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4779.920000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 38690.783037                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 38690.783037                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 38690.783037                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 38690.783037                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       224750                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total       224750                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       224750                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total       224750                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2216                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.813711                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              38289                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2216                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            17.278430                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   147.270943                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   364.542768                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.287639                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.711998                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999636                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          478                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            67721                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           67721                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        30261                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          30261                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        30261                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           30261                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        30261                       # number of overall hits
system.cpu1.icache.overall_hits::total          30261                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2491                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2491                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2491                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2491                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2491                       # number of overall misses
system.cpu1.icache.overall_misses::total         2491                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     58538897                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     58538897                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     58538897                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     58538897                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     58538897                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     58538897                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        32752                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        32752                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst        32752                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        32752                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        32752                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        32752                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.076056                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.076056                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.076056                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.076056                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.076056                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.076056                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 23500.159374                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 23500.159374                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 23500.159374                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 23500.159374                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 23500.159374                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 23500.159374                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          815                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               20                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    40.750000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst          274                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          274                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst          274                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          274                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst          274                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          274                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst         2217                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2217                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst         2217                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2217                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst         2217                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2217                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     49006840                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     49006840                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     49006840                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     49006840                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     49006840                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     49006840                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.067691                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.067691                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.067691                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.067691                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.067691                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.067691                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 22105.024808                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 22105.024808                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 22105.024808                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 22105.024808                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 22105.024808                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 22105.024808                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                        21                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       5     26.32%     26.32% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      1      5.26%     31.58% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      5.26%     36.84% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                     12     63.16%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                  19                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                       4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                   11                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               673363500     99.04%     99.04% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                 428000      0.06%     99.11% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 626500      0.09%     99.20% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31                5450500      0.80%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           679868500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::swpipl                   15     78.95%     78.95% # number of callpals executed
system.cpu2.kern.callpal::rdps                      2     10.53%     89.47% # number of callpals executed
system.cpu2.kern.callpal::rti                       2     10.53%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                    19                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements                7                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          329.358133                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                 37                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                7                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             5.285714                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   305.026254                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data    24.331879                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.595754                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.047523                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.643278                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          354                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           70                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          284                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.691406                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses             5661                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses            5661                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data          992                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total            992                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data          232                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           232                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data           30                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           30                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            4                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data         1224                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            1224                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data         1224                       # number of overall hits
system.cpu2.dcache.overall_hits::total           1224                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data          113                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          113                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            8                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data           10                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            7                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data          121                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           121                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data          121                       # number of overall misses
system.cpu2.dcache.overall_misses::total          121                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data      4861458                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      4861458                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data       420254                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total       420254                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data       240745                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       240745                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data        84002                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        84002                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data        17500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        17500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data      5281712                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      5281712                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data      5281712                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      5281712                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data         1105                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         1105                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data          240                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          240                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data           40                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           40                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data         1345                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         1345                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data         1345                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         1345                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.102262                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.102262                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.033333                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.033333                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.636364                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.636364                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.089963                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.089963                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.089963                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.089963                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 43021.752212                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 43021.752212                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 52531.750000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 52531.750000                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 24074.500000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 24074.500000                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data 12000.285714                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 12000.285714                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 43650.512397                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 43650.512397                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 43650.512397                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 43650.512397                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs           26                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets           47                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs           26                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets           47                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            6                       # number of writebacks
system.cpu2.dcache.writebacks::total                6                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data           45                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data            4                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data           46                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total           46                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data           46                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total           46                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data           68                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           68                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            7                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data            6                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data            7                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data           75                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           75                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data           75                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           75                       # number of overall MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data            2                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            2                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data            2                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total            2                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data      3224520                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      3224520                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       322746                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       322746                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data       160254                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       160254                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data        74998                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        74998                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data        16000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        16000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data      3547266                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      3547266                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data      3547266                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      3547266                       # number of overall MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data       447000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total       447000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data       447000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       447000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.061538                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.061538                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.029167                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.029167                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.150000                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.150000                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.636364                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.636364                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.055762                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.055762                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.055762                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.055762                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 47419.411765                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 47419.411765                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 46106.571429                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 46106.571429                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data        26709                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total        26709                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data        10714                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total        10714                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 47296.880000                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 47296.880000                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 47296.880000                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 47296.880000                       # average overall mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data       223500                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223500                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data       223500                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total       223500                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements              169                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              11939                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              169                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            70.644970                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   449.744794                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst    62.255206                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.878408                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.121592                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          182                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          330                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             2613                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            2613                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst         1008                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total           1008                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst         1008                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total            1008                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst         1008                       # number of overall hits
system.cpu2.icache.overall_hits::total           1008                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst          214                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          214                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst          214                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           214                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst          214                       # number of overall misses
system.cpu2.icache.overall_misses::total          214                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     11006619                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     11006619                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     11006619                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     11006619                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     11006619                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     11006619                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst         1222                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         1222                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst         1222                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         1222                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst         1222                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         1222                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.175123                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.175123                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.175123                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.175123                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.175123                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.175123                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 51432.799065                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 51432.799065                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 51432.799065                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 51432.799065                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 51432.799065                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 51432.799065                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           45                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           45                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           45                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           45                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           45                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst          169                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          169                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst          169                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          169                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst          169                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          169                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      8466848                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      8466848                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      8466848                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      8466848                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      8466848                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      8466848                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.138298                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.138298                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.138298                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.138298                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.138298                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.138298                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 50099.692308                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 50099.692308                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 50099.692308                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 50099.692308                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 50099.692308                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 50099.692308                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1224                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     252     49.22%     49.22% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      1      0.20%     49.41% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     49.61% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    258     50.39%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 512                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      250     49.90%     49.90% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       1      0.20%     50.10% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     249     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  501                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               920364500     96.96%     96.96% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                 400000      0.04%     97.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 428000      0.05%     97.05% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               28042000      2.95%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           949234500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.992063                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.965116                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.978516                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.51%      0.51% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.03%      9.54% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  409     69.68%     79.22% # number of callpals executed
system.cpu3.kern.callpal::rdps                      3      0.51%     79.73% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.17%     79.90% # number of callpals executed
system.cpu3.kern.callpal::rti                     101     17.21%     97.10% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.56%     99.66% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.34%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   587                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              153                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 98                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 97                      
system.cpu3.kern.mode_good::user                   98                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.633987                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.776892                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         817920500     83.96%     83.96% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user           156285500     16.04%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements            12268                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          491.814393                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             129795                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            12268                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.579964                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   163.931811                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   327.882582                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.320179                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.640396                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.960575                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          285                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          170                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           768814                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          768814                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        84469                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          84469                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        35733                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         35733                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1228                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1228                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1263                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1263                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       120202                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          120202                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       120202                       # number of overall hits
system.cpu3.dcache.overall_hits::total         120202                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14855                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14855                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data        51334                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        51334                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          204                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          204                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           26                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           26                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        66189                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         66189                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        66189                       # number of overall misses
system.cpu3.dcache.overall_misses::total        66189                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    542525754                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    542525754                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   3581508516                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   3581508516                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data      4441250                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4441250                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data       160501                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       160501                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4124034270                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4124034270                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4124034270                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4124034270                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        99324                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        99324                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        87067                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        87067                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1432                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1432                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1289                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1289                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       186391                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       186391                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       186391                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       186391                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.149561                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.149561                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.589592                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.589592                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.142458                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.142458                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.020171                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.020171                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.355108                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.355108                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.355108                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.355108                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 36521.424032                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 36521.424032                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 69768.740328                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 69768.740328                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 21770.833333                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 21770.833333                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  6173.115385                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6173.115385                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 62306.943299                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 62306.943299                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 62306.943299                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 62306.943299                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       235675                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             4319                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    54.567029                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8099                       # number of writebacks
system.cpu3.dcache.writebacks::total             8099                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         9330                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         9330                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data        44553                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        44553                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data           98                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           98                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        53883                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        53883                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        53883                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        53883                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5525                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5525                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data         6781                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         6781                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data          106                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          106                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data           26                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           26                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        12306                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        12306                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        12306                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        12306                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data            5                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total            5                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data            5                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total            5                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    183698756                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    183698756                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data    538423498                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    538423498                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data      1995000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1995000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data       121499                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       121499                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    722122254                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    722122254                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    722122254                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    722122254                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1118500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      1118500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data      1118500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      1118500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.055626                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.055626                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.077883                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.077883                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.074022                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.074022                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.020171                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.020171                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.066023                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.066023                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.066023                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.066023                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 33248.643620                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 33248.643620                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 79401.784103                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 79401.784103                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 18820.754717                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18820.754717                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  4673.038462                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  4673.038462                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 58680.501706                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 58680.501706                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 58680.501706                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 58680.501706                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       223700                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223700                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       223700                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total       223700                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             6274                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.816512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             107744                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             6274                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            17.173095                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   193.577223                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   318.239290                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.378081                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.621561                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999642                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          427                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           201888                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          201888                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        90509                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          90509                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        90509                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           90509                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        90509                       # number of overall hits
system.cpu3.icache.overall_hits::total          90509                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         7296                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         7296                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         7296                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          7296                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         7296                       # number of overall misses
system.cpu3.icache.overall_misses::total         7296                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst    176021385                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    176021385                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst    176021385                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    176021385                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst    176021385                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    176021385                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        97805                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        97805                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        97805                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        97805                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        97805                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        97805                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.074597                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.074597                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.074597                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.074597                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.074597                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.074597                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 24125.738076                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 24125.738076                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 24125.738076                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 24125.738076                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 24125.738076                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 24125.738076                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          438                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               21                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    20.857143                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst         1018                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1018                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst         1018                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1018                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst         1018                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1018                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         6278                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         6278                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         6278                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         6278                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         6278                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         6278                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst    136729340                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    136729340                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst    136729340                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    136729340                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst    136729340                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    136729340                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.064189                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.064189                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.064189                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.064189                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.064189                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.064189                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 21779.123925                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 21779.123925                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 21779.123925                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 21779.123925                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 21779.123925                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 21779.123925                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  14                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 14                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                28000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               14000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     11206                       # number of replacements
system.l2.tags.tagsinuse                 16178.839666                       # Cycle average of tags in use
system.l2.tags.total_refs                       50123                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     11206                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.472872                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     8340.977042                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       772.528595                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data      1483.350876                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst       203.041024                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       426.145694                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst      1002.611703                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data       480.851592                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst       524.616942                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data       218.478125                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   908.954295                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   492.181788                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   160.727622                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   162.953278                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst    11.903258                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data     7.217635                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   404.133734                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   578.166466                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.509093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.047151                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.090537                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.012393                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.026010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.061195                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.029349                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.032020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.013335                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.055478                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.030040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.009810                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.009946                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.000727                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.000441                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.024666                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.035288                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987478                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16050                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          304                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2807                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         9967                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2195                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          777                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.979614                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    716222                       # Number of tag accesses
system.l2.tags.data_accesses                   716222                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst         2266                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         1801                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst         1917                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          978                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst           86                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data           34                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst         5392                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3964                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   16438                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            12706                       # number of Writeback hits
system.l2.Writeback_hits::total                 12706                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   11                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         1684                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           54                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data         1184                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2922                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst         2266                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3485                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         1917                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1032                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst           86                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data           34                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         5392                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         5148                       # number of demand (read+write) hits
system.l2.demand_hits::total                    19360                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         2266                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3485                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         1917                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1032                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst           86                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data           34                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         5392                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         5148                       # number of overall hits
system.l2.overall_hits::total                   19360                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst         1203                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          660                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst          299                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          255                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           83                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data           30                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst          883                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1555                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4968                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 31                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                8                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data          313                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          535                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         5541                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6391                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst         1203                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          973                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          299                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          790                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           83                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data           32                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          883                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         7096                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11359                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         1203                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          973                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          299                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          790                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           83                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data           32                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          883                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         7096                       # number of overall misses
system.l2.overall_misses::total                 11359                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst    100661250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     57292500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst     26527000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     23072500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      7355250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data      2808750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst     73683250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    137229000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       428629500                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       124496                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data       125996                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data       220494                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       470986                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data        62498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        62498                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data     26082998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data     45988250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       179750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data    518028969                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     590279967                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst    100661250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     83375498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst     26527000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     69060750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      7355250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data      2988500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst     73683250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    655257969                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1018909467                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst    100661250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     83375498                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst     26527000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     69060750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      7355250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data      2988500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst     73683250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    655257969                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1018909467                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst         3469                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         2461                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst         2216                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         1233                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst          169                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data           64                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         6275                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5519                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               21406                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        12706                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             12706                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               42                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         1997                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          589                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         6725                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9313                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         3469                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4458                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         2216                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         1822                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst          169                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data           66                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         6275                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        12244                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                30719                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         3469                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4458                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         2216                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         1822                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst          169                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data           66                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         6275                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        12244                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               30719                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.346786                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.268184                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.134928                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.206813                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.491124                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.468750                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.140717                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.281754                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.232084                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.700000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.687500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.818182                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.738095                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.250000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.156735                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.908319                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.823941                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.686245                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.346786                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.218259                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.134928                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.433589                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.491124                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.484848                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.140717                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.579549                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.369771                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.346786                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.218259                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.134928                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.433589                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.491124                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.484848                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.140717                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.579549                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.369771                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 83675.187032                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 86806.818182                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 88719.063545                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 90480.392157                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 88617.469880                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data        93625                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 83446.489241                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 88250.160772                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 86278.079710                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data 17785.142857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data 11454.181818                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data 24499.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 15193.096774                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data 20832.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  7812.250000                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 83332.261981                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 85959.345794                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data        89875                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 93490.158636                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92361.127680                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 83675.187032                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 85689.103803                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 88719.063545                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 87418.670886                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 88617.469880                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 93390.625000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 83446.489241                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 92341.878382                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89700.630953                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 83675.187032                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 85689.103803                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 88719.063545                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 87418.670886                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 88617.469880                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 93390.625000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 83446.489241                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 92341.878382                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89700.630953                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 6364                       # number of writebacks
system.l2.writebacks::total                      6364                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst           69                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data           13                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst           51                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data           14                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst           52                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data           10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst           38                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data            4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                251                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst           69                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data           13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst           51                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data           14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst           52                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst           38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 251                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst           69                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data           13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst           51                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data           14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst           52                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst           38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                251                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         1134                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          647                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst          248                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          241                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           31                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data           20                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst          845                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1551                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             4717                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            31                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            8                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data          313                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data          535                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data         5541                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6391                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         1134                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          960                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst          248                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          776                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           31                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data           22                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst          845                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         7092                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11108                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         1134                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          960                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst          248                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          776                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           31                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data           22                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst          845                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         7092                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11108                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data            3                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data            4                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data            2                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data            5                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total           14                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data            3                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data            4                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data            2                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data            5                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total           14                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst     80197500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     48061500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst     19106000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     18884000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2564250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data      1753750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst     59882250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    117524250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    347973500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data       124007                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data       196511                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data        71504                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data       163008                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       555030                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data        53003                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data        35502                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data        36002                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       142008                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data     22192002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data     39329750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       154250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data    449657531                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    511333533                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst     80197500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     70253502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst     19106000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     58213750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2564250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data      1908000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst     59882250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    567181781                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    859307033                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst     80197500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     70253502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst     19106000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     58213750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2564250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data      1908000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst     59882250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    567181781                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    859307033                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data       634000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data       845500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data       421000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1053500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total      2954000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data       634000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data       845500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data       421000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data      1053500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total      2954000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.326895                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.262901                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.111913                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.195458                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.183432                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.312500                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.134661                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.281029                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.220359                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.700000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.687500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.818182                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.738095                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.250000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.156735                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.908319                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.823941                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.686245                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.326895                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.215343                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.111913                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.425906                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.183432                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.333333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.134661                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.579222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.361600                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.326895                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.215343                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.111913                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.425906                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.183432                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.333333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.134661                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.579222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.361600                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 70720.899471                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 74283.616692                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 77040.322581                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 78356.846473                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 82717.741935                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 87687.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 70866.568047                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 75773.210832                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 73770.086920                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17715.285714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 17864.636364                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data        17876                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data        18112                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17904.193548                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17667.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data        17751                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data        17501                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        17751                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 70900.964856                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 73513.551402                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data        77125                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 81150.971124                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80008.376310                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 70720.899471                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 73180.731250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 77040.322581                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 75017.719072                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 82717.741935                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 86727.272727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 70866.568047                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 79974.870417                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77359.293572                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 70720.899471                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 73180.731250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 77040.322581                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 75017.719072                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 82717.741935                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 86727.272727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 70866.568047                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 79974.870417                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77359.293572                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 211333.333333                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       211375                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data       210500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       210700                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total       211000                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 211333.333333                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       211375                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data       210500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       210700                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total       211000                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                4717                       # Transaction distribution
system.membus.trans_dist::ReadResp               4717                       # Transaction distribution
system.membus.trans_dist::WriteReq                 14                       # Transaction distribution
system.membus.trans_dist::WriteResp                14                       # Transaction distribution
system.membus.trans_dist::Writeback              6364                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              188                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             72                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              79                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6358                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6351                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           28                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        28846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        28874                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  28874                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1115648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1115760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1115760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              188                       # Total snoops (count)
system.membus.snoop_fanout::samples             17713                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   17713    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               17713                       # Request fanout histogram
system.membus.reqLayer0.occupancy               30000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            46166000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           58495929                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.9                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups          62609                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted        50942                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         3859                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups        49716                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits          17094                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    34.383297                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS           3995                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect          155                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               49740                       # DTB read hits
system.switch_cpus0.dtb.read_misses               416                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           11121                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              31379                       # DTB write hits
system.switch_cpus0.dtb.write_misses               49                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  24                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           5434                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               81119                       # DTB hits
system.switch_cpus0.dtb.data_misses               465                       # DTB misses
system.switch_cpus0.dtb.data_acv                   24                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           16555                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              12780                       # ITB hits
system.switch_cpus0.itb.fetch_misses              195                       # ITB misses
system.switch_cpus0.itb.fetch_acv                  13                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          12975                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  374698                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles       105835                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts                308605                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches              62609                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        21089                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               159817                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles           9822                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles          170                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles         3840                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles           43                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines            40670                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes         2680                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples       274643                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.123659                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.496762                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0          218290     79.48%     79.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            4241      1.54%     81.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2            6389      2.33%     83.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            3854      1.40%     84.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4            9615      3.50%     88.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5            2783      1.01%     89.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            3289      1.20%     90.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            1541      0.56%     91.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8           24641      8.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total       274643                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.167092                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.823610                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles           85528                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       138814                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles            40281                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         5738                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles          4281                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved         3215                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          649                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts        261972                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2069                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles          4281                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles           89373                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          34335                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        73804                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles            41908                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        30941                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts        248096                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          137                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          3364                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents          3416                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents         19701                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands       168431                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups       311967                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups       311753                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups          192                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps       113238                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps           55193                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         5787                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          965                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            38345                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads        50289                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        34341                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8379                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         3776                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded            223963                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         7094                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued           210739                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          358                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        65184                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined        33650                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4783                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples       274643                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.767320                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.470276                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0       191000     69.54%     69.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1        31693     11.54%     81.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2        17234      6.28%     87.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        12804      4.66%     92.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        11257      4.10%     96.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5         5403      1.97%     98.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         3308      1.20%     99.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         1277      0.46%     99.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8          667      0.24%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total       274643                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            460      6.30%      6.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      6.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      6.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      6.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      6.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      6.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      6.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      6.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      6.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      6.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      6.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      6.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      6.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      6.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      6.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      6.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      6.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      6.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      6.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      6.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%      6.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      6.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%      6.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      6.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      6.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      6.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%      6.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      6.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          4359     59.74%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         2478     33.96%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       122486     58.12%     58.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult          188      0.09%     58.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     58.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd           50      0.02%     58.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     58.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     58.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     58.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     58.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     58.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     58.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     58.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     58.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     58.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     58.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     58.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     58.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     58.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     58.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     58.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     58.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead        52507     24.92%     83.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        32187     15.27%     98.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess         3321      1.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total        210739                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.562424                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               7297                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.034626                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads       703122                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes       296157                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses       197335                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads          654                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes          402                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses          291                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses        217687                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses            349                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2131                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        15355                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           50                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          334                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         5608                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked         6366                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles          4281                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          15428                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8189                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts       235568                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1391                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts        50289                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        34341                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         5537                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           232                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         7899                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          334                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect          889                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         3295                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts         4184                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts       206766                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts        50315                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         3973                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                 4511                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs               81809                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches           28391                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             31494                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.551820                       # Inst execution rate
system.switch_cpus0.iew.wb_sent                199069                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count               197626                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers            94960                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers           122488                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.527427                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.775260                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts        65962                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2311                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts         3826                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples       262974                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.641668                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.668476                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0       204392     77.72%     77.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1        26980     10.26%     87.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        10023      3.81%     91.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3         4445      1.69%     93.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4         4241      1.61%     95.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5         1983      0.75%     95.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         2133      0.81%     96.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         1512      0.57%     97.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8         7265      2.76%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total       262974                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts       168742                       # Number of instructions committed
system.switch_cpus0.commit.committedOps        168742                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                 63667                       # Number of memory references committed
system.switch_cpus0.commit.loads                34934                       # Number of loads committed
system.switch_cpus0.commit.membars                977                       # Number of memory barriers committed
system.switch_cpus0.commit.branches             23264                       # Number of branches committed
system.switch_cpus0.commit.fp_insts               246                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           162731                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls         2106                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass         2870      1.70%      1.70% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu        97429     57.74%     59.44% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult          164      0.10%     59.54% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     59.54% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd           31      0.02%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead        35911     21.28%     80.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite        29016     17.20%     98.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess         3321      1.97%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total       168742                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events         7265                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads              487707                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes             481180                       # The number of ROB writes
system.switch_cpus0.timesIdled                   1969                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 100055                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles              580388                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts             165872                       # Number of Instructions Simulated
system.switch_cpus0.committedOps               165872                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      2.258959                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.258959                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.442682                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.442682                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads          269805                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes         138621                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads              145                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes             102                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads          12106                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2914                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups          52801                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted        44462                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         2419                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups        35671                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits          15606                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    43.749825                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS           3042                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect          151                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               36378                       # DTB read hits
system.switch_cpus1.dtb.read_misses              1020                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   18                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            3469                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              15513                       # DTB write hits
system.switch_cpus1.dtb.write_misses              202                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  18                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses           1266                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               51891                       # DTB hits
system.switch_cpus1.dtb.data_misses              1222                       # DTB misses
system.switch_cpus1.dtb.data_acv                   36                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            4735                       # DTB accesses
system.switch_cpus1.itb.fetch_hits               8245                       # ITB hits
system.switch_cpus1.itb.fetch_misses              339                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses           8584                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  265508                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles        73909                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts                255674                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches              52801                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        18648                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               155127                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles           7834                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.MiscStallCycles          463                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles         5965                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles           48                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines            32753                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes         1496                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples       239462                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.067702                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.426314                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0          192494     80.39%     80.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1            2319      0.97%     81.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2            7137      2.98%     84.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3            2502      1.04%     85.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4            7964      3.33%     88.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5            1734      0.72%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            5134      2.14%     91.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            1179      0.49%     92.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8           18999      7.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total       239462                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.198868                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.962962                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles           59141                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       138702                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles            33772                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         4272                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles          3574                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved         2082                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          356                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts        206336                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1157                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles          3574                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles           62386                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          23570                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        92008                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles            34909                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        23014                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts        191739                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents           342                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents           243                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         12835                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands       132515                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups       227688                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups       227444                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups          168                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps        97383                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps           35132                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        10078                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          823                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            33978                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads        35945                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        17292                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         5960                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         2373                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded            171133                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         6721                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued           165852                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          444                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined        43283                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined        22483                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4726                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples       239462                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.692603                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.356140                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0       173089     72.28%     72.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1        22358      9.34%     81.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2        14062      5.87%     87.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        13408      5.60%     93.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        11255      4.70%     97.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5         2868      1.20%     98.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         1525      0.64%     99.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7          540      0.23%     99.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8          357      0.15%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total       239462                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu             96      1.60%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          4151     69.16%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1755     29.24%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       102821     62.00%     62.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult          106      0.06%     62.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     62.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd           26      0.02%     62.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     62.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     62.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     62.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            3      0.00%     62.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     62.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     62.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     62.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     62.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     62.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     62.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     62.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     62.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     62.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     62.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     62.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     62.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead        40240     24.26%     86.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        16163      9.75%     96.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess         6487      3.91%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total        165852                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.624659                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               6002                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.036189                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads       576912                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes       221000                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses       153084                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads          700                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes          364                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses          304                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses        171475                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses            373                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads          669                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        11175                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          234                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         3105                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked         6713                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles          3574                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles           5827                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        15660                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts       182116                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1532                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts        35945                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        17292                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         5420                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           121                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        15546                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          234                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect          702                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         2533                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts         3235                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts       162814                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts        37977                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         3038                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                 4262                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs               53890                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches           23711                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             15913                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.613217                       # Inst execution rate
system.switch_cpus1.iew.wb_sent                155377                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count               153388                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers            69250                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers            86294                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.577715                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.802489                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts        42835                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         1995                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts         2889                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples       231452                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.593587                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.602646                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0       180429     77.96%     77.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1        24788     10.71%     88.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        11382      4.92%     93.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3         2762      1.19%     94.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4         2002      0.86%     95.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5         1449      0.63%     96.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6          998      0.43%     96.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7          828      0.36%     97.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8         6814      2.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total       231452                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       137387                       # Number of instructions committed
system.switch_cpus1.commit.committedOps        137387                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                 38957                       # Number of memory references committed
system.switch_cpus1.commit.loads                24770                       # Number of loads committed
system.switch_cpus1.commit.membars               1060                       # Number of memory barriers committed
system.switch_cpus1.commit.branches             20114                       # Number of branches committed
system.switch_cpus1.commit.fp_insts               296                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           131616                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls         1385                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass         2823      2.05%      2.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu        87930     64.00%     66.06% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult           92      0.07%     66.12% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     66.12% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd           25      0.02%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            3      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead        25830     18.80%     84.94% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite        14197     10.33%     95.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess         6487      4.72%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total       137387                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events         6814                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads              398188                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes             368581                       # The number of ROB writes
system.switch_cpus1.timesIdled                    904                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  26046                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles              681065                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts             134570                       # Number of Instructions Simulated
system.switch_cpus1.committedOps               134570                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.973010                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.973010                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.506840                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.506840                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads          203200                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes         111951                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads              154                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             162                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads          15653                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          4400                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups           2120                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted         1581                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect          227                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups         1638                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits            286                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    17.460317                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS            178                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect           18                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                1187                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 6                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               6                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                369                       # DTB write hits
system.switch_cpus2.dtb.write_misses                2                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              2                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                1556                       # DTB hits
system.switch_cpus2.dtb.data_misses                 8                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               8                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                149                       # ITB hits
system.switch_cpus2.itb.fetch_misses                2                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses            151                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                   17045                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles         5131                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts                  9073                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches               2120                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches          464                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles                 3786                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles            516                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.MiscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles           27                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.CacheLines             1222                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes          160                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples         9242                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.981714                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.406658                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0            7680     83.10%     83.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1              71      0.77%     83.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2             177      1.92%     85.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3             119      1.29%     87.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4             202      2.19%     89.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5              93      1.01%     90.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6              77      0.83%     91.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7              28      0.30%     91.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8             795      8.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total         9242                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.124377                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.532297                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles            3313                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles         4517                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles             1073                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          118                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles           220                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved          128                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred           38                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts          6736                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts          102                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles           220                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles            3400                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles            780                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles         3394                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles             1107                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles          340                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts          6110                       # Number of instructions processed by rename
system.switch_cpus2.rename.LQFullEvents           199                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents             4                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands         4468                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups         6937                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups         6935                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps         1526                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps            2942                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          191                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts           48                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts              765                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads         1558                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores          510                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          270                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores           46                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded              5153                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          300                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued             4223                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued           36                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined         3302                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined         1582                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          238                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples         9242                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.456936                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.122579                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0         7344     79.46%     79.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1          846      9.15%     88.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2          429      4.64%     93.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3          253      2.74%     96.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4          197      2.13%     98.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5          101      1.09%     99.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6           43      0.47%     99.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7           23      0.25%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8            6      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total         9242                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu              5      3.82%      3.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      3.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      3.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      3.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      3.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      3.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      3.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      3.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      3.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      3.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      3.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      3.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      3.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      3.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      3.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      3.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      3.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      3.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      3.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      3.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%      3.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      3.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%      3.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      3.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      3.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      3.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%      3.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      3.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead            93     70.99%     74.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite           33     25.19%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu         2429     57.52%     57.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult            6      0.14%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead         1302     30.83%     88.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite          392      9.28%     97.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess           94      2.23%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total          4223                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.247756                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt                131                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.031021                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads        17855                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes         8767                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses         3754                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses          4354                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads           30                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads         1045                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores          254                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           12                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles           220                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles            621                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles          112                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts         5508                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           71                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts         1558                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts          510                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          249                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents             2                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          114                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect           36                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect          198                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts          234                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts         3994                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts         1193                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts          229                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   55                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs                1567                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches             582                       # Number of branches executed
system.switch_cpus2.iew.exec_stores               374                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.234321                       # Inst execution rate
system.switch_cpus2.iew.wb_sent                  3846                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count                 3754                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers             1703                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers             2188                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.220241                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.778336                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts         3357                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls           62                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts          210                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples         8593                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.251717                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     0.939297                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0         7627     88.76%     88.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1          492      5.73%     94.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2          209      2.43%     96.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3           98      1.14%     98.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4           52      0.61%     98.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5           36      0.42%     99.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6           21      0.24%     99.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7           19      0.22%     99.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8           39      0.45%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total         8593                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts         2163                       # Number of instructions committed
system.switch_cpus2.commit.committedOps          2163                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                   769                       # Number of memory references committed
system.switch_cpus2.commit.loads                  513                       # Number of loads committed
system.switch_cpus2.commit.membars                 25                       # Number of memory barriers committed
system.switch_cpus2.commit.branches               346                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts             2061                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls           42                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass           13      0.60%      0.60% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu         1257     58.11%     58.71% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult            5      0.23%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead          538     24.87%     83.82% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite          256     11.84%     95.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess           94      4.35%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total         2163                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events           39                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads               14046                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes              11689                       # The number of ROB writes
system.switch_cpus2.timesIdled                     97                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                   7803                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles              930030                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts               2150                       # Number of Instructions Simulated
system.switch_cpus2.committedOps                 2150                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      7.927907                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                7.927907                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.126137                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.126137                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads            4714                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes           2891                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads           9717                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes            80                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups         134698                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted       110623                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         7124                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups        89156                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits          50918                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    57.111131                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS           8228                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          218                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits              116307                       # DTB read hits
system.switch_cpus3.dtb.read_misses              1703                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    2                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           46388                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              93788                       # DTB write hits
system.switch_cpus3.dtb.write_misses              931                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          18699                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              210095                       # DTB hits
system.switch_cpus3.dtb.data_misses              2634                       # DTB misses
system.switch_cpus3.dtb.data_acv                   11                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           65087                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              38228                       # ITB hits
system.switch_cpus3.itb.fetch_misses              428                       # ITB misses
system.switch_cpus3.itb.fetch_acv                  12                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          38656                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                  976660                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles       213976                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts                768893                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             134698                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        59146                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               662826                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          18820                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles                 8                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles          359                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles         9896                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines            97806                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         4430                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes              1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples       896504                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.857657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.193706                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0          751808     83.86%     83.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            9637      1.07%     84.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           16114      1.80%     86.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           11934      1.33%     88.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           29669      3.31%     91.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5            6695      0.75%     92.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           10129      1.13%     93.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            5843      0.65%     93.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           54675      6.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total       896504                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.137917                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.787268                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles          160821                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       615188                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles            87350                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        24527                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles          8617                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved         7111                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          816                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts        667121                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2564                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles          8617                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles          172929                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         293663                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       175642                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles            99190                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       146462                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts        635767                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          751                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         19417                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents          6951                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents        101635                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands       421933                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups       840814                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups       837849                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups         2636                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps       293672                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          128253                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        15606                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1932                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           152201                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       119004                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       100943                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        23346                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        13712                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded            584595                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        12748                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued           544790                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1124                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       154181                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined        94784                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         8276                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples       896504                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.607683                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.340251                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0       679560     75.80%     75.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1        83205      9.28%     85.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2        42320      4.72%     89.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        36307      4.05%     93.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        26123      2.91%     96.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        16360      1.82%     98.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         8226      0.92%     99.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         2848      0.32%     99.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1555      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total       896504                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            790      4.11%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          9867     51.36%     55.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         8554     44.53%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass          454      0.08%      0.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       313912     57.62%     57.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          542      0.10%     57.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     57.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd         1188      0.22%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv          227      0.04%     58.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     58.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     58.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     58.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     58.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     58.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     58.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     58.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     58.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     58.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     58.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     58.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     58.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       123503     22.67%     80.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        95892     17.60%     98.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess         9072      1.67%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total        544790                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.557809                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              19211                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.035263                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      1998416                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes       747982                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses       511923                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads         8002                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes         4094                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses         3813                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses        559379                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses           4168                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         4817                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        35437                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           48                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          582                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        12481                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked        13734                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles          8617                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          86651                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       188832                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts       609035                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         2386                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       119004                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       100943                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         9856                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          1004                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents       187483                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          582                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect         2233                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         6180                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts         8413                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts       536653                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       118519                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         8136                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                11692                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              213423                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches           71797                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             94904                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.549478                       # Inst execution rate
system.switch_cpus3.iew.wb_sent                520549                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count               515736                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           253829                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers           347980                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.528061                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.729436                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts       149774                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         4472                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts         7555                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples       871398                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.519190                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.464993                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0       707399     81.18%     81.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1        74067      8.50%     89.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        29356      3.37%     93.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        13499      1.55%     94.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        16616      1.91%     96.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         4983      0.57%     97.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         5977      0.69%     97.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         4104      0.47%     98.23% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        15397      1.77%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total       871398                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       452421                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        452421                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                172029                       # Number of memory references committed
system.switch_cpus3.commit.loads                83567                       # Number of loads committed
system.switch_cpus3.commit.membars               2326                       # Number of memory barriers committed
system.switch_cpus3.commit.branches             58559                       # Number of branches committed
system.switch_cpus3.commit.fp_insts              3618                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           434868                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls         4290                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass         9718      2.15%      2.15% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu       257291     56.87%     59.02% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult          519      0.11%     59.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     59.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd         1172      0.26%     59.39% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     59.39% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     59.39% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     59.39% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv          227      0.05%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead        85893     18.99%     78.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite        88529     19.57%     97.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess         9072      2.01%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total       452421                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events        15397                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads             1449910                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            1229770                       # The number of ROB writes
system.switch_cpus3.timesIdled                   2878                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  80156                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles              511124                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts             443157                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               443157                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      2.203869                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.203869                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.453747                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.453747                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads          728617                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes         348405                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads             2545                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes            2353                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads          17543                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          7529                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              22260                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             22260                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                14                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               14                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            12706                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             159                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            76                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            235                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9355                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9355                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         6939                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        12967                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         4433                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         5153                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          338                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          171                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        12553                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        32806                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 75360                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       222016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       508952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       141824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       187488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        10816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side         4624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       401600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1301992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2779312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1080                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            44573                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  44573    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              44573                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           34999500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5442377                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           7568230                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3390660                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           3374478                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            276652                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            129982                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           9594659                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          19484532                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.6                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.012721                       # Number of seconds simulated
sim_ticks                                 12720680500                       # Number of ticks simulated
final_tick                               2275456820000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               21963802                       # Simulator instruction rate (inst/s)
host_op_rate                                 21963771                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2326990082                       # Simulator tick rate (ticks/s)
host_mem_usage                                 745900                       # Number of bytes of host memory used
host_seconds                                     5.47                       # Real time elapsed on the host
sim_insts                                   120066588                       # Number of instructions simulated
sim_ops                                     120066588                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst         4224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data         8832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        69184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data        66816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       176000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       241600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        21696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             596800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst         4224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        69184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       176000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        257856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1571264                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1571264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst           66                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data          138                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         1081                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         1044                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         2750                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data         3775                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          132                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data          339                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9325                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         24551                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              24551                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst       332058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data       694302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      5438703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data      5252549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     13835738                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     18992695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       664115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data      1705569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              46915729                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       332058                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      5438703                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     13835738                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       664115                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         20270614                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       123520436                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            123520436                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       123520436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       332058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data       694302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      5438703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data      5252549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     13835738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     18992695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       664115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data      1705569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            170436165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        9325                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      44519                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9325                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    44519                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 594752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2012608                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  596800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2849216                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     32                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 13070                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          275                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1624                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        29                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   12721559000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9325                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                44519                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     67                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         6261                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    416.465101                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   227.321583                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   409.687306                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2105     33.62%     33.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1355     21.64%     55.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          455      7.27%     62.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          211      3.37%     65.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          145      2.32%     68.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           96      1.53%     69.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           86      1.37%     71.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           66      1.05%     72.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1742     27.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         6261                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          370                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.116216                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     20.714867                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              93     25.14%     25.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              9      2.43%     27.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            66     17.84%     45.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            77     20.81%     66.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            57     15.41%     81.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            34      9.19%     90.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            13      3.51%     94.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             7      1.89%     96.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             5      1.35%     97.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             3      0.81%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             4      1.08%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.27%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.27%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           370                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          370                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      84.991892                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     31.044027                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    154.312910                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31           284     76.76%     76.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47             2      0.54%     77.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63             2      0.54%     77.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95             1      0.27%     78.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            2      0.54%     78.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            3      0.81%     79.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159           15      4.05%     83.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175            4      1.08%     84.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191            5      1.35%     85.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            7      1.89%     87.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223            2      0.54%     88.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287            2      0.54%     88.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            1      0.27%     89.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            6      1.62%     90.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            3      0.81%     91.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            2      0.54%     92.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            4      1.08%     93.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            1      0.27%     93.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::400-415            1      0.27%     93.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            1      0.27%     94.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-495            3      0.81%     94.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            1      0.27%     95.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            6      1.62%     96.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            3      0.81%     97.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::560-575            2      0.54%     98.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-687            1      0.27%     98.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::688-703            5      1.35%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::720-735            1      0.27%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           370                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    163747750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               337991500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   46465000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17620.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36370.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        46.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       158.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     46.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    223.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.40                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     6887                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   27590                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.73                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     236266.97                       # Average gap between requests
system.mem_ctrls.pageHitRate                    84.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 52753680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 28784250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               120970200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              144290160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            927613440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1944700065                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           6815542500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            10034654295                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            706.548058                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  11182336687                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     424840000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1115425813                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 56185920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 30657000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               123793800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              142274880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            927613440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1923180570                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           6834427500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            10038133110                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            706.792320                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  11243517937                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     424840000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1054061063                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      14                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       515                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     174     35.58%     35.58% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      1      0.20%     35.79% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     13      2.66%     38.45% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.20%     38.65% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    300     61.35%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 489                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      174     47.93%     47.93% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       1      0.28%     48.21% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      13      3.58%     51.79% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.28%     52.07% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     174     47.93%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  363                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             12688095500     99.51%     99.51% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                 680500      0.01%     99.51% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                4127000      0.03%     99.55% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 568500      0.00%     99.55% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               57260000      0.45%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         12750731500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.580000                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.742331                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                  460     92.00%     92.00% # number of callpals executed
system.cpu0.kern.callpal::rdps                     26      5.20%     97.20% # number of callpals executed
system.cpu0.kern.callpal::rti                      14      2.80%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   500                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               15                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements              226                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          485.115673                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs               2745                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              226                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.146018                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   485.115673                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.947492                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.947492                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          492                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          416                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            79688                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           79688                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        12810                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          12810                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data         5829                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          5829                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          181                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          181                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data           99                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           99                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        18639                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           18639                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        18639                       # number of overall hits
system.cpu0.dcache.overall_hits::total          18639                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          627                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          627                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          192                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          192                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           51                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           51                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           48                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           48                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          819                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           819                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          819                       # number of overall misses
system.cpu0.dcache.overall_misses::total          819                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data     26845257                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     26845257                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7044566                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7044566                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data      1642748                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1642748                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data       945524                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       945524                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data     33889823                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     33889823                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data     33889823                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     33889823                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        13437                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        13437                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data         6021                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         6021                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          232                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          232                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          147                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          147                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        19458                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        19458                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        19458                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        19458                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.046662                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.046662                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.031888                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.031888                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.219828                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.219828                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.326531                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.326531                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.042091                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.042091                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.042091                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.042091                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 42815.401914                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 42815.401914                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 36690.447917                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 36690.447917                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 32210.745098                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 32210.745098                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data 19698.416667                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 19698.416667                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 41379.515263                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41379.515263                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 41379.515263                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41379.515263                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          257                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          274                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    25.700000                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    39.142857                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           99                       # number of writebacks
system.cpu0.dcache.writebacks::total               99                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          357                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          357                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           56                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           56                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data           17                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           17                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data          413                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          413                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data          413                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          413                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          270                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          270                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          136                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          136                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data           34                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           34                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data           48                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           48                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          406                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          406                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          406                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          406                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data          125                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          125                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data           57                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total           57                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data          182                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          182                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     11389003                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     11389003                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      4924438                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      4924438                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      1020502                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1020502                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data       873476                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       873476                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     16313441                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     16313441                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     16313441                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     16313441                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     28131500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     28131500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     12530500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     12530500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data     40662000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     40662000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.020094                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.020094                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.022588                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.022588                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.146552                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.146552                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.326531                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.326531                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.020865                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020865                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.020865                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020865                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 42181.492593                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 42181.492593                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 36209.102941                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 36209.102941                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 30014.764706                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30014.764706                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data 18197.416667                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 18197.416667                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 40180.889163                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 40180.889163                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 40180.889163                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 40180.889163                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data       225052                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total       225052                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 219833.333333                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 219833.333333                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 223417.582418                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 223417.582418                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              576                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               3632                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              576                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.305556                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           98                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          363                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            31172                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           31172                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        14636                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          14636                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        14636                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           14636                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        14636                       # number of overall hits
system.cpu0.icache.overall_hits::total          14636                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst          662                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          662                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst          662                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           662                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst          662                       # number of overall misses
system.cpu0.icache.overall_misses::total          662                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     14908482                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     14908482                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     14908482                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     14908482                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     14908482                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     14908482                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        15298                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        15298                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        15298                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        15298                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        15298                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        15298                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.043274                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.043274                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.043274                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.043274                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.043274                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.043274                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 22520.365559                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22520.365559                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 22520.365559                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22520.365559                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 22520.365559                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22520.365559                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           86                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           86                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           86                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           86                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           86                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           86                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst          576                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          576                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst          576                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          576                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst          576                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          576                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     11887013                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     11887013                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     11887013                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     11887013                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     11887013                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     11887013                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.037652                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.037652                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.037652                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.037652                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.037652                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.037652                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 20637.175347                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 20637.175347                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 20637.175347                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 20637.175347                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 20637.175347                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 20637.175347                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      15                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       963                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     251     39.78%     39.78% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     13      2.06%     41.84% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.16%     42.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    366     58.00%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 631                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      251     48.74%     48.74% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      13      2.52%     51.26% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.19%     51.46% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     250     48.54%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  515                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             12609188000     99.62%     99.62% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                4169500      0.03%     99.65% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1225500      0.01%     99.66% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               42579000      0.34%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         12657162000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.683060                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.816165                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.15%      0.15% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   14      2.09%      2.24% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.30%      2.53% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  583     86.89%     89.42% # number of callpals executed
system.cpu1.kern.callpal::rdps                     26      3.87%     93.29% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.15%     93.44% # number of callpals executed
system.cpu1.kern.callpal::rti                      34      5.07%     98.51% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      1.34%     99.85% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.15%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   671                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               34                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 15                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 21                      
system.cpu1.kern.mode_good::user                   20                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.617647                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.066667                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.608696                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         120413000     56.72%     56.72% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            91872000     43.28%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements             5257                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          498.116816                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              86432                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             5257                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            16.441316                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   498.116816                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.972884                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.972884                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          500                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           90                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          400                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           465243                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          465243                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        58814                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          58814                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        30671                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         30671                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          596                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          596                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          639                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          639                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        89485                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           89485                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        89485                       # number of overall hits
system.cpu1.dcache.overall_hits::total          89485                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         9659                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9659                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data        14373                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        14373                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          170                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          170                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           46                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           46                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        24032                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         24032                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        24032                       # number of overall misses
system.cpu1.dcache.overall_misses::total        24032                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    302979708                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    302979708                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    292566783                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    292566783                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data      3581499                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3581499                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data       619513                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       619513                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    595546491                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    595546491                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    595546491                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    595546491                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        68473                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        68473                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        45044                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        45044                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          766                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          766                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          685                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          685                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       113517                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       113517                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       113517                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       113517                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.141063                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.141063                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.319088                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.319088                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.221932                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.221932                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.067153                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.067153                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.211704                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.211704                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.211704                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.211704                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 31367.606170                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 31367.606170                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 20355.303903                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 20355.303903                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 21067.641176                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 21067.641176                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data 13467.673913                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 13467.673913                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 24781.395265                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 24781.395265                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 24781.395265                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 24781.395265                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        18678                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          183                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1340                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    13.938806                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    36.600000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         3657                       # number of writebacks
system.cpu1.dcache.writebacks::total             3657                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6496                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6496                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data        12176                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        12176                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data           52                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           52                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        18672                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        18672                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        18672                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        18672                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3163                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3163                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data         2197                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         2197                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data          118                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          118                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data           46                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           46                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5360                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5360                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5360                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5360                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data           15                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total           15                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data           15                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total           15                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     91554505                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     91554505                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     45497913                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     45497913                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data      2270501                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2270501                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data       550487                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       550487                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    137052418                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    137052418                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    137052418                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    137052418                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      3372500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      3372500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data      3372500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      3372500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.046193                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.046193                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.048775                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.048775                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.154047                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.154047                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.067153                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.067153                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.047218                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.047218                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.047218                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.047218                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 28945.464749                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 28945.464749                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 20709.109240                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 20709.109240                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 19241.533898                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19241.533898                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data 11967.108696                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 11967.108696                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 25569.480970                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 25569.480970                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 25569.480970                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 25569.480970                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 224833.333333                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224833.333333                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 224833.333333                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 224833.333333                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             3901                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.998335                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              85240                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3901                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            21.850807                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.998335                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999997                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           97                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          395                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           131104                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          131104                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        59046                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          59046                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        59046                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           59046                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        59046                       # number of overall hits
system.cpu1.icache.overall_hits::total          59046                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         4554                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4554                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         4554                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4554                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         4554                       # number of overall misses
system.cpu1.icache.overall_misses::total         4554                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst    151937464                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    151937464                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst    151937464                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    151937464                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst    151937464                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    151937464                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        63600                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        63600                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst        63600                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        63600                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        63600                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        63600                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.071604                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.071604                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.071604                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.071604                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.071604                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.071604                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 33363.518665                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 33363.518665                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 33363.518665                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 33363.518665                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 33363.518665                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 33363.518665                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          236                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    23.600000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst          650                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          650                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst          650                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          650                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst          650                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          650                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst         3904                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3904                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst         3904                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3904                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst         3904                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3904                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst    122816280                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    122816280                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst    122816280                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    122816280                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst    122816280                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    122816280                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.061384                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.061384                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.061384                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.061384                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.061384                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.061384                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 31459.088115                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 31459.088115                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 31459.088115                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 31459.088115                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 31459.088115                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 31459.088115                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      77                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      4528                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    1018     37.93%     37.93% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     18      0.67%     38.60% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     13      0.48%     39.08% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.04%     39.12% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   1634     60.88%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                2684                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     1017     49.25%     49.25% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      18      0.87%     50.12% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      13      0.63%     50.75% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.05%     50.80% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    1016     49.20%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 2065                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             12357875000     96.94%     96.94% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                9019000      0.07%     97.01% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                4419000      0.03%     97.04% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 419500      0.00%     97.05% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              376601500      2.95%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         12748334000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999018                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.621787                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.769374                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::4                         3     20.00%     20.00% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      6.67%     26.67% # number of syscalls executed
system.cpu2.kern.syscall::17                        4     26.67%     53.33% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      6.67%     60.00% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      6.67%     66.67% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      6.67%     73.33% # number of syscalls executed
system.cpu2.kern.syscall::71                        1      6.67%     80.00% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      6.67%     86.67% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      6.67%     93.33% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      6.67%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    15                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    4      0.13%      0.13% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  155      4.92%      5.04% # number of callpals executed
system.cpu2.kern.callpal::tbi                       6      0.19%      5.23% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 2450     77.70%     82.94% # number of callpals executed
system.cpu2.kern.callpal::rdps                    113      3.58%     86.52% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.03%     86.55% # number of callpals executed
system.cpu2.kern.callpal::rti                     202      6.41%     92.96% # number of callpals executed
system.cpu2.kern.callpal::callsys                  30      0.95%     93.91% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.06%     93.97% # number of callpals executed
system.cpu2.kern.callpal::rdunique                189      5.99%     99.97% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.03%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  3153                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              356                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                169                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                168                      
system.cpu2.kern.mode_good::user                  169                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.471910                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.641905                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       14322420500     98.93%     98.93% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user           155474000      1.07%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     155                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements            13723                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          509.437338                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             286215                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            13723                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            20.856591                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     6.532589                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   502.904749                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.012759                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.982236                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.994995                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          450                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          1418562                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         1418562                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       206044                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         206044                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        93263                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         93263                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         4131                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         4131                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         4245                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         4245                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       299307                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          299307                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       299307                       # number of overall hits
system.cpu2.dcache.overall_hits::total         299307                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        18609                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        18609                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data        24201                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        24201                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          562                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          562                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           71                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           71                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        42810                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         42810                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        42810                       # number of overall misses
system.cpu2.dcache.overall_misses::total        42810                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    556251234                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    556251234                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data   1434427781                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1434427781                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data      9442250                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      9442250                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data       484504                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       484504                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1990679015                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1990679015                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1990679015                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1990679015                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       224653                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       224653                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       117464                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       117464                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         4693                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         4693                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         4316                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         4316                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       342117                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       342117                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       342117                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       342117                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.082834                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.082834                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.206029                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.206029                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.119753                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.119753                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.016450                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.016450                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.125133                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.125133                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.125133                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.125133                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 29891.516685                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 29891.516685                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 59271.426015                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 59271.426015                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 16801.156584                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 16801.156584                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data         6824                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total         6824                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 46500.327377                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 46500.327377                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 46500.327377                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 46500.327377                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       114181                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          476                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             2499                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    45.690676                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    52.888889                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7453                       # number of writebacks
system.cpu2.dcache.writebacks::total             7453                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         8714                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         8714                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data        20317                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        20317                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data          144                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          144                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        29031                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        29031                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        29031                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        29031                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         9895                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         9895                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data         3884                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         3884                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data          418                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          418                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data           71                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           71                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        13779                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        13779                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        13779                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        13779                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data          181                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total          181                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data          317                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          317                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data          498                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          498                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    223179018                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    223179018                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data    232267443                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    232267443                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data      6216750                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      6216750                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data       377996                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       377996                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    455446461                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    455446461                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    455446461                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    455446461                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     29628500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     29628500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data     52968000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total     52968000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data     82596500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     82596500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.044046                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.044046                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.033065                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.033065                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.089069                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.089069                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.016450                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.016450                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.040276                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.040276                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.040276                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.040276                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 22554.726427                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 22554.726427                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 59801.092430                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 59801.092430                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 14872.607656                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14872.607656                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  5323.887324                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5323.887324                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 33053.665796                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 33053.665796                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 33053.665796                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 33053.665796                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 163693.370166                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 163693.370166                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 167091.482650                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 167091.482650                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 165856.425703                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 165856.425703                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            28495                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.998402                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             214792                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            28495                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs             7.537884                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     5.277111                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   506.721292                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.010307                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.989690                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          127                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          339                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           44                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           467054                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          467054                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       188470                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         188470                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       188470                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          188470                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       188470                       # number of overall hits
system.cpu2.icache.overall_hits::total         188470                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        30803                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        30803                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        30803                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         30803                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        30803                       # number of overall misses
system.cpu2.icache.overall_misses::total        30803                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst    633390913                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    633390913                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst    633390913                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    633390913                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst    633390913                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    633390913                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       219273                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       219273                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       219273                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       219273                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       219273                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       219273                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.140478                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.140478                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.140478                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.140478                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.140478                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.140478                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 20562.637178                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 20562.637178                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 20562.637178                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 20562.637178                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 20562.637178                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 20562.637178                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          875                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               36                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    24.305556                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst         2295                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         2295                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst         2295                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         2295                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst         2295                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         2295                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst        28508                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        28508                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst        28508                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        28508                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst        28508                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        28508                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst    529104074                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    529104074                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst    529104074                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    529104074                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst    529104074                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    529104074                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.130011                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.130011                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.130011                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.130011                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.130011                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.130011                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 18559.845447                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 18559.845447                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 18559.845447                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 18559.845447                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 18559.845447                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 18559.845447                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      18                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                       403                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     124     33.60%     33.60% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     13      3.52%     37.13% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.81%     37.94% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    229     62.06%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 369                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      124     47.15%     47.15% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      13      4.94%     52.09% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      1.14%     53.23% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     123     46.77%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  263                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             12655077000     99.72%     99.72% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                4130500      0.03%     99.76% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                1621000      0.01%     99.77% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               29454500      0.23%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         12690283000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.537118                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.712737                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      0.78%      0.78% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  339     87.82%     88.60% # number of callpals executed
system.cpu3.kern.callpal::rdps                     29      7.51%     96.11% # number of callpals executed
system.cpu3.kern.callpal::rti                      15      3.89%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   386                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel               18                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements              650                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          459.175267                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               4485                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              650                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             6.900000                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   459.175267                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.896827                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.896827                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          465                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          420                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.908203                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            75207                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           75207                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        10902                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          10902                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data         4862                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          4862                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          108                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          108                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           70                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           70                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        15764                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           15764                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        15764                       # number of overall hits
system.cpu3.dcache.overall_hits::total          15764                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1016                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1016                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         1536                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         1536                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           42                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           42                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           39                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           39                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2552                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2552                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2552                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2552                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data     33040005                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     33040005                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    105090231                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    105090231                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data       628000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total       628000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data       571012                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       571012                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    138130236                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    138130236                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    138130236                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    138130236                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        11918                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        11918                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data         6398                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         6398                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          150                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          150                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          109                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          109                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        18316                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        18316                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        18316                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        18316                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.085249                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.085249                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.240075                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.240075                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.280000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.280000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.357798                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.357798                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.139332                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.139332                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.139332                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.139332                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 32519.689961                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 32519.689961                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 68418.119141                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 68418.119141                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 14952.380952                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 14952.380952                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data 14641.333333                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 14641.333333                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 54126.268025                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 54126.268025                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 54126.268025                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 54126.268025                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         6108                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          134                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs              101                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    60.475248                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    44.666667                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          373                       # number of writebacks
system.cpu3.dcache.writebacks::total              373                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          373                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          373                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         1228                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         1228                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data            6                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1601                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1601                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1601                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1601                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          643                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          643                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          308                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          308                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data           36                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           36                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data           39                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           39                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          951                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          951                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          951                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          951                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data           28                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total           28                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data           32                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total           32                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     19117754                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     19117754                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     18535721                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     18535721                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data       539500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       539500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data       512488                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       512488                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     37653475                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     37653475                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     37653475                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     37653475                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data       619000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       619000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      5387000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      5387000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data      6006000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      6006000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.053952                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.053952                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.048140                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.048140                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.240000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.240000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.357798                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.357798                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.051922                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.051922                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.051922                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.051922                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 29732.121306                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 29732.121306                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 60180.912338                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 60180.912338                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 14986.111111                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14986.111111                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data 13140.717949                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 13140.717949                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 39593.559411                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 39593.559411                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 39593.559411                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 39593.559411                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data       154750                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       154750                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 192392.857143                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 192392.857143                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 187687.500000                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 187687.500000                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1509                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              11727                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1509                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs             7.771372                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          456                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            25157                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           25157                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        10118                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          10118                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        10118                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           10118                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        10118                       # number of overall hits
system.cpu3.icache.overall_hits::total          10118                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         1706                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1706                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         1706                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1706                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         1706                       # number of overall misses
system.cpu3.icache.overall_misses::total         1706                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     34100710                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     34100710                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     34100710                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     34100710                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     34100710                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     34100710                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        11824                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        11824                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        11824                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        11824                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        11824                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        11824                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.144283                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.144283                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.144283                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.144283                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.144283                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.144283                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 19988.692849                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 19988.692849                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 19988.692849                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 19988.692849                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 19988.692849                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 19988.692849                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          115                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    28.750000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst          197                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          197                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst          197                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          197                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst          197                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          197                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         1509                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1509                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         1509                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1509                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         1509                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1509                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     27756526                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     27756526                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     27756526                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     27756526                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     27756526                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     27756526                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.127622                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.127622                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.127622                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.127622                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.127622                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.127622                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 18393.986746                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 18393.986746                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 18393.986746                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 18393.986746                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 18393.986746                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 18393.986746                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 155                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1277952                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        157                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  356                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 356                       # Transaction distribution
system.iobus.trans_dist::WriteReq               20385                       # Transaction distribution
system.iobus.trans_dist::WriteResp                416                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        19968                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          234                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          329                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1453                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        40028                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        40028                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   41481                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          165                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1677                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1278320                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1278320                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1279997                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               215000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                15000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy                5000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              207000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              702000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           117014965                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.9                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1036000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            20060019                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iocache.tags.replacements                20014                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                20014                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               180126                       # Number of tag accesses
system.iocache.tags.data_accesses              180126                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           46                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               46                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        19968                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        19968                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           46                       # number of demand (read+write) misses
system.iocache.demand_misses::total                46                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           46                       # number of overall misses
system.iocache.overall_misses::total               46                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      5683964                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      5683964                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide   4275133982                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total   4275133982                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      5683964                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      5683964                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      5683964                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      5683964                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           46                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             46                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        19968                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        19968                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           46                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              46                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           46                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             46                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 123564.434783                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 123564.434783                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 214099.257913                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 214099.257913                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 123564.434783                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 123564.434783                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 123564.434783                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 123564.434783                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs         37608                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                 5264                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     7.144377                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           19968                       # number of writebacks
system.iocache.writebacks::total                19968                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           46                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        19968                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        19968                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           46                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           46                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      3256000                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3256000                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   3236795984                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   3236795984                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      3256000                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      3256000                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      3256000                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      3256000                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 70782.608696                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 70782.608696                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 162099.157853                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 162099.157853                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 70782.608696                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 70782.608696                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 70782.608696                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 70782.608696                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      8982                       # number of replacements
system.l2.tags.tagsinuse                 16152.329993                       # Cycle average of tags in use
system.l2.tags.total_refs                       18494                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      8982                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.059007                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     7497.003109                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       397.501515                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       422.064028                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        65.059826                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       167.722735                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst       425.083245                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data       167.653527                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst       345.042081                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data        82.108792                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   342.720020                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   226.042157                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst  1173.125205                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  1097.377163                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst  1781.914684                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  1159.603512                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   405.653531                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   396.654864                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.457581                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.024262                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.025761                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.003971                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.010237                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.025945                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.010233                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.021060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.005012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.020918                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.013797                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.071602                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.066979                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.108759                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.070777                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.024759                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.024210                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.985860                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16106                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          680                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          397                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2013                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        12984                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.983032                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1066548                       # Number of tag accesses
system.l2.tags.data_accesses                  1066548                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst          504                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data           92                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst         2809                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2098                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst        25741                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         8277                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst         1362                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          365                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   41248                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            11582                       # number of Writeback hits
system.l2.Writeback_hits::total                 11582                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           17                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   27                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 15                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data         1783                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         1355                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           20                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3164                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst          504                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data           98                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         2809                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3881                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        25741                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         9632                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         1362                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          385                       # number of demand (read+write) hits
system.l2.demand_hits::total                    44412                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          504                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data           98                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         2809                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3881                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        25741                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         9632                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         1362                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          385                       # number of overall hits
system.l2.overall_hits::total                   44412                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           72                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          117                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst         1093                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          764                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst         2750                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1445                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst          147                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          161                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  6549                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data           86                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           35                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           34                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           40                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                195                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               56                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data           23                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          283                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         2350                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          182                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2838                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           72                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          140                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         1093                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1047                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         2750                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         3795                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          147                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          343                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9387                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           72                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          140                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         1093                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1047                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         2750                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         3795                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          147                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          343                       # number of overall misses
system.l2.overall_misses::total                  9387                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5967500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     10709750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst     89279000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     67010000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst    229743500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    129361250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst     11895000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     14698750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       558664750                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       155497                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data       124996                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data       311491                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data       164995                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       756979                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data        30999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data       124496                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       155495                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data      1937999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data     22732249                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data    212288230                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data     16581249                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     253539727                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5967500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     12647749                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst     89279000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     89742249                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst    229743500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    341649480                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst     11895000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     31279999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        812204477                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5967500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     12647749                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst     89279000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     89742249                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst    229743500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    341649480                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst     11895000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     31279999                       # number of overall miss cycles
system.l2.overall_miss_latency::total       812204477                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst          576                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          209                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst         3902                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         2862                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst        28491                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         9722                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         1509                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          526                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               47797                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        11582                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             11582                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           91                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           39                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           51                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           41                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              222                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             71                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           29                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         2066                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data         3705                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          202                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6002                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst          576                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          238                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         3902                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4928                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        28491                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        13427                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         1509                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          728                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                53799                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst          576                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          238                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         3902                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4928                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        28491                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        13427                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         1509                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          728                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               53799                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.125000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.559809                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.280113                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.266946                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.096522                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.148632                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.097416                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.306084                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.137017                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.945055                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.897436                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.975610                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.878378                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.961538                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.875000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.307692                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.812500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.788732                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.793103                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.136980                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.634278                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.900990                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.472842                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.125000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.588235                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.280113                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.212459                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.096522                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.282639                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.097416                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.471154                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.174483                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.125000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.588235                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.280113                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.212459                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.096522                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.282639                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.097416                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.471154                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.174483                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 82881.944444                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 91536.324786                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 81682.525160                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 87709.424084                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 83543.090909                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 89523.356401                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 80918.367347                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 91296.583851                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 85305.351962                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  1808.104651                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  3571.314286                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data  9161.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  4124.875000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3881.943590                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  1239.960000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data        31124                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2776.696429                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 84260.826087                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 80325.968198                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 90335.417021                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 91105.763736                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89337.465469                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 82881.944444                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 90341.064286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 81682.525160                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 85713.704871                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 83543.090909                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 90026.213439                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 80918.367347                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 91195.332362                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86524.392990                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 82881.944444                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 90341.064286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 81682.525160                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 85713.704871                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 83543.090909                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 90026.213439                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 80918.367347                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 91195.332362                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86524.392990                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 4583                       # number of writebacks
system.l2.writebacks::total                      4583                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst           15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 37                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst           15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  37                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst           12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst           15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 37                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           66                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          116                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst         1081                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          763                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst         2750                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1445                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst          132                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          159                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             6512                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data           86                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data           35                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data           34                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data           40                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           195                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data           25                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           56                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data           23                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data          283                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data         2350                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data          182                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2838                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           66                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          139                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst         1081                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1046                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst         2750                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         3795                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst          132                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          341                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9350                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           66                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          139                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst         1081                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1046                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst         2750                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         3795                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst          132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          341                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9350                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data          125                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data          181                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          310                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data           57                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data           15                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data          317                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data           28                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          417                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data          182                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data           15                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data          498                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data           32                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          727                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      4775750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data      9201250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst     75000750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     57502250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst    195342500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    111288250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      9220000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     12567500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    474898250                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data      1568561                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data       634523                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data       609529                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data       740027                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3552640                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data       443524                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data       250513                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data        70504                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data       233512                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       998053                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data      1648501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data     19212251                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data    183248270                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data     14333751                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    218442773                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      4775750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     10849751                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst     75000750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     76714501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst    195342500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    294536520                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      9220000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     26901251                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    693341023                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      4775750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     10849751                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst     75000750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     76714501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst    195342500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    294536520                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      9220000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     26901251                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    693341023                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     26378500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     27094500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data       563000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     54036000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     11801500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      3168000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data     48840000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      5005000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     68814500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data     38180000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data      3168000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data     75934500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data      5568000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    122850500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.114583                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.555024                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.277037                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.266597                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.096522                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.148632                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.087475                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.302281                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.136243                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.945055                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.897436                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.975610                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.878378                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.961538                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.875000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.307692                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.812500                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.788732                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.793103                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.136980                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.634278                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.900990                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.472842                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.114583                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.584034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.277037                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.212256                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.096522                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.282639                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.087475                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.468407                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.173795                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.114583                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.584034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.277037                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.212256                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.096522                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.282639                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.087475                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.468407                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.173795                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 72359.848485                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 79321.120690                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 69380.897317                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 75363.368283                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 71033.636364                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 77016.089965                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 69848.484848                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 79040.880503                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 72926.635442                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18239.081395                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18129.228571                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 17927.323529                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18500.675000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18218.666667                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17740.960000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 17893.785714                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data        17626                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 17962.461538                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 17822.375000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 71673.956522                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 67887.812721                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 77977.987234                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 78756.873626                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76970.674066                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 72359.848485                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 78055.762590                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 69380.897317                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 73340.823136                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 71033.636364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 77611.731225                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 69848.484848                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 78889.299120                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74154.120107                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 72359.848485                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 78055.762590                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 69380.897317                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 73340.823136                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 71033.636364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 77611.731225                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 69848.484848                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 78889.299120                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74154.120107                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data       211028                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 149693.370166                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data       140750                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 174309.677419                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 207043.859649                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       211200                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 154069.400631                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       178750                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 165022.781775                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 209780.219780                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       211200                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 152478.915663                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       174000                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 168982.806052                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                6868                       # Transaction distribution
system.membus.trans_dist::ReadResp               6867                       # Transaction distribution
system.membus.trans_dist::WriteReq                417                       # Transaction distribution
system.membus.trans_dist::WriteResp               416                       # Transaction distribution
system.membus.trans_dist::Writeback             24551                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        19968                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        19968                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              425                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            189                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             275                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2823                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2814                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        59950                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        59950                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1453                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        24131                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        25586                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  85536                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2555904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2555904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         1677                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       890112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       891789                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3447693                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              394                       # Total snoops (count)
system.membus.snoop_fanout::samples             55270                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   55270    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               55270                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1340500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           235171995                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.8                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           20216981                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           50961283                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups          37735                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted        31931                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect          665                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups        32284                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits           7214                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    22.345434                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS           2375                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect           40                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               14594                       # DTB read hits
system.switch_cpus0.dtb.read_misses                57                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses              57                       # DTB read accesses
system.switch_cpus0.dtb.write_hits               6971                       # DTB write hits
system.switch_cpus0.dtb.write_misses                8                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              8                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               21565                       # DTB hits
system.switch_cpus0.dtb.data_misses                65                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses              65                       # DTB accesses
system.switch_cpus0.itb.fetch_hits               3169                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses           3169                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  183278                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles        26982                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts                112933                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches              37735                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches         9589                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               148783                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles           2606                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles          195                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingQuiesceStallCycles          333                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.CacheLines            15298                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes          447                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples       177596                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.635898                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.942356                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0          156276     88.00%     88.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            1545      0.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2            3177      1.79%     90.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            1924      1.08%     91.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4            2727      1.54%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5            1273      0.72%     93.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            1359      0.77%     94.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7             685      0.39%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8            8630      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total       177596                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.205889                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.616184                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles           20934                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       139439                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles            14300                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         1671                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles          1252                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved         1407                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred           51                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts         84704                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts          177                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles          1252                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles           22082                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          39228                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        95866                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles            14850                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         4318                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts         78192                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents          1307                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents           112                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents            21                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands        54077                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups        90797                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups        90783                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps        42619                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps           11407                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3472                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          205                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            15722                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads        16025                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores         7793                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         5026                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         2513                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded             70115                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         5251                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued            66761                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          232                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        17589                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined         7560                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         3986                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples       177596                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.375915                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.061541                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0       147961     83.31%     83.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1        13694      7.71%     91.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2         6395      3.60%     94.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3         3377      1.90%     96.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4         3221      1.81%     98.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5         1421      0.80%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6          826      0.47%     99.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7          407      0.23%     99.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8          294      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total       177596                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            288     15.38%     15.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     15.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     15.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     15.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     15.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     15.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     15.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     15.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     15.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     15.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     15.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     15.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     15.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     15.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     15.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     15.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     15.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     15.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     15.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     15.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     15.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     15.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     15.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     15.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     15.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     15.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     15.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     15.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead           989     52.83%     68.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite          595     31.78%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu        41881     62.73%     62.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult          139      0.21%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead        15479     23.19%     86.13% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite         7172     10.74%     96.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess         2090      3.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total         66761                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.364261                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               1872                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.028040                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads       313222                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes        93094                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses        64617                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses         68633                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads          594                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads         3835                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          142                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1549                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          126                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked           89                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles          1252                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          39183                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles          277                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts        76132                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          474                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts        16025                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts         7793                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         4470                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           146                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           87                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          142                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect          332                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect          916                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts         1248                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts        65500                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts        14655                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         1261                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  766                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs               21648                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches           10491                       # Number of branches executed
system.switch_cpus0.iew.exec_stores              6993                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.357381                       # Inst execution rate
system.switch_cpus0.iew.wb_sent                 65009                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count                64617                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers            32556                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers            43541                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.352563                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.747709                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts        18057                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         1260                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts         1129                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples       174424                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.332299                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.176843                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0       152326     87.33%     87.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1        10361      5.94%     93.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2         4064      2.33%     95.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3         2443      1.40%     97.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4         1325      0.76%     97.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5         1011      0.58%     98.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6          497      0.28%     98.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7          370      0.21%     98.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8         2027      1.16%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total       174424                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts        57961                       # Number of instructions committed
system.switch_cpus0.commit.committedOps         57961                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                 18409                       # Number of memory references committed
system.switch_cpus0.commit.loads                12169                       # Number of loads committed
system.switch_cpus0.commit.membars                544                       # Number of memory barriers committed
system.switch_cpus0.commit.branches              9260                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts            55651                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls         1972                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass          254      0.44%      0.44% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu        36524     63.01%     63.45% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult          114      0.20%     63.65% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     63.65% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     63.65% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     63.65% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     63.65% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     63.65% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     63.65% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     63.65% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     63.65% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     63.65% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     63.65% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     63.65% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     63.65% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     63.65% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     63.65% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     63.65% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     63.65% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     63.65% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     63.65% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     63.65% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     63.65% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     63.65% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     63.65% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     63.65% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     63.65% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     63.65% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.65% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.65% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead        12713     21.93%     85.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite         6266     10.81%     96.39% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess         2090      3.61%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total        57961                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events         2027                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads              248205                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes             155270                       # The number of ROB writes
system.switch_cpus0.timesIdled                    295                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                   5682                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles            25319370                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts              57707                       # Number of Instructions Simulated
system.switch_cpus0.committedOps                57707                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      3.176010                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                3.176010                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.314860                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.314860                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads           80061                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes          47909                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads          29860                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          1481                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups          77565                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted        59878                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         4421                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups        55929                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits          33079                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    59.144630                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS           6344                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect          175                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               79404                       # DTB read hits
system.switch_cpus1.dtb.read_misses               669                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    1                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           36919                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              49348                       # DTB write hits
system.switch_cpus1.dtb.write_misses              105                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  25                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          20204                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              128752                       # DTB hits
system.switch_cpus1.dtb.data_misses               774                       # DTB misses
system.switch_cpus1.dtb.data_acv                   26                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           57123                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              31746                       # ITB hits
system.switch_cpus1.itb.fetch_misses              964                       # ITB misses
system.switch_cpus1.itb.fetch_acv                  12                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          32710                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  483713                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles       137009                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts                456052                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches              77565                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        39423                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               195029                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          11880                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles                15                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles          308                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles        45781                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles          337                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines            63600                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes         2821                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes              1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples       384439                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.186279                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.494296                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0          296553     77.14%     77.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1            7417      1.93%     79.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           10709      2.79%     81.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3            7972      2.07%     83.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           14614      3.80%     87.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5            5649      1.47%     89.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            6070      1.58%     90.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            3460      0.90%     91.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8           31995      8.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total       384439                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.160353                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.942815                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles          119633                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       182814                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles            69791                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         6837                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles          5364                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved         5110                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          584                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts        415827                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1964                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles          5364                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles          124481                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          37918                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       109563                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles            71412                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        35701                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts        400398                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          448                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          4088                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents          4505                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         19416                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands       275235                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups       507370                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups       507037                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups          293                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps       210423                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps           64820                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         7997                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1014                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            47514                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads        81845                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        53101                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        12778                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         8312                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded            368155                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         9678                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued           350269                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          379                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined        79187                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined        41450                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6833                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples       384439                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.911117                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.577667                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0       249538     64.91%     64.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1        46421     12.07%     76.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2        29784      7.75%     84.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        22759      5.92%     90.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        17813      4.63%     95.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5         8835      2.30%     97.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         5644      1.47%     99.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         2448      0.64%     99.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         1197      0.31%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total       384439                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            817      8.72%      8.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      8.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      8.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      8.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      8.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      8.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      8.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      8.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      8.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      8.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      8.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      8.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      8.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      8.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      8.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      8.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      8.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      8.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      8.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      8.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      8.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      8.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      8.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      8.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      8.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      8.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      8.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      8.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          5422     57.90%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         3125     33.37%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       211633     60.42%     60.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult          276      0.08%     60.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     60.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd           53      0.02%     60.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     60.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     60.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     60.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            3      0.00%     60.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     60.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     60.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     60.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     60.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     60.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     60.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     60.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     60.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     60.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     60.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     60.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     60.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     60.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     60.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     60.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     60.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead        82695     23.61%     84.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        50489     14.41%     98.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess         5114      1.46%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total        350269                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.724126                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               9364                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.026734                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      1093727                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes       456776                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses       336264                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads          994                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes          583                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses          432                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses        359099                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses            528                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         5784                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        18016                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           86                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          358                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         7322                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked         5342                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles          5364                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          15661                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7519                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts       385251                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1726                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts        81845                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        53101                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         7976                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           248                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         7210                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          358                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect         1717                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         3550                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts         5267                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts       345605                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts        80244                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         4665                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                 7418                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              129788                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches           48970                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             49544                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.714484                       # Inst execution rate
system.switch_cpus1.iew.wb_sent                338539                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count               336696                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           170630                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers           222951                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.696066                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.765325                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts        80092                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2845                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts         4808                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples       370728                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.819884                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.886484                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0       269366     72.66%     72.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1        46422     12.52%     85.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        15188      4.10%     89.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3         8136      2.19%     91.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4         7403      2.00%     93.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5         3528      0.95%     94.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         3716      1.00%     95.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         2552      0.69%     96.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        14417      3.89%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total       370728                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       303954                       # Number of instructions committed
system.switch_cpus1.commit.committedOps        303954                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                109608                       # Number of memory references committed
system.switch_cpus1.commit.loads                63829                       # Number of loads committed
system.switch_cpus1.commit.membars               1123                       # Number of memory barriers committed
system.switch_cpus1.commit.branches             42792                       # Number of branches committed
system.switch_cpus1.commit.fp_insts               385                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           293663                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls         4147                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass         5310      1.75%      1.75% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu       182221     59.95%     61.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult          247      0.08%     61.78% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     61.78% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd           46      0.02%     61.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     61.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     61.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     61.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            3      0.00%     61.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     61.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     61.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     61.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     61.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     61.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     61.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     61.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     61.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     61.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     61.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     61.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     61.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     61.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     61.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     61.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     61.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead        64952     21.37%     83.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite        46061     15.15%     98.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess         5114      1.68%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total       303954                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events        14417                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads              736547                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes             781886                       # The number of ROB writes
system.switch_cpus1.timesIdled                   2265                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  99274                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles            24828936                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts             298650                       # Number of Instructions Simulated
system.switch_cpus1.committedOps               298650                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.619665                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.619665                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.617412                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.617412                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads          454115                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes         240362                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads              247                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             168                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads          31305                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3959                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups         384452                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted       315538                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect        14665                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups       285165                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits         110180                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    38.637280                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS          26932                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect          967                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits              250798                       # DTB read hits
system.switch_cpus2.dtb.read_misses              2524                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   30                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses           20561                       # DTB read accesses
system.switch_cpus2.dtb.write_hits             130316                       # DTB write hits
system.switch_cpus2.dtb.write_misses              840                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  19                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses          11502                       # DTB write accesses
system.switch_cpus2.dtb.data_hits              381114                       # DTB hits
system.switch_cpus2.dtb.data_misses              3364                       # DTB misses
system.switch_cpus2.dtb.data_acv                   49                       # DTB access violations
system.switch_cpus2.dtb.data_accesses           32063                       # DTB accesses
system.switch_cpus2.itb.fetch_hits              45839                       # ITB hits
system.switch_cpus2.itb.fetch_misses              960                       # ITB misses
system.switch_cpus2.itb.fetch_acv                  44                       # ITB acv
system.switch_cpus2.itb.fetch_accesses          46799                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 2086065                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles       763053                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1694042                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             384452                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       137112                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               958523                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          43218                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.MiscStallCycles          988                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles        19309                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles        10592                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           21                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines           219274                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        10491                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      1774095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.954877                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.315431                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         1456779     82.11%     82.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           23364      1.32%     83.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           45278      2.55%     85.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           21770      1.23%     87.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           46633      2.63%     89.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           16851      0.95%     90.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           26122      1.47%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           11091      0.63%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          126207      7.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      1774095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.184295                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.812075                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles          648703                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       844619                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           237327                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        24271                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         19175                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        19240                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         2477                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1414373                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         8214                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         19175                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles          665889                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         231707                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       510710                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           244199                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       102415                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1342870                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         1114                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          5775                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents          4475                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents         50609                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands       937501                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      1654376                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      1653003                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups         1132                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps       746082                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          191415                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        43511                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         5664                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           186213                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       261982                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       140504                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        49723                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        25685                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1225846                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        49553                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1183349                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1619                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       244599                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       118108                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved        33095                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      1774095                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.667016                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.391972                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1296937     73.10%     73.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       184339     10.39%     83.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       104297      5.88%     89.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        70915      4.00%     93.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        58340      3.29%     96.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        28457      1.60%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        18557      1.05%     99.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         7340      0.41%     99.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         4913      0.28%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      1774095                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           2791      8.94%      8.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      8.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      8.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      8.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      8.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      8.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      8.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      8.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      8.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      8.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      8.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      8.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      8.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      8.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      8.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      8.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      8.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      8.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      8.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      8.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%      8.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      8.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%      8.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      8.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      8.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      8.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%      8.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      8.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         17954     57.51%     66.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        10473     33.55%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass           15      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu       753896     63.71%     63.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult         2346      0.20%     63.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     63.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd          511      0.04%     63.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     63.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt           13      0.00%     63.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            1      0.00%     63.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            6      0.00%     63.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     63.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     63.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     63.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     63.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     63.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     63.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       267971     22.65%     86.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       133251     11.26%     97.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess        25339      2.14%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1183349                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.567264                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              31218                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.026381                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      4168025                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1518168                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1135274                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads         5605                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes         3057                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses         2608                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1211574                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses           2978                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         9245                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        54704                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          138                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1253                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        18205                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          225                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked        14929                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         19175                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         125485                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        94380                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1298128                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         5584                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       261982                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       140504                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        39515                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          1188                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        93031                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1253                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect         4774                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        13275                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        18049                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1166844                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       254983                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        16505                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                22729                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              386653                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          177340                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            131670                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.559352                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1144847                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1137882                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           551167                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers           708238                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.545468                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.778223                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts       247266                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        16458                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        16759                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      1729273                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.605250                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.593279                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1348834     78.00%     78.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       172415      9.97%     87.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        78986      4.57%     92.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        34017      1.97%     94.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        20122      1.16%     95.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        13234      0.77%     96.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6         8011      0.46%     96.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         9751      0.56%     97.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        43903      2.54%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      1729273                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1046643                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1046643                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                329576                       # Number of memory references committed
system.switch_cpus2.commit.loads               207277                       # Number of loads committed
system.switch_cpus2.commit.membars               8039                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            159215                       # Number of branches committed
system.switch_cpus2.commit.fp_insts              2565                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1006751                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        17431                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass        15864      1.52%      1.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu       664632     63.50%     65.02% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult         2279      0.22%     65.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     65.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd          479      0.05%     65.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     65.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt           11      0.00%     65.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            1      0.00%     65.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            6      0.00%     65.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     65.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     65.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     65.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     65.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     65.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     65.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     65.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     65.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     65.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     65.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     65.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     65.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     65.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     65.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     65.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     65.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     65.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     65.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     65.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead       215316     20.57%     85.85% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite       122716     11.72%     97.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess        25339      2.42%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total      1046643                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events        43903                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads             2961372                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2632869                       # The number of ROB writes
system.switch_cpus2.timesIdled                  16417                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 311970                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles            23411388                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts            1030794                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1030794                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      2.023746                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.023746                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.494133                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.494133                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         1501522                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes         830641                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads             1109                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes            1135                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads          60181                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         22121                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups          16134                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted        11651                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         1395                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups        12404                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits           5718                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    46.098033                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS           1694                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect           97                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               12621                       # DTB read hits
system.switch_cpus3.dtb.read_misses                66                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses              90                       # DTB read accesses
system.switch_cpus3.dtb.write_hits               7341                       # DTB write hits
system.switch_cpus3.dtb.write_misses               12                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses             12                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               19962                       # DTB hits
system.switch_cpus3.dtb.data_misses                78                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses             102                       # DTB accesses
system.switch_cpus3.itb.fetch_hits                871                       # ITB hits
system.switch_cpus3.itb.fetch_misses              446                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses           1317                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                  136655                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles        38126                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts                 84079                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches              16134                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches         7412                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles                45124                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles           3764                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.MiscStallCycles          221                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles        34949                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles          438                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines            11824                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes          921                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples       120755                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.696278                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.004943                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0          104797     86.78%     86.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            1308      1.08%     87.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2            1830      1.52%     89.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3            1242      1.03%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4            2758      2.28%     92.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5            1125      0.93%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6             945      0.78%     94.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7             942      0.78%     95.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8            5808      4.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total       120755                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.118064                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.615265                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles           34322                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        70880                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles            12936                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          970                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles          1647                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved         1000                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          238                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts         75427                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts          976                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles          1647                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles           35435                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          17004                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        47370                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles            12762                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         6537                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts         71318                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents           232                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents            43                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents          3884                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands        49295                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups        86676                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups        86593                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups           66                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps        33385                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps           15910                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         2482                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          185                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            10656                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads        14309                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores         8287                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         2335                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         1407                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded             63362                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3585                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued            58430                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          133                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined        20143                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined         9458                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         2812                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples       120755                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.483872                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.183943                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0        95639     79.20%     79.20% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1        10844      8.98%     88.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2         5288      4.38%     92.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3         3445      2.85%     95.41% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4         2840      2.35%     97.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5         1507      1.25%     99.01% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6          736      0.61%     99.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7          284      0.24%     99.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8          172      0.14%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total       120755                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu             70      5.11%      5.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      5.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      5.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      5.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      5.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      5.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      5.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      5.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      5.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      5.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      5.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      5.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      5.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      5.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      5.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      5.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      5.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      5.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      5.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      5.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      5.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      5.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      5.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      5.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      5.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      5.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      5.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      5.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead           788     57.48%     62.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite          513     37.42%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu        35666     61.04%     61.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          141      0.24%     61.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     61.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd           17      0.03%     61.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     61.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     61.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     61.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     61.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     61.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     61.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     61.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     61.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     61.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     61.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     61.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     61.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     61.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     61.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     61.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     61.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead        13388     22.91%     84.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite         7557     12.93%     97.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess         1661      2.84%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total         58430                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.427573                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               1371                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.023464                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads       238801                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes        87032                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses        55675                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads          318                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes          163                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses          147                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses         59630                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses            171                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads          514                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads         4748                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          112                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1736                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          108                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles          1647                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          12456                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         3690                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts        67776                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          585                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts        14309                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts         8287                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         3233                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents            62                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents         3608                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          112                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect          477                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         1226                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts         1703                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts        56966                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts        12707                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         1464                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  829                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs               20085                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches            8186                       # Number of branches executed
system.switch_cpus3.iew.exec_stores              7378                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.416860                       # Inst execution rate
system.switch_cpus3.iew.wb_sent                 56160                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count                55822                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers            25559                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers            33954                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.408489                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.752754                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts        20612                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          773                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts         1563                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples       117083                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.402561                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.245690                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0        98372     84.02%     84.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1         9082      7.76%     91.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2         3107      2.65%     94.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3         2228      1.90%     96.33% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4         1399      1.19%     97.53% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5          752      0.64%     98.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6          481      0.41%     98.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7          385      0.33%     98.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8         1277      1.09%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total       117083                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts        47133                       # Number of instructions committed
system.switch_cpus3.commit.committedOps         47133                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                 16112                       # Number of memory references committed
system.switch_cpus3.commit.loads                 9561                       # Number of loads committed
system.switch_cpus3.commit.membars                220                       # Number of memory barriers committed
system.switch_cpus3.commit.branches              6737                       # Number of branches committed
system.switch_cpus3.commit.fp_insts               141                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts            45363                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls          974                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass          329      0.70%      0.70% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu        28669     60.83%     61.52% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult          125      0.27%     61.79% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     61.79% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd           11      0.02%     61.81% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     61.81% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     61.81% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     61.81% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     61.81% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     61.81% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     61.81% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     61.81% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     61.81% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     61.81% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     61.81% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     61.81% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     61.81% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     61.81% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     61.81% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     61.81% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     61.81% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     61.81% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     61.81% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     61.81% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     61.81% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     61.81% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     61.81% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     61.81% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.81% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.81% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead         9781     20.75%     82.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite         6557     13.91%     96.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess         1661      3.52%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total        47133                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events         1277                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads              183315                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes             139179                       # The number of ROB writes
system.switch_cpus3.timesIdled                    820                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  15900                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles            25243911                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts              46804                       # Number of Instructions Simulated
system.switch_cpus3.committedOps                46804                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      2.919729                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.919729                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.342498                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.342498                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads           72535                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes          40485                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads               66                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes              68                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads          29074                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          1124                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              49429                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             49382                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               417                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              416                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            11582                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        19991                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             428                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           204                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            632                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6101                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6101                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1152                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         1306                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7806                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        14195                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        56999                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        36208                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         3018                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         2249                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                122933                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        36864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        21862                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       249728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       549496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      1823424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      1337443                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side        96576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        70604                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4185997                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           21751                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            88152                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            7.227301                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.419091                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  68115     77.27%     77.27% # Request fanout histogram
system.tol2bus.snoop_fanout::8                  20037     22.73%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              88152                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           45848499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            880987                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            761581                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           6076720                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           8296030                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          43319675                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          22052283                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           2292974                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           1486537                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  1.413646                       # Number of seconds simulated
sim_ticks                                1413645639000                       # Number of ticks simulated
final_tick                               3689102459000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 403231                       # Simulator instruction rate (inst/s)
host_op_rate                                   403231                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              116498044                       # Simulator tick rate (ticks/s)
host_mem_usage                                 762284                       # Number of bytes of host memory used
host_seconds                                 12134.50                       # Real time elapsed on the host
sim_insts                                  4893009806                       # Number of instructions simulated
sim_ops                                    4893009806                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       818112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data     25535616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       331776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data     24093632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       635840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     20763968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       410560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data     28666816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          101256320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       818112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       331776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       635840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       410560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2196288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     35670912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        35670912                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst        12783                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data       398994                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         5184                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data       376463                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         9935                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       324437                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         6415                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data       447919                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1582130                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        557358                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             557358                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst       578725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     18063661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst       234695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     17043615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst       449787                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     14688241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       290426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     20278644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              71627795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       578725                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst       234695                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst       449787                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       290426                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1553634                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        25233277                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             25233277                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        25233277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       578725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     18063661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst       234695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     17043615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst       449787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     14688241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       290426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     20278644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             96861072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     1582131                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     559086                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1582131                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   559086                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               94315200                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6941184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                35586112                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               101256384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             35781504                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                 108456                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3053                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      1300450                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             25836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             98147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             31844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            273035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            173940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             38259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             32459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            111583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            38454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           343337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           172405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            34765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             19645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             12602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            121041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             10665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             73123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             32819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            17454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           176881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            11415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            39183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7303                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         3                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1413645723500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1582131                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               559086                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1039510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  316030                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   85248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   28458                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    3514                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  16207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  26924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  31063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  32483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  32912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  33028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  33054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  33060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  33161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  33285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  33959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  33462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  33526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  34176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  32958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  32468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      4                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       900391                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    144.270691                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   107.543560                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   156.179829                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       477280     53.01%     53.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       306716     34.06%     87.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        51992      5.77%     92.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        24109      2.68%     95.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        13830      1.54%     97.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8382      0.93%     97.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5666      0.63%     98.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4036      0.45%     99.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8380      0.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       900391                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        32371                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.523957                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     40.841011                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          11683     36.09%     36.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         17449     53.90%     89.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          1691      5.22%     95.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          225      0.70%     95.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           97      0.30%     96.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          206      0.64%     96.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223          361      1.12%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255          364      1.12%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287          201      0.62%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           70      0.22%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351           18      0.06%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         32371                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        32371                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.176887                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.091988                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.684445                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23         32349     99.93%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-31             6      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-39             3      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-55             2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-87             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-111            1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-119            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-135            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-143            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-151            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::168-175            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::184-191            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-263            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::296-303            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::376-383            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         32371                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  27926557750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             55557964000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 7368375000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18950.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37700.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        66.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        25.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     71.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     25.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.48                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   780536                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  348775                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 52.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.73                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     660206.66                       # Average gap between requests
system.mem_ctrls.pageHitRate                    55.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               3222714600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1758425625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              5543109000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1819123920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          93259732800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         230911390710                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         654151819500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           990666316155                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            693.820305                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 1075600107750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   47204560000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  290835409000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               3693165840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2015120250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              6196054800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             2070534960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          93259732800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         270853357815                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         619115006250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           997202972715                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            698.398299                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 1016956459250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   47204560000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  349481389750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                   87208                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                   3577866                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                 1018722     42.09%     42.09% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      1      0.00%     42.09% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   1488      0.06%     42.15% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                  88026      3.64%     45.79% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                1312005     54.21%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total             2420242                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                  1018722     49.95%     49.95% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       1      0.00%     49.95% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    1488      0.07%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                   88026      4.32%     54.34% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                  931200     45.66%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total              2039437                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            1058262266500     74.89%     74.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                 587000      0.00%     74.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              490243000      0.03%     74.93% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30            35330547000      2.50%     77.43% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31           318939760500     22.57%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        1413023404000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.709753                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.842658                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         7    100.00%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     7                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                88923      2.97%      2.97% # number of callpals executed
system.cpu0.kern.callpal::swpctx               274145      9.17%     12.14% # number of callpals executed
system.cpu0.kern.callpal::swpipl              1958311     65.47%     77.61% # number of callpals executed
system.cpu0.kern.callpal::rdps                  12377      0.41%     78.03% # number of callpals executed
system.cpu0.kern.callpal::rti                  372457     12.45%     90.48% # number of callpals executed
system.cpu0.kern.callpal::callsys              282976      9.46%     99.94% # number of callpals executed
system.cpu0.kern.callpal::rdunique               1789      0.06%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total               2990978                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel           646601                       # number of protection mode switches
system.cpu0.kern.mode_switch::user             283583                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel             283583                      
system.cpu0.kern.mode_good::user               283583                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.438575                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.609735                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      1267135008000     88.87%     88.87% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        158770200500     11.13%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                  274145                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements         13122538                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          476.812097                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          359645228                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         13122538                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            27.406682                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   476.812097                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.931274                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.931274                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          383                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           74                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          309                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.748047                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1711477399                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1711477399                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data    244765190                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      244765190                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data    105560892                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     105560892                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data      1718451                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1718451                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data      1126109                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1126109                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    350326082                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       350326082                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    350326082                       # number of overall hits
system.cpu0.dcache.overall_hits::total      350326082                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data     59935967                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     59935967                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data      8394081                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8394081                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data       928508                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total       928508                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data      1096868                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total      1096868                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data     68330048                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      68330048                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data     68330048                       # number of overall misses
system.cpu0.dcache.overall_misses::total     68330048                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data 854189140523                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 854189140523                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data  79221586323                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  79221586323                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data   4471855180                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   4471855180                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data   6018984267                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total   6018984267                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data      1554029                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1554029                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data 933410726846                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 933410726846                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data 933410726846                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 933410726846                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    304701157                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    304701157                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data    113954973                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    113954973                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data      2646959                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      2646959                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data      2222977                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      2222977                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    418656130                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    418656130                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    418656130                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    418656130                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.196704                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.196704                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.073661                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.073661                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.350783                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.350783                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.493423                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.493423                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.163213                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.163213                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.163213                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.163213                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 14251.695322                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 14251.695322                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data  9437.791501                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  9437.791501                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data  4816.173022                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  4816.173022                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  5487.428083                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5487.428083                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 13660.325935                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 13660.325935                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 13660.325935                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 13660.325935                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      9909915                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1813438                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           677840                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          47039                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    14.619844                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    38.551797                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks      7391931                       # number of writebacks
system.cpu0.dcache.writebacks::total          7391931                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data     45088752                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     45088752                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data      4025473                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4025473                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data        90049                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        90049                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data     49114225                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     49114225                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data     49114225                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     49114225                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data     14847215                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     14847215                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data      4368608                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4368608                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data       838459                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total       838459                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data      1096314                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total      1096314                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data     19215823                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     19215823                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data     19215823                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     19215823                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data          211                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          211                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data       178471                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total       178471                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data       178682                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total       178682                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data 169426261677                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 169426261677                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data  36902700364                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  36902700364                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data   2779179529                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total   2779179529                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data   4373675233                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total   4373675233                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data      1384471                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1384471                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data 206328962041                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 206328962041                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data 206328962041                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 206328962041                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     47516002                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     47516002                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data  39927176559                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total  39927176559                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data  39974692561                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total  39974692561                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.048727                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.048727                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.038336                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.038336                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.316763                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.316763                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.493174                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.493174                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.045899                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.045899                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.045899                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.045899                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 11411.315973                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 11411.315973                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data  8447.244606                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  8447.244606                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data  3314.627822                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3314.627822                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  3989.436633                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3989.436633                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 10737.451216                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 10737.451216                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 10737.451216                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 10737.451216                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 225194.322275                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 225194.322275                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 223718.007738                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223718.007738                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 223719.751072                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 223719.751072                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements         10625306                       # number of replacements
system.cpu0.icache.tags.tagsinuse          504.297179                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          165599492                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         10625306                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            15.585386                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   504.297179                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.984955                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.984955                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          236                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          136                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          132                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        393541188                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       393541188                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    180394000                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      180394000                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    180394000                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       180394000                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    180394000                       # number of overall hits
system.cpu0.icache.overall_hits::total      180394000                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst     11062632                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     11062632                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst     11062632                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      11062632                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst     11062632                       # number of overall misses
system.cpu0.icache.overall_misses::total     11062632                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst 142856933639                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 142856933639                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst 142856933639                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 142856933639                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst 142856933639                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 142856933639                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    191456632                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    191456632                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    191456632                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    191456632                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    191456632                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    191456632                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.057781                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.057781                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.057781                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.057781                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.057781                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.057781                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 12913.467034                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12913.467034                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 12913.467034                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12913.467034                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 12913.467034                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12913.467034                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          169                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           88                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    14.083333                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets           88                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst       434708                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       434708                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst       434708                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       434708                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst       434708                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       434708                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst     10627924                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     10627924                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst     10627924                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     10627924                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst     10627924                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     10627924                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst 123903683574                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 123903683574                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst 123903683574                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 123903683574                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst 123903683574                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 123903683574                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.055511                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.055511                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.055511                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.055511                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.055511                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.055511                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 11658.314792                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 11658.314792                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 11658.314792                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 11658.314792                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 11658.314792                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 11658.314792                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                   85004                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                   3499327                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                 1001495     42.01%     42.01% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   1485      0.06%     42.07% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                  85572      3.59%     45.66% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                1295667     54.34%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total             2384219                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                  1001495     49.95%     49.95% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    1485      0.07%     50.03% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                   85572      4.27%     54.30% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                  916276     45.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total              2004828                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            1067926457500     75.57%     75.57% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              489577000      0.03%     75.61% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30            34335055500      2.43%     78.04% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31           310334338500     21.96%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        1413085428500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.707185                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.840874                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         7    100.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     7                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                83127      2.83%      2.83% # number of callpals executed
system.cpu1.kern.callpal::swpctx               267825      9.12%     11.95% # number of callpals executed
system.cpu1.kern.callpal::tbi                       1      0.00%     11.95% # number of callpals executed
system.cpu1.kern.callpal::swpipl              1932999     65.80%     77.74% # number of callpals executed
system.cpu1.kern.callpal::rdps                  11994      0.41%     78.15% # number of callpals executed
system.cpu1.kern.callpal::rti                  364202     12.40%     90.55% # number of callpals executed
system.cpu1.kern.callpal::callsys              277183      9.44%     99.99% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.00%     99.99% # number of callpals executed
system.cpu1.kern.callpal::rdunique                438      0.01%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total               2937770                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel           462676                       # number of protection mode switches
system.cpu1.kern.mode_switch::user             277630                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle             169351                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel             361770                      
system.cpu1.kern.mode_good::user               277630                      
system.cpu1.kern.mode_good::idle                84140                      
system.cpu1.kern.mode_switch_good::kernel     0.781908                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.496838                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.795399                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel      368873717500     25.92%     25.92% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        152082628500     10.69%     36.61% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        902055334000     63.39%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                  267825                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements         12482074                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          474.628663                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          352642517                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         12482074                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            28.251917                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   474.628663                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.927009                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.927009                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          380                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1671083084                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1671083084                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    240194510                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      240194510                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data    103495745                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     103495745                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data      1671428                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1671428                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data      1119591                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1119591                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    343690255                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       343690255                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    343690255                       # number of overall hits
system.cpu1.dcache.overall_hits::total      343690255                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data     57122655                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     57122655                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data      8061452                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      8061452                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data       888013                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total       888013                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data      1049448                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total      1049448                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data     65184107                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      65184107                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data     65184107                       # number of overall misses
system.cpu1.dcache.overall_misses::total     65184107                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data 816753642644                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 816753642644                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data  76533968548                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  76533968548                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data   4332161413                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   4332161413                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data   5714211019                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total   5714211019                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data      1775533                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1775533                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data 893287611192                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 893287611192                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data 893287611192                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 893287611192                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    297317165                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    297317165                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data    111557197                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    111557197                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data      2559441                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      2559441                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data      2169039                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      2169039                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    408874362                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    408874362                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    408874362                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    408874362                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.192127                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.192127                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.072263                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.072263                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.346956                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.346956                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.483831                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.483831                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.159423                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.159423                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.159423                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.159423                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 14298.243712                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 14298.243712                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data  9493.819296                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  9493.819296                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data  4878.488730                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  4878.488730                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  5444.968230                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5444.968230                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 13704.070705                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 13704.070705                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 13704.070705                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 13704.070705                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      9514643                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1885192                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           725147                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          49698                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    13.120985                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    37.932955                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks      7015134                       # number of writebacks
system.cpu1.dcache.writebacks::total          7015134                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data     42910821                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     42910821                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data      3827300                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3827300                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data        85390                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        85390                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data     46738121                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     46738121                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data     46738121                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     46738121                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data     14211834                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     14211834                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data      4234152                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      4234152                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data       802623                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total       802623                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data      1048916                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total      1048916                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data     18445986                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     18445986                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data     18445986                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     18445986                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data       170145                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total       170145                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data       170145                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total       170145                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data 162262579386                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 162262579386                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data  35689453466                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  35689453466                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data   2681303028                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   2681303028                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data   4139996981                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total   4139996981                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data      1577467                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1577467                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data 197952032852                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 197952032852                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data 197952032852                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 197952032852                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data  38064738021                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total  38064738021                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data  38064738021                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total  38064738021                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.047800                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.047800                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.037955                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.037955                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.313593                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.313593                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.483586                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.483586                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.045114                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.045114                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.045114                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.045114                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 11417.427152                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11417.427152                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data  8428.949520                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  8428.949520                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data  3340.675545                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3340.675545                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  3946.929002                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3946.929002                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 10731.442215                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10731.442215                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 10731.442215                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10731.442215                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 223719.404161                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223719.404161                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 223719.404161                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 223719.404161                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements         10184940                       # number of replacements
system.cpu1.icache.tags.tagsinuse          496.817646                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          155814067                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs         10184940                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            15.298477                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   496.817646                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.970347                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.970347                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          496                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          345                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          140                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        367397384                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       367397384                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    167996072                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      167996072                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    167996072                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       167996072                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    167996072                       # number of overall hits
system.cpu1.icache.overall_hits::total      167996072                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst     10608770                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total     10608770                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst     10608770                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total      10608770                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst     10608770                       # number of overall misses
system.cpu1.icache.overall_misses::total     10608770                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst 136339761173                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 136339761173                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst 136339761173                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 136339761173                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst 136339761173                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 136339761173                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    178604842                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    178604842                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    178604842                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    178604842                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    178604842                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    178604842                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.059398                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.059398                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.059398                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.059398                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.059398                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.059398                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 12851.608732                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 12851.608732                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 12851.608732                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 12851.608732                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 12851.608732                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 12851.608732                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           19                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs     9.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst       421070                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       421070                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst       421070                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       421070                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst       421070                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       421070                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst     10187700                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total     10187700                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst     10187700                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total     10187700                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst     10187700                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total     10187700                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst 118190004136                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 118190004136                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst 118190004136                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 118190004136                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst 118190004136                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 118190004136                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.057040                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.057040                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.057040                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.057040                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.057040                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.057040                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 11601.245044                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 11601.245044                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 11601.245044                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 11601.245044                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 11601.245044                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 11601.245044                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                   71733                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                   2686928                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                  767356     42.25%     42.25% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      9      0.00%     42.25% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                   1482      0.08%     42.34% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                  71824      3.95%     46.29% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                 975369     53.71%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total             1816040                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                   767356     49.94%     49.94% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       9      0.00%     49.94% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                    1482      0.10%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                   71824      4.67%     54.71% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                  695849     45.29%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total              1536520                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            1141375690500     80.74%     80.74% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                4551500      0.00%     80.74% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              484464500      0.03%     80.77% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30            28819009500      2.04%     82.81% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31           242959758500     17.19%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        1413643474500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.713421                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.846083                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                        12      6.19%      6.19% # number of syscalls executed
system.cpu2.kern.syscall::4                         2      1.03%      7.22% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      0.52%      7.73% # number of syscalls executed
system.cpu2.kern.syscall::17                        1      0.52%      8.25% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      0.52%      8.76% # number of syscalls executed
system.cpu2.kern.syscall::71                       63     32.47%     41.24% # number of syscalls executed
system.cpu2.kern.syscall::73                       55     28.35%     69.59% # number of syscalls executed
system.cpu2.kern.syscall::74                       59     30.41%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   194                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                71527      3.18%      3.18% # number of callpals executed
system.cpu2.kern.callpal::swpctx               209183      9.30%     12.49% # number of callpals executed
system.cpu2.kern.callpal::tbi                       1      0.00%     12.49% # number of callpals executed
system.cpu2.kern.callpal::swpipl              1460444     64.96%     77.44% # number of callpals executed
system.cpu2.kern.callpal::rdps                  11723      0.52%     77.96% # number of callpals executed
system.cpu2.kern.callpal::rti                  282317     12.56%     90.52% # number of callpals executed
system.cpu2.kern.callpal::callsys              208875      9.29%     99.81% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.00%     99.81% # number of callpals executed
system.cpu2.kern.callpal::rdunique               4231      0.19%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total               2248302                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel           491500                       # number of protection mode switches
system.cpu2.kern.mode_switch::user             209406                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel             209406                      
system.cpu2.kern.mode_good::user               209406                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.426055                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.597529                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      1295341219500     91.63%     91.63% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        118302255000      8.37%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                  209183                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements          9469047                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          476.395243                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          273706497                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          9469047                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            28.905390                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     0.004096                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   476.391147                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.000008                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.930451                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.930459                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          131                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          325                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       1293113053                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      1293113053                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data    185606752                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      185606752                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     80958798                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      80958798                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data      1298445                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      1298445                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data       843543                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       843543                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    266565550                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       266565550                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    266565550                       # number of overall hits
system.cpu2.dcache.overall_hits::total      266565550                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data     43191218                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     43191218                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data      6567977                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      6567977                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data       735382                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total       735382                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data       854096                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total       854096                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     49759195                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      49759195                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     49759195                       # number of overall misses
system.cpu2.dcache.overall_misses::total     49759195                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data 620383415060                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 620383415060                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data  77899617704                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  77899617704                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data   3767555685                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   3767555685                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data   4690558592                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total   4690558592                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data      1150021                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1150021                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 698283032764                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 698283032764                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 698283032764                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 698283032764                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data    228797970                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    228797970                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     87526775                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     87526775                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data      2033827                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      2033827                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data      1697639                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      1697639                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    316324745                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    316324745                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    316324745                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    316324745                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.188774                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.188774                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.075040                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.075040                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.361575                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.361575                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.503108                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.503108                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.157304                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.157304                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.157304                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.157304                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 14363.647144                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 14363.647144                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 11860.519259                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 11860.519259                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data  5123.263399                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  5123.263399                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  5491.840018                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5491.840018                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 14033.246172                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 14033.246172                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 14033.246172                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 14033.246172                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      8289141                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      1269285                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           580379                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets          34192                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    14.282290                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    37.122280                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks      5240930                       # number of writebacks
system.cpu2.dcache.writebacks::total          5240930                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data     32256094                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     32256094                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data      3219332                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      3219332                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data        74036                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total        74036                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data     35475426                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     35475426                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data     35475426                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     35475426                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data     10935124                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total     10935124                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data      3348645                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      3348645                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data       661346                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total       661346                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data       853651                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total       853651                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data     14283769                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     14283769                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data     14283769                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     14283769                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data           98                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total           98                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data       144959                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total       144959                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data       145057                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total       145057                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data 124046574748                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 124046574748                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data  30644438887                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  30644438887                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data   2369039271                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total   2369039271                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data   3409356408                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total   3409356408                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data      1019479                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1019479                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data 154691013635                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 154691013635                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data 154691013635                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 154691013635                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     16367000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     16367000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data  32422118487                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total  32422118487                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data  32438485487                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total  32438485487                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.047794                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.047794                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.038259                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.038259                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.325173                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.325173                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.502846                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.502846                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.045155                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.045155                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.045155                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.045155                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 11343.865396                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 11343.865396                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data  9151.295192                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  9151.295192                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data  3582.148030                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3582.148030                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  3993.852767                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  3993.852767                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 10829.845655                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 10829.845655                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 10829.845655                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 10829.845655                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 167010.204082                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 167010.204082                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 223664.060093                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223664.060093                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 223625.784947                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 223625.784947                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements          8195940                       # number of replacements
system.cpu2.icache.tags.tagsinuse          503.637256                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          137472062                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          8195940                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            16.773190                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   503.637256                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.983667                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.983667                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          277                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          234                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        300218292                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       300218292                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    137469633                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      137469633                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    137469633                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       137469633                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    137469633                       # number of overall hits
system.cpu2.icache.overall_hits::total      137469633                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst      8540455                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      8540455                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst      8540455                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       8540455                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst      8540455                       # number of overall misses
system.cpu2.icache.overall_misses::total      8540455                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst 110231437945                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total 110231437945                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst 110231437945                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total 110231437945                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst 110231437945                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total 110231437945                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    146010088                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    146010088                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    146010088                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    146010088                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    146010088                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    146010088                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.058492                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.058492                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.058492                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.058492                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.058492                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.058492                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 12906.974856                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 12906.974856                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 12906.974856                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 12906.974856                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 12906.974856                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 12906.974856                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          924                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               41                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    22.536585                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst       342338                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total       342338                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst       342338                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total       342338                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst       342338                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total       342338                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst      8198117                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total      8198117                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst      8198117                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total      8198117                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst      8198117                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      8198117                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst  95498148260                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  95498148260                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst  95498148260                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  95498148260                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst  95498148260                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  95498148260                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.056148                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.056148                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.056148                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.056148                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.056148                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.056148                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 11648.790602                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 11648.790602                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 11648.790602                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 11648.790602                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 11648.790602                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 11648.790602                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                   87391                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                   3811312                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                 1080209     41.98%     41.98% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                   1481      0.06%     42.04% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                  88871      3.45%     45.50% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                1402380     54.50%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total             2572941                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                  1080209     49.95%     49.95% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                    1481      0.07%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                   88871      4.11%     54.13% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                  992021     45.87%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total              2162582                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            1042388387500     73.77%     73.77% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              489686000      0.03%     73.80% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30            35655999500      2.52%     76.32% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31           334552535500     23.68%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        1413086608500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.707384                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.840510                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                        38    100.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    38                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                90650      2.85%      2.85% # number of callpals executed
system.cpu3.kern.callpal::swpctx               287160      9.04%     11.90% # number of callpals executed
system.cpu3.kern.callpal::tbi                       1      0.00%     11.90% # number of callpals executed
system.cpu3.kern.callpal::swpipl              2090367     65.82%     77.72% # number of callpals executed
system.cpu3.kern.callpal::rdps                  10746      0.34%     78.06% # number of callpals executed
system.cpu3.kern.callpal::rti                  392320     12.35%     90.41% # number of callpals executed
system.cpu3.kern.callpal::callsys              302063      9.51%     99.92% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.00%     99.92% # number of callpals executed
system.cpu3.kern.callpal::rdunique               2531      0.08%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total               3175839                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel           679480                       # number of protection mode switches
system.cpu3.kern.mode_switch::user             302720                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel             302720                      
system.cpu3.kern.mode_good::user               302720                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.445517                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.616412                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      1252320091000     87.81%     87.81% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        173786276500     12.19%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                  287160                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements         13952291                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          475.419609                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          386598086                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         13952291                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            27.708574                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   475.419609                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.928554                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.928554                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          470                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          425                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.917969                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       1838995673                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      1838995673                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data    264430198                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      264430198                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data    112552916                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     112552916                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data      1842974                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total      1842974                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data      1255560                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total      1255560                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data    376983114                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       376983114                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data    376983114                       # number of overall hits
system.cpu3.dcache.overall_hits::total      376983114                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data     64399615                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     64399615                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data      8652424                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      8652424                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data       941229                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total       941229                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data      1079402                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total      1079402                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data     73052039                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      73052039                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data     73052039                       # number of overall misses
system.cpu3.dcache.overall_misses::total     73052039                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data 929544184942                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 929544184942                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data  83199272460                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  83199272460                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data   4903446798                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total   4903446798                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data   5955550443                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total   5955550443                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data      2110034                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      2110034                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data 1012743457402                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 1012743457402                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data 1012743457402                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 1012743457402                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data    328829813                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    328829813                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data    121205340                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    121205340                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data      2784203                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total      2784203                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data      2334962                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total      2334962                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data    450035153                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    450035153                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data    450035153                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    450035153                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.195845                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.195845                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.071386                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.071386                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.338060                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.338060                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.462278                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.462278                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.162325                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.162325                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.162325                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.162325                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 14434.002205                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 14434.002205                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data  9615.718377                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  9615.718377                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data  5209.621461                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  5209.621461                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  5517.453593                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5517.453593                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 13863.315402                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 13863.315402                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 13863.315402                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 13863.315402                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     11004352                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2026450                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           753649                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets          50950                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    14.601429                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    39.773307                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks      7738441                       # number of writebacks
system.cpu3.dcache.writebacks::total          7738441                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data     48673314                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total     48673314                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data      4105879                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      4105879                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data        94707                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total        94707                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data     52779193                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     52779193                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data     52779193                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     52779193                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data     15726301                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total     15726301                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data      4546545                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      4546545                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data       846522                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total       846522                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data      1078821                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total      1078821                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data     20272846                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     20272846                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data     20272846                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     20272846                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data       180904                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total       180904                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data       180904                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total       180904                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data 182852507487                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 182852507487                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data  39190218844                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  39190218844                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data   3105945656                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total   3105945656                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data   4336441557                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total   4336441557                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data      1913466                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1913466                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data 222042726331                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 222042726331                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data 222042726331                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 222042726331                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data  40471090462                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total  40471090462                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data  40471090462                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total  40471090462                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.047825                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.047825                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.037511                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.037511                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.304045                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.304045                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.462029                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.462029                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.045047                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.045047                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.045047                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.045047                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 11627.178412                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 11627.178412                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data  8619.780260                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  8619.780260                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data  3669.066670                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3669.066670                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  4019.611740                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  4019.611740                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 10952.716078                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 10952.716078                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 10952.716078                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 10952.716078                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 223715.840788                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223715.840788                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 223715.840788                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 223715.840788                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements         10948264                       # number of replacements
system.cpu3.icache.tags.tagsinuse          500.019675                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          169487120                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs         10948264                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            15.480730                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   500.019675                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.976601                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.976601                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          500                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          313                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           70                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          117                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        399606587                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       399606587                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    182918600                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      182918600                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    182918600                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       182918600                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    182918600                       # number of overall hits
system.cpu3.icache.overall_hits::total      182918600                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst     11409049                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total     11409049                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst     11409049                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total      11409049                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst     11409049                       # number of overall misses
system.cpu3.icache.overall_misses::total     11409049                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst 146595368744                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total 146595368744                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst 146595368744                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total 146595368744                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst 146595368744                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total 146595368744                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    194327649                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    194327649                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    194327649                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    194327649                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    194327649                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    194327649                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.058710                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.058710                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.058710                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.058710                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.058710                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.058710                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 12849.043662                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 12849.043662                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 12849.043662                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 12849.043662                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 12849.043662                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 12849.043662                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           51                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets           24                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs     6.375000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets           24                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst       457760                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total       457760                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst       457760                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total       457760                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst       457760                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total       457760                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst     10951289                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total     10951289                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst     10951289                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total     10951289                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst     10951289                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total     10951289                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst 127063603909                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total 127063603909                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst 127063603909                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total 127063603909                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst 127063603909                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total 127063603909                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.056355                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.056355                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.056355                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.056355                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.056355                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.056355                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 11602.616268                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 11602.616268                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 11602.616268                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 11602.616268                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 11602.616268                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 11602.616268                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  10                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   110592                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         17                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  320                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 320                       # Transaction distribution
system.iobus.trans_dist::WriteReq              676207                       # Transaction distribution
system.iobus.trans_dist::WriteResp             674480                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp         1728                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio      1348540                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          563                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          432                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total      1349577                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         3478                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         3478                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                 1353055                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio      5394160                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          281                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          243                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total      5394824                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       110680                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       110680                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  5505504                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy           1348530000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                24000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy                9000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              353000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              351000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy             9982129                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy           675098000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             1750012                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                 1739                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1739                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                15651                       # Number of tag accesses
system.iocache.tags.data_accesses               15651                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           11                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               11                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide         1728                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total         1728                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           11                       # number of demand (read+write) misses
system.iocache.demand_misses::total                11                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           11                       # number of overall misses
system.iocache.overall_misses::total               11                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      1377982                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      1377982                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide    363066135                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total    363066135                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      1377982                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      1377982                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      1377982                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      1377982                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           11                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             11                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide         1728                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total         1728                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           11                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              11                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           11                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             11                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 125271.090909                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 125271.090909                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 210107.717014                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 210107.717014                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 125271.090909                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 125271.090909                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 125271.090909                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 125271.090909                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          2687                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                  379                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     7.089710                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1728                       # number of writebacks
system.iocache.writebacks::total                 1728                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           11                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide         1728                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total         1728                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           11                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           11                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide       788000                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       788000                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    273204141                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    273204141                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide       788000                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total       788000                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide       788000                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total       788000                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 71636.363636                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 71636.363636                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 158104.248264                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 158104.248264                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 71636.363636                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 71636.363636                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 71636.363636                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 71636.363636                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   1594027                       # number of replacements
system.l2.tags.tagsinuse                 16275.908135                       # Cycle average of tags in use
system.l2.tags.total_refs                    74364527                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1594027                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     46.651987                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     4588.079906                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       112.310140                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        37.872014                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         7.709462                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         1.034743                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        29.728709                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         9.773416                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst        54.273207                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         5.586784                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   303.459271                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   689.228733                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   181.261115                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   580.619009                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   265.215310                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   487.102027                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   482.949992                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data  8439.704298                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.280034                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.006855                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.002312                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000471                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000063                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.001814                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000597                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.003313                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000341                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.018522                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.042067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.011063                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.035438                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.016187                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.029730                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.029477                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.515119                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993403                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16173                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          535                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4975                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8294                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2274                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.987122                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1871028520                       # Number of tag accesses
system.l2.tags.data_accesses               1871028520                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst     10609629                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data     10782711                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst     10176919                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data     10346715                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst      8184253                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data      7831534                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst     10939476                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data     11627374                       # number of ReadReq hits
system.l2.ReadReq_hits::total                80498611                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks         27385284                       # number of Writeback hits
system.l2.Writeback_hits::total              27385284                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data       221808                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data       208247                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data       171942                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data       220747                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               822744                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data        52003                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data        53118                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data        42183                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data        53116                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total             200420                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data      1221569                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data      1202076                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data       912817                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data      1328295                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4664757                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst     10609629                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data     12004280                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst     10176919                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data     11548791                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst      8184253                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data      8744351                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst     10939476                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data     12955669                       # number of demand (read+write) hits
system.l2.demand_hits::total                 85163368                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst     10609629                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data     12004280                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst     10176919                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data     11548791                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst      8184253                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data      8744351                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst     10939476                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data     12955669                       # number of overall hits
system.l2.overall_hits::total                85163368                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst        15645                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data       360030                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst         8123                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data       340573                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst        11775                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data       268512                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst         8834                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data       403003                       # number of ReadReq misses
system.l2.ReadReq_misses::total               1416495                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data       303692                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data       293234                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data       240060                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data       316435                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total            1153421                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data        38320                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data        34093                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data        29393                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data        38142                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total           139948                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data        41924                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data        38852                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data        58547                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data        47948                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              187271                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst        15645                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data       401954                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         8123                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data       379425                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        11775                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       327059                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         8834                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data       450951                       # number of demand (read+write) misses
system.l2.demand_misses::total                1603766                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst        15645                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data       401954                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         8123                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data       379425                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        11775                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       327059                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         8834                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data       450951                       # number of overall misses
system.l2.overall_misses::total               1603766                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst   1305190250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data  30658241000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst    659241250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data  29018433750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst    969127250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data  22941343250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst    727776500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data  34271705750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    120551059000                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data    435162237                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data    400200896                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data    338044370                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data    420107250                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total   1593514753                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data     40031235                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data     38175792                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data     37627304                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data     32724463                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total    148558794                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data   3286509565                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data   2981619624                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data   4926788400                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data   3764362119                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14959279708                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst   1305190250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data  33944750565                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst    659241250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data  32000053374                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst    969127250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data  27868131650                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst    727776500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data  38036067869                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     135510338708                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst   1305190250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data  33944750565                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst    659241250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data  32000053374                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst    969127250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data  27868131650                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst    727776500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data  38036067869                       # number of overall miss cycles
system.l2.overall_miss_latency::total    135510338708                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst     10625274                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data     11142741                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst     10185042                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data     10687288                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst      8196028                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data      8100046                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst     10948310                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data     12030377                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            81915106                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks     27385284                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total          27385284                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data       525500                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data       501481                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data       412002                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data       537182                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total          1976165                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data        90323                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data        87211                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data        71576                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data        91258                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total         340368                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data      1263493                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data      1240928                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       971364                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data      1376243                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4852028                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst     10625274                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data     12406234                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst     10185042                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data     11928216                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst      8196028                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      9071410                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst     10948310                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data     13406620                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             86767134                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst     10625274                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data     12406234                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst     10185042                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data     11928216                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst      8196028                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      9071410                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst     10948310                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data     13406620                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            86767134                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.001472                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.032311                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.000798                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.031867                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.001437                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.033149                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.000807                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.033499                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.017292                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.577911                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.584736                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.582667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.589065                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.583666                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.424255                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.390925                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.410654                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.417958                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.411167                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.033181                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.031309                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.060273                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.034840                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.038596                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.001472                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.032399                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.000798                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.031809                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.001437                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.036054                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.000807                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.033636                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.018484                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.001472                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.032399                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.000798                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.031809                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.001437                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.036054                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.000807                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.033636                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.018484                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 83425.391499                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 85154.684332                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 81157.361812                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 85204.739513                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 82303.800425                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 85438.800687                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 82383.574825                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 85040.820416                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 85105.177922                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  1432.906487                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  1364.783402                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data  1408.166167                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  1327.625737                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1381.555176                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  1044.656446                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data  1119.754554                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data  1280.145069                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data   857.964003                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1061.528525                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 78392.080073                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 76743.015134                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 84150.996635                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 78509.262514                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79880.385687                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 83425.391499                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 84449.341380                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 81157.361812                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 84338.283914                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 82303.800425                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 85208.270220                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 82383.574825                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 84346.343326                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84495.081395                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 83425.391499                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 84449.341380                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 81157.361812                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 84338.283914                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 82303.800425                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 85208.270220                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 82383.574825                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 84346.343326                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84495.081395                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               555630                       # number of writebacks
system.l2.writebacks::total                    555630                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst         2862                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data         1442                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst         2939                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data          894                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst         1839                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data         1059                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst         2419                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data          999                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total              14453                       # number of ReadReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus2.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst         2862                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data         1442                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst         2939                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data          894                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst         1839                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data         1060                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst         2419                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data          999                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               14454                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst         2862                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data         1442                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst         2939                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data          894                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst         1839                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data         1060                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst         2419                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data          999                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              14454                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst        12783                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data       358588                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst         5184                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data       339679                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst         9936                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data       267453                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst         6415                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data       402004                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          1402042                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data       303692                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data       293234                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data       240060                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data       316435                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total       1153421                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data        38320                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data        34093                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data        29393                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data        38142                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total       139948                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data        41924                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data        38852                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data        58546                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data        47948                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         187270                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst        12783                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data       400512                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst         5184                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data       378531                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst         9936                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data       325999                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst         6415                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data       449952                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1589312                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst        12783                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data       400512                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst         5184                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data       378531                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst         9936                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data       325999                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst         6415                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data       449952                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1589312                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data          211                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data           98                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          309                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data       178471                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data       170145                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data       144959                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data       180904                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total       674479                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data       178682                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data       170145                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data       145057                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data       180904                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total       674788                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst    941047000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data  26104715250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst    380950750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data  24721095000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst    717223000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data  19542667000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst    471131500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data  29192312000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 102071141500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data   5394253737                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data   5211610783                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data   4267492878                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data   5619761950                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total  20493119348                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data    681788892                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data    606391741                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data    522437081                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data    678570127                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total   2489187841                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data   2763609935                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data   2497294376                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data   4200463600                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data   3167029881                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12628397792                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst    941047000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data  28868325185                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst    380950750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data  27218389376                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst    717223000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data  23743130600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst    471131500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data  32359341881                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 114699539292                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst    941047000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data  28868325185                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst    380950750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data  27218389376                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst    717223000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data  23743130600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst    471131500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data  32359341881                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 114699539292                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     44549500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     14995000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     59544500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data  37604017000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data  35849891500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data  30534686000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data  38116336500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total 142104931000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data  37648566500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data  35849891500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data  30549681000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data  38116336500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total 142164475500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.001203                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.032181                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000509                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.031783                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.001212                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.033019                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000586                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.033416                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.017116                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.577911                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.584736                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.582667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.589065                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.583666                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.424255                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.390925                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.410654                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.417958                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.411167                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.033181                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.031309                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.060272                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.034840                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.038596                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.001203                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.032283                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.000509                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.031734                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.001212                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.035937                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.000586                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.033562                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.018317                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.001203                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.032283                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.000509                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.031734                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.001212                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.035937                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.000586                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.033562                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.018317                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 73617.069545                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 72798.630322                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 73485.869985                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 72777.813759                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 72184.279388                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 73069.537451                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 73442.166797                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 72616.968985                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 72801.771630                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17762.251679                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 17772.873483                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 17776.776131                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 17759.609240                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17767.250074                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17791.985699                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 17786.400170                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 17774.200694                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 17790.627838                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 17786.519572                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 65919.519488                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 64277.112530                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 71746.380624                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 66051.344811                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67434.174144                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 73617.069545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 72078.552415                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 73485.869985                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 71905.311259                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 72184.279388                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 72831.912368                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 73442.166797                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 71917.319805                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72169.303002                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 73617.069545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 72078.552415                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 73485.869985                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 71905.311259                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 72184.279388                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 72831.912368                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 73442.166797                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 71917.319805                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72169.303002                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 211135.071090                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 153010.204082                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 192700.647249                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210700.993439                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 210701.998296                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 210643.602674                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 210699.246562                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210688.443969                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 210701.506027                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 210701.998296                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 210604.665752                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 210699.246562                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210680.206969                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq             1402361                       # Transaction distribution
system.membus.trans_dist::ReadResp            1402264                       # Transaction distribution
system.membus.trans_dist::WriteReq             674479                       # Transaction distribution
system.membus.trans_dist::WriteResp            674480                       # Transaction distribution
system.membus.trans_dist::Writeback            557358                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq         1728                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp         1728                       # Transaction distribution
system.membus.trans_dist::UpgradeReq          9244445                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq        3876819                       # Transaction distribution
system.membus.trans_dist::UpgradeResp         1300450                       # Transaction distribution
system.membus.trans_dist::ReadExReq            203794                       # Transaction distribution
system.membus.trans_dist::ReadExResp           180190                       # Transaction distribution
system.membus.trans_dist::BadAddressError           96                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         5195                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         5195                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave      1349577                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     18165213                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio          192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     19514982                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19520177                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       221184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       221184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave      5394824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    136816640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    142211464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               142432648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                         11844433                       # Total snoops (count)
system.membus.snoop_fanout::samples          15960987                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                15960987    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            15960987                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1483101986                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          6446565219                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              129000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1794988                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        11716898007                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups      298224186                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted    247909331                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      5767261                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups    175426608                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits      107648500                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    61.363838                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS       18002601                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect       582123                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits           321211942                       # DTB read hits
system.switch_cpus0.dtb.read_misses           6949740                       # DTB read misses
system.switch_cpus0.dtb.read_acv                  690                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses       137408430                       # DTB read accesses
system.switch_cpus0.dtb.write_hits          125275222                       # DTB write hits
system.switch_cpus0.dtb.write_misses            49744                       # DTB write misses
system.switch_cpus0.dtb.write_acv                 409                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses       16335679                       # DTB write accesses
system.switch_cpus0.dtb.data_hits           446487164                       # DTB hits
system.switch_cpus0.dtb.data_misses           6999484                       # DTB misses
system.switch_cpus0.dtb.data_acv                 1099                       # DTB access violations
system.switch_cpus0.dtb.data_accesses       153744109                       # DTB accesses
system.switch_cpus0.itb.fetch_hits           71365736                       # ITB hits
system.switch_cpus0.itb.fetch_misses             1593                       # ITB misses
system.switch_cpus0.itb.fetch_acv              115362                       # ITB acv
system.switch_cpus0.itb.fetch_accesses       71367329                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              1254189184                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles    421275427                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts            1740811861                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches          298224186                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches    125651101                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles            797520761                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       20366010                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles                29                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles      1736213                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles      5436880                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles      2156298                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           24                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines        191456632                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      3341762                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples   1238308637                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.405798                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.723588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       922166002     74.47%     74.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1        18398380      1.49%     75.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        45563959      3.68%     79.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3        21937309      1.77%     81.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4        37121163      3.00%     84.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5        27390840      2.21%     86.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6        18266019      1.48%     88.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         9281050      0.75%     88.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8       138183915     11.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total   1238308637                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.237782                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.387998                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       314585851                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles    649386052                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles        231846104                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles     33130516                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9360114                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved     16832211                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred       823972                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts    1538707007                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts      1278367                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9360114                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       334788115                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       53553838                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles    468735161                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles        244824026                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles    127047383                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts    1483725786                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        83069                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      18403616                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      73467881                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       3717996                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands   1105716027                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups   1982883569                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups   1637327199                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups    344884462                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps    974492573                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       131223505                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts     35204856                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts      3220892                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts        246440958                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads    335992285                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores    132362355                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads     24860283                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     10995598                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded        1395018868                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded     29755015                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued       1352044267                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued      1707504                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined    170643394                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    107394373                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved     19265590                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples   1238308637                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.091848                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.761607                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    746181356     60.26%     60.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1    167305857     13.51%     73.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2    103877493      8.39%     82.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     67837300      5.48%     87.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     65196714      5.26%     92.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     45287160      3.66%     96.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     21740400      1.76%     98.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     11252388      0.91%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      9629969      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total   1238308637                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1966716      3.79%      3.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      3.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      3.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd      4200245      8.09%     11.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp           88      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult     10785291     20.77%     32.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv           16      0.00%     32.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     32.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     32.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     32.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     32.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     32.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     32.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     32.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     32.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     32.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     32.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     32.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     32.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     32.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     32.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     32.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     32.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     32.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     32.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     32.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     32.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      23792169     45.83%     78.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite     11173663     21.52%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass        50680      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    717583867     53.07%     53.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2120765      0.16%     53.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     53.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     99012129      7.32%     60.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp      1442308      0.11%     60.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt        76444      0.01%     60.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult     46614854      3.45%     64.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv        32676      0.00%     64.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     64.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     64.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     64.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     64.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     64.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     64.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     64.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     64.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     64.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     64.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     64.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     64.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    336008106     24.85%     88.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite    127783842      9.45%     98.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess     21318596      1.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total    1352044267                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.078023                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt           51918188                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.038400                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads   3419903241                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes   1259267172                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses   1058821671                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads    576119622                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes    336386799                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    268507841                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses    1104085087                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses      299826688                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads     13537182                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads     38824424                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses        63273                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation       271715                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores     15632848                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         1021                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked      1891418                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9360114                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       37618487                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles     12982624                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts   1461057482                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      2149780                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts    335992285                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts    132362355                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts     24919100                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        678167                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents     11982126                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents       271715                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      3858565                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      5578592                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      9437157                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts   1341181852                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts    329636593                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts     10862415                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop             36283599                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs           455962891                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches       168150059                       # Number of branches executed
system.switch_cpus0.iew.exec_stores         126326298                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.069362                       # Inst execution rate
system.switch_cpus0.iew.wb_sent            1335866932                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count           1327329512                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers        751170928                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers       1007958311                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.058317                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.745240                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts    166570528                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls     10489430                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      8522236                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples   1211113941                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.060282                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.162448                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    826595080     68.25%     68.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1    142693540     11.78%     80.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     70582934      5.83%     85.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     40393587      3.34%     89.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4     22988100      1.90%     91.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5     12382929      1.02%     92.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6     13745934      1.13%     93.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7     11114680      0.92%     94.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8     70617157      5.83%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total   1211113941                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts   1284122834                       # Number of instructions committed
system.switch_cpus0.commit.committedOps    1284122834                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs             413897393                       # Number of memory references committed
system.switch_cpus0.commit.loads            297167882                       # Number of loads committed
system.switch_cpus0.commit.membars            3984872                       # Number of memory barriers committed
system.switch_cpus0.commit.branches         159298867                       # Number of branches committed
system.switch_cpus0.commit.fp_insts         259461195                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts       1087303673                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls     15301743                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass     30042955      2.34%      2.34% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu    666561801     51.91%     54.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult      1983623      0.15%     54.40% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     54.40% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd     97925353      7.63%     62.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp      1438840      0.11%     62.14% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt        76404      0.01%     62.15% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult     46402521      3.61%     65.76% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv        32647      0.00%     65.76% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead    301152754     23.45%     89.21% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite    117187358      9.13%     98.34% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess     21318578      1.66%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total   1284122834                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events     70617157                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads          2583413104                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         2928443255                       # The number of ROB writes
system.switch_cpus0.timesIdled                4076640                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               15880547                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles          1571856439                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts         1254130559                       # Number of Instructions Simulated
system.switch_cpus0.committedOps           1254130559                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      1.000047                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.000047                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.999953                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.999953                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads      1549606966                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      773894092                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads        301688308                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       256309203                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads      430863622                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes      17875453                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups      228685377                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted    179625158                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      5515156                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups    134613080                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits      108651755                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    80.714114                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS       17554053                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect       571595                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits           313483582                       # DTB read hits
system.switch_cpus1.dtb.read_misses           6636031                       # DTB read misses
system.switch_cpus1.dtb.read_acv                  569                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses       131594459                       # DTB read accesses
system.switch_cpus1.dtb.write_hits          122484937                       # DTB write hits
system.switch_cpus1.dtb.write_misses            47725                       # DTB write misses
system.switch_cpus1.dtb.write_acv                 328                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       15515277                       # DTB write accesses
system.switch_cpus1.dtb.data_hits           435968519                       # DTB hits
system.switch_cpus1.dtb.data_misses           6683756                       # DTB misses
system.switch_cpus1.dtb.data_acv                  897                       # DTB access violations
system.switch_cpus1.dtb.data_accesses       147109736                       # DTB accesses
system.switch_cpus1.itb.fetch_hits           61250885                       # ITB hits
system.switch_cpus1.itb.fetch_misses          2079401                       # ITB misses
system.switch_cpus1.itb.fetch_acv              109548                       # ITB acv
system.switch_cpus1.itb.fetch_accesses       63330286                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              1215428323                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles    399122723                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts            1606650217                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches          228685377                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches    126205808                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles            628467745                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       19630016                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles             32635                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles      1685263                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles    158749699                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles      2205096                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.CacheLines        178604842                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2912885                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes            100                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples   1200078169                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.338788                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.651763                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       902141530     75.17%     75.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1        17888796      1.49%     76.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        45379447      3.78%     80.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3        21513619      1.79%     82.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4        36242218      3.02%     85.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5        26948968      2.25%     87.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6        17421865      1.45%     88.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7        11117040      0.93%     89.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8       121424686     10.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total   1200078169                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.188152                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.321880                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       309189008                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles    623814130                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles        227375440                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles     30698100                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9001491                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved     16403584                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred       814109                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts    1488101686                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts      1207091                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9001491                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       328413642                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles       50939775                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles    450021947                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles        238911836                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles    122789478                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts    1444158438                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        89168                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      17810142                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      70470611                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       4056158                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands   1075252511                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups   1930904101                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups   1599729928                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups    330521238                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps    949393299                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       125859212                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts     32957279                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts      3051765                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts        230208062                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads    327637310                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores    129226670                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads     24167906                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     10409342                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded        1359452453                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded     27716128                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued       1318047209                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued      1734293                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined    163133037                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    103558978                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved     17441319                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples   1200078169                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.098301                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.765190                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    721013047     60.08%     60.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1    161836000     13.49%     73.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2    101873697      8.49%     82.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     66111327      5.51%     87.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     63282550      5.27%     92.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     44402840      3.70%     96.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     21256887      1.77%     98.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     10970456      0.91%     99.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      9331365      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total   1200078169                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1967559      3.88%      3.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      3.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      3.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd      4025347      7.93%     11.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp           14      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult     10292803     20.28%     32.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     32.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     32.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     32.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     32.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     32.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     32.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     32.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     32.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     32.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     32.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     32.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     32.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     32.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     32.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     32.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     32.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     32.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     32.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     32.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     32.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     32.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      23342924     46.00%     78.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite     11118186     21.91%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass        41885      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    701355158     53.21%     53.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2102543      0.16%     53.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     53.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     94901998      7.20%     60.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp      1374113      0.10%     60.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt        63259      0.00%     60.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult     44648023      3.39%     64.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv        21072      0.00%     64.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     64.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     64.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     64.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     64.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     64.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     64.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     64.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     64.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     64.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     64.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     64.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     64.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    327809810     24.87%     88.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite    124934513      9.48%     98.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess     20794835      1.58%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total    1318047209                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.084430                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt           50746833                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.038502                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads   3336174617                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes   1228084900                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses   1037762433                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads    552479096                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes    322436540                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    257535564                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses    1081206258                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses      287545899                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads     13367373                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads     37283110                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses        55501                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation       255626                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores     14965477                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked      1765031                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9001491                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles       35369195                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles     12712015                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts   1422085697                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      2048514                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts    327637310                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts    129226670                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts     23014437                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        671639                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents     11737285                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents       255626                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      3659676                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      5449577                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      9109253                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts   1308551699                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts    321556361                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      9495510                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop             34917116                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs           445063047                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches       165703331                       # Number of branches executed
system.switch_cpus1.iew.exec_stores         123506686                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.076618                       # Inst execution rate
system.switch_cpus1.iew.wb_sent            1303479424                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count           1295297997                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers        730762789                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        982060907                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.065713                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.744111                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts    159339192                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls     10274809                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      8200966                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples   1174853017                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.066327                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.164267                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    799165176     68.02%     68.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1    138766889     11.81%     79.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     69898368      5.95%     85.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     39430888      3.36%     89.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     22677641      1.93%     91.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5     12180677      1.04%     92.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6     13399377      1.14%     93.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7     10760590      0.92%     94.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8     68573411      5.84%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total   1174853017                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts   1252777918                       # Number of instructions committed
system.switch_cpus1.commit.committedOps    1252777918                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs             404615393                       # Number of memory references committed
system.switch_cpus1.commit.loads            290354200                       # Number of loads committed
system.switch_cpus1.commit.membars            3902849                       # Number of memory barriers committed
system.switch_cpus1.commit.branches         156982032                       # Number of branches committed
system.switch_cpus1.commit.fp_insts         248879504                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts       1063787501                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls     14981767                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass     28784258      2.30%      2.30% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu    652518027     52.09%     54.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult      1963674      0.16%     54.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     54.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd     93848772      7.49%     62.03% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp      1371730      0.11%     62.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt        63226      0.01%     62.15% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult     44442996      3.55%     65.69% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv        21049      0.00%     65.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     65.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     65.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     65.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     65.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     65.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     65.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     65.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     65.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     65.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     65.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     65.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     65.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     65.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     65.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     65.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     65.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     65.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     65.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     65.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead    294257049     23.49%     89.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite    114712326      9.16%     98.34% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess     20794811      1.66%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total   1252777918                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events     68573411                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads          2510951234                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         2849321052                       # The number of ROB writes
system.switch_cpus1.timesIdled                3925760                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               15350154                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles          1610742534                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts         1224035544                       # Number of Instructions Simulated
system.switch_cpus1.committedOps           1224035544                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.992968                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.992968                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.007082                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.007082                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads      1516212421                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      757929474                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads        289245039                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       245676790                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads      414469982                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes      17452266                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups      226025602                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted    186670372                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      4456368                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups    132599999                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       83785854                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    63.186919                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS       14090321                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect       452695                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits           242286603                       # DTB read hits
system.switch_cpus2.dtb.read_misses           5020131                       # DTB read misses
system.switch_cpus2.dtb.read_acv                  420                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses       101495164                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           96255718                       # DTB write hits
system.switch_cpus2.dtb.write_misses            37635                       # DTB write misses
system.switch_cpus2.dtb.write_acv                 253                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       13361815                       # DTB write accesses
system.switch_cpus2.dtb.data_hits           338542321                       # DTB hits
system.switch_cpus2.dtb.data_misses           5057766                       # DTB misses
system.switch_cpus2.dtb.data_acv                  673                       # DTB access violations
system.switch_cpus2.dtb.data_accesses       114856979                       # DTB accesses
system.switch_cpus2.itb.fetch_hits           53999078                       # ITB hits
system.switch_cpus2.itb.fetch_misses             3085                       # ITB misses
system.switch_cpus2.itb.fetch_acv               77339                       # ITB acv
system.switch_cpus2.itb.fetch_accesses       54002163                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               954621799                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles    321977827                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts            1314981516                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches          226025602                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     97876175                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles            605648468                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       15555854                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles                 1                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles      1421976                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles      3610407                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles      1805517                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines        146010089                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2886955                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    942242138                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.395588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.708637                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       701599861     74.46%     74.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1        14375544      1.53%     75.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2        35172262      3.73%     79.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3        17162067      1.82%     81.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4        28582144      3.03%     84.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5        21164098      2.25%     86.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6        13612044      1.44%     88.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         7639027      0.81%     89.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8       102935091     10.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    942242138                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.236770                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.377490                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       241052511                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles    491981714                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles        177454240                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles     24604594                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       7149079                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved     13071215                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred       629186                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts    1164958153                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts      1005568                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       7149079                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       256196710                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles       40734600                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles    355693035                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles        186974848                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles     95493866                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts    1124134363                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        80515                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      13665966                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      54573741                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       3668322                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands    834944081                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups   1500383518                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups   1250722732                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups    249153443                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps    736118799                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        98825281                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts     26416014                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts      2429297                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts        182841590                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads    253414090                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores    101858443                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads     19621430                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      8692370                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded        1056365560                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded     22285567                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued       1024403061                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued      1411793                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined    128462119                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     79528010                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved     14324326                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    942242138                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.087197                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.753511                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    568043496     60.29%     60.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1    127305959     13.51%     73.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     79704462      8.46%     82.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     51288563      5.44%     87.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     49712565      5.28%     92.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     34515593      3.66%     96.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     16307159      1.73%     98.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      8363418      0.89%     99.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      7000923      0.74%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    942242138                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1558998      4.04%      4.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             2      0.00%      4.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      4.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd      3033468      7.85%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp           16      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult      7754876     20.08%     31.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            3      0.00%     31.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     31.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     31.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     31.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     31.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     31.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     31.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     31.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     31.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     31.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     31.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     31.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     31.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     31.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     31.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     31.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     31.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     31.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     31.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     31.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     31.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead      17671298     45.75%     77.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite      8605415     22.28%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass        31822      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    548662804     53.56%     53.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1720876      0.17%     53.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     53.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     71520538      6.98%     60.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp      1032187      0.10%     60.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt        48923      0.00%     60.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult     33853322      3.30%     64.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv        20129      0.00%     64.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     64.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     64.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     64.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     64.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     64.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     64.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     64.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     64.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     64.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     64.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     64.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     64.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead    253335957     24.73%     88.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     98207622      9.59%     98.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess     15968881      1.56%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total    1024403061                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.073098                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt           38624076                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.037704                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads   2612702868                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    964504844                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    810673194                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads    418381261                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes    242792268                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    195247679                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     845300728                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses      217694587                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads     11292321                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads     28829689                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses        43212                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation       214783                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores     12206296                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         1464                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked      1363851                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       7149079                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles       27804949                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles     10446794                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts   1106380411                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1539302                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts    253414090                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts    101858443                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts     18632779                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        486643                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents      9737149                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents       214783                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      2954587                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      4254404                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      7208991                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts   1015957059                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts    248432838                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      8446002                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop             27729284                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs           345498868                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches       129096391                       # Number of branches executed
system.switch_cpus2.iew.exec_stores          97066030                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.064251                       # Inst execution rate
system.switch_cpus2.iew.wb_sent            1012114694                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count           1005920873                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers        565266851                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        757587843                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.053738                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.746140                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts    125283442                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls      7961241                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      6514448                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    921704425                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.056057                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.153804                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    629169560     68.26%     68.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1    108057036     11.72%     79.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     54633107      5.93%     85.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3     30942132      3.36%     89.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4     17571031      1.91%     91.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      9549794      1.04%     92.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6     10294047      1.12%     93.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      8476151      0.92%     94.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8     53011567      5.75%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    921704425                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    973372615                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     973372615                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs             314236549                       # Number of memory references committed
system.switch_cpus2.commit.loads            224584402                       # Number of loads committed
system.switch_cpus2.commit.membars            3038148                       # Number of memory barriers committed
system.switch_cpus2.commit.branches         122351594                       # Number of branches committed
system.switch_cpus2.commit.fp_insts         189009750                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        828695479                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls     11988334                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass     23215426      2.39%      2.39% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu    509313057     52.32%     54.71% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult      1612756      0.17%     54.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     54.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd     70836767      7.28%     62.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp      1031022      0.11%     62.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt        48897      0.01%     62.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult     33710741      3.46%     65.73% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv        20082      0.00%     65.73% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     65.73% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     65.73% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     65.73% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     65.73% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     65.73% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     65.73% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     65.73% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     65.73% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     65.73% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     65.73% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     65.73% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     65.73% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     65.73% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     65.73% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     65.73% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     65.73% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     65.73% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     65.73% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     65.73% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.73% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.73% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead    227622550     23.38%     89.11% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite     89992447      9.25%     98.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess     15968870      1.64%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total    973372615                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events     53011567                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads          1961529376                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes         2217740969                       # The number of ROB writes
system.switch_cpus2.timesIdled                3169847                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               12379661                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles          1872669480                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts          950189008                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            950189008                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      1.004665                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.004665                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.995356                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.995356                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads      1182148192                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      592807067                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads        218787696                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       185644682                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads      319309157                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes      13474015                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups      239302978                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted    186098771                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      6003024                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups    140898735                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits      117691685                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    83.529270                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS       18985236                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect       601633                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits           346543132                       # DTB read hits
system.switch_cpus3.dtb.read_misses           7624385                       # DTB read misses
system.switch_cpus3.dtb.read_acv                  632                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses       151278765                       # DTB read accesses
system.switch_cpus3.dtb.write_hits          133051208                       # DTB write hits
system.switch_cpus3.dtb.write_misses            53832                       # DTB write misses
system.switch_cpus3.dtb.write_acv                 366                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses       18218723                       # DTB write accesses
system.switch_cpus3.dtb.data_hits           479594340                       # DTB hits
system.switch_cpus3.dtb.data_misses           7678217                       # DTB misses
system.switch_cpus3.dtb.data_acv                  998                       # DTB access violations
system.switch_cpus3.dtb.data_accesses       169497488                       # DTB accesses
system.switch_cpus3.itb.fetch_hits           68370801                       # ITB hits
system.switch_cpus3.itb.fetch_misses          2332630                       # ITB misses
system.switch_cpus3.itb.fetch_acv              128429                       # ITB acv
system.switch_cpus3.itb.fetch_accesses       70703431                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              1329188761                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles    431310740                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts            1753700647                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches          239302978                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches    136676921                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles            689814538                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       21423948                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles             75553                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles      1748051                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles    176722025                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles      2119251                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines        194327649                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      3106601                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes            152                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples   1312502145                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.336151                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.652120                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       987947290     75.27%     75.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1        19237611      1.47%     76.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2        49747790      3.79%     80.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3        23045937      1.76%     82.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4        39266008      2.99%     85.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5        28943491      2.21%     87.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6        19191634      1.46%     88.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7        12080718      0.92%     89.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8       133041666     10.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total   1312502145                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.180037                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.319377                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       337062080                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles    683877334                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles        248023527                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles     33706516                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       9832688                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved     17864670                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred       880467                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts    1629290790                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts      1342070                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       9832688                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       358377798                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles       56497146                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles    489561143                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles        260482934                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles    137750436                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts    1585445681                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        94707                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      19941530                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      80003854                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents       4437390                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands   1182863297                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups   2119161314                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups   1738902837                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups    379544199                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps   1045530320                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       137332977                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts     35355655                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts      3380308                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts        253104828                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads    362086918                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores    140406037                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads     26096796                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores     11452356                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded        1492272200                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded     29551291                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued       1446532791                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued      1784066                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined    177235384                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    114995232                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved     18482401                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples   1312502145                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.102118                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.769566                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    788160174     60.05%     60.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1    176001921     13.41%     73.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2    111706819      8.51%     81.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     72784687      5.55%     87.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     69301775      5.28%     92.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     48692518      3.71%     96.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     23288021      1.77%     98.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     12164485      0.93%     99.21% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     10401745      0.79%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total   1312502145                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        2049915      3.67%      3.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      3.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      3.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd      4604417      8.24%     11.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp           14      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult     11873150     21.26%     33.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     33.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     33.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     33.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     33.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     33.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     33.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     33.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     33.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     33.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     33.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     33.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     33.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     33.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     33.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     33.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     33.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     33.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     33.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     33.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     33.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     33.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead      25374174     45.43%     78.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite     11949359     21.40%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass        69730      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    761265609     52.63%     52.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2287134      0.16%     52.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     52.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd    109005141      7.54%     60.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp      1569979      0.11%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt       105088      0.01%     60.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult     51383670      3.55%     63.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv        48284      0.00%     64.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     64.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     64.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     64.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     64.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     64.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     64.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     64.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     64.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     64.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     64.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     64.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     64.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    362375297     25.05%     89.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite    135669167      9.38%     98.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess     22753692      1.57%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total    1446532791                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.088282                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt           55851029                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.038610                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads   3630415734                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes   1329269782                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses   1127062030                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads    632787088                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes    370023555                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    294865948                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses    1173060900                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses      329253190                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads     14429410                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads     41639641                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses        60527                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation       272809                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores     16291846                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads           60                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked      2147967                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       9832688                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles       38820247                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles     14547014                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts   1561771669                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      2304030                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts    362086918                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts    140406037                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts     24477676                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        712220                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents     13480392                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents       272809                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      4018454                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      5900478                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      9918932                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts   1437048878                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts    355717317                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      9483913                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop             39948178                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs           489865212                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches       180178620                       # Number of branches executed
system.switch_cpus3.iew.exec_stores         134147895                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.081147                       # Inst execution rate
system.switch_cpus3.iew.wb_sent            1431231641                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count           1421927978                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers        808137041                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers       1082906713                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.069771                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.746267                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts    173181979                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls     11068890                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      8935050                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples   1285618531                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.071495                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.173496                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    874550779     68.03%     68.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1    151232654     11.76%     79.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     76603328      5.96%     85.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3     42469372      3.30%     89.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4     24879651      1.94%     90.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5     13126653      1.02%     92.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6     14802909      1.15%     93.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7     11908460      0.93%     94.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8     76044725      5.92%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total   1285618531                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts   1377533769                       # Number of instructions committed
system.switch_cpus3.commit.committedOps    1377533769                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs             444561468                       # Number of memory references committed
system.switch_cpus3.commit.loads            320447277                       # Number of loads committed
system.switch_cpus3.commit.membars            4196451                       # Number of memory barriers committed
system.switch_cpus3.commit.branches         170806765                       # Number of branches committed
system.switch_cpus3.commit.fp_insts         284721911                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts       1161790089                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls     16165639                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass     33015390      2.40%      2.40% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu    709772371     51.52%     53.92% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult      2131002      0.15%     54.08% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     54.08% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd    107761498      7.82%     61.90% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp      1567265      0.11%     62.01% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt       105048      0.01%     62.02% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult     51132412      3.71%     65.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv        48251      0.00%     65.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     65.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     65.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     65.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     65.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     65.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     65.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     65.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     65.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     65.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     65.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     65.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     65.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     65.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     65.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     65.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     65.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     65.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     65.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     65.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead    324643728     23.57%     89.30% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite    124603133      9.05%     98.35% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess     22753671      1.65%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total   1377533769                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events     76044725                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads          2751866596                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes         3128174271                       # The number of ROB writes
system.switch_cpus3.timesIdled                4225760                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               16686616                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles          1496984456                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts         1344588107                       # Number of Instructions Simulated
system.switch_cpus3.committedOps           1344588107                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.988547                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.988547                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.011586                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.011586                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads      1651464052                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      822459183                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads        331802394                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       281964457                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads      470393783                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes      18965755                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq           98765767                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          98765655                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            4                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq            674479                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp           674480                       # Transaction distribution
system.tol2bus.trans_dist::Writeback         27385284                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq         1731                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq        10060108                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq       4077239                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp       14137347                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          463                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          463                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6510677                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6510677                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError           96                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     21253198                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     41923028                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     20372742                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     40170489                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side     16394144                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     30885178                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side     21899599                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     44334083                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             237232461                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    680017536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1268490444                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    651842688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1213711240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    524545728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    917135668                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side    700691840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side   1354708224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7311143368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        30332009                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples        147475748                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            7.000012                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.003437                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7              147474006    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   1742      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          147475748                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       101466228070                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       15985034926                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       28127677467                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy       15321277864                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       26990463470                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy       12331992739                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       20932149401                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy       16470996591                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       29664481424                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.1                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001023                       # Number of seconds simulated
sim_ticks                                  1022738500                       # Number of ticks simulated
final_tick                               3690125197500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                             1297410698                       # Simulator instruction rate (inst/s)
host_op_rate                               1297407990                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              271126435                       # Simulator tick rate (ticks/s)
host_mem_usage                                 762284                       # Number of bytes of host memory used
host_seconds                                     3.77                       # Real time elapsed on the host
sim_insts                                  4894050722                       # Number of instructions simulated
sim_ops                                    4894050722                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst        71936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       514304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data         2752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       129216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       183936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        17920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        99648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1021248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        71936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       129216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        17920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        220608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       564928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          564928                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         1124                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         8036                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data           43                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         2019                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data         2874                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          280                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         1557                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               15957                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          8827                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               8827                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     70336650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    502869502                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      1501850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data      2690815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst    126343146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    179846559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     17521585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     97432530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             998542638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     70336650                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      1501850                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst    126343146                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     17521585                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        215703232                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       552367981                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            552367981                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       552367981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     70336650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    502869502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      1501850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data      2690815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst    126343146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    179846559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     17521585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     97432530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1550910619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       15956                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       8827                       # Number of write requests accepted
system.mem_ctrls.readBursts                     15956                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     8827                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1020800                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  564288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1021184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               564928                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          100                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              552                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1020933000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 15956                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 8827                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2511                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         7412                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    214.087426                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   134.606084                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   253.218398                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3578     48.27%     48.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1865     25.16%     73.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          736      9.93%     83.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          334      4.51%     87.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          246      3.32%     91.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          114      1.54%     92.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           92      1.24%     93.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           32      0.43%     94.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          415      5.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         7412                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          541                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.476895                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.385942                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     18.594551                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7               1      0.18%      0.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             34      6.28%      6.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           183     33.83%     40.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           160     29.57%     69.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            78     14.42%     84.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            40      7.39%     91.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            24      4.44%     96.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             7      1.29%     97.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             2      0.37%     97.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             4      0.74%     98.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      0.18%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.18%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            2      0.37%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.18%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            2      0.37%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            1      0.18%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           541                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          541                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.297597                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.279554                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.799406                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              469     86.69%     86.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.74%     87.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               52      9.61%     97.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               12      2.22%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.55%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           541                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    316516251                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               615578751                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   79750000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19844.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38594.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       998.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       551.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    998.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    552.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.79                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.76                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    12681                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4687                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.10                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      41194.89                       # Average gap between requests
system.mem_ctrls.pageHitRate                    70.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               3251435040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1774096500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              5602646400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1850577840                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          93326862720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         231560071515                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         654199472250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           991565162265                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            693.950301                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     74927000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      34320000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     918538000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               3720570840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2030073375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              6261247200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             2096318880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          93326862720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         271500326055                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         619164161250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           998099560320                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            698.523422                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     75329000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      34320000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     915987250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      1520                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     393     48.82%     48.82% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      2      0.25%     49.07% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.12%     49.19% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.12%     49.32% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    408     50.68%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 805                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      391     49.81%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       2      0.25%     50.06% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.13%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.13%     50.32% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     390     49.68%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  785                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              1530480500     93.05%     93.05% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                1234500      0.08%     93.13% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                 310000      0.02%     93.15% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 396000      0.02%     93.17% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              112328500      6.83%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          1644749500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.994911                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.955882                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.975155                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    12                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    3      0.34%      0.34% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   53      6.01%      6.35% # number of callpals executed
system.cpu0.kern.callpal::tbi                       1      0.11%      6.46% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  698     79.14%     85.60% # number of callpals executed
system.cpu0.kern.callpal::rdps                      5      0.57%     86.17% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.11%     86.28% # number of callpals executed
system.cpu0.kern.callpal::rti                     103     11.68%     97.96% # number of callpals executed
system.cpu0.kern.callpal::callsys                  15      1.70%     99.66% # number of callpals executed
system.cpu0.kern.callpal::imb                       3      0.34%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   882                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              155                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 96                      
system.cpu0.kern.mode_good::user                   97                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.619355                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.765873                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel        1798758500     90.90%     90.90% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user           180082500      9.10%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements            12220                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          456.542076                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             202397                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            12732                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.896717                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   456.542076                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.891684                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.891684                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          279                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          178                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           832937                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          832937                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        93408                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          93408                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        41227                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         41227                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1480                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1480                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1387                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1387                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       134635                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          134635                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       134635                       # number of overall hits
system.cpu0.dcache.overall_hits::total         134635                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        17011                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        17011                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        50255                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        50255                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          280                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          280                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           64                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           64                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        67266                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         67266                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        67266                       # number of overall misses
system.cpu0.dcache.overall_misses::total        67266                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    938080479                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    938080479                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   3210653391                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   3210653391                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data      8260999                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8260999                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data       396003                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       396003                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4148733870                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4148733870                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4148733870                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4148733870                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       110419                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       110419                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        91482                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        91482                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1760                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1760                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1451                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1451                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       201901                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       201901                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       201901                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       201901                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.154059                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.154059                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.549343                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.549343                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.159091                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.159091                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.044108                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.044108                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.333163                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.333163                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.333163                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.333163                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 55145.522250                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 55145.522250                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 63887.242881                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 63887.242881                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 29503.567857                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 29503.567857                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  6187.546875                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6187.546875                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 61676.535991                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 61676.535991                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 61676.535991                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 61676.535991                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       244452                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1540                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             4754                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             25                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.420278                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    61.600000                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7983                       # number of writebacks
system.cpu0.dcache.writebacks::total             7983                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11452                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11452                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data        43381                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        43381                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data          121                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          121                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        54833                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        54833                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        54833                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        54833                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5559                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5559                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data         6874                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         6874                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data          159                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          159                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data           63                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           63                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        12433                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        12433                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        12433                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        12433                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data          282                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          282                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data          105                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          105                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data          387                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          387                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    279536254                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    279536254                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data    488978939                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    488978939                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      3250501                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      3250501                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data       301497                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       301497                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    768515193                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    768515193                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    768515193                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    768515193                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     63463502                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     63463502                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     23480500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     23480500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data     86944002                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     86944002                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.050345                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.050345                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.075140                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.075140                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.090341                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.090341                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.043418                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.043418                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.061580                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.061580                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.061580                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.061580                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 50285.348804                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 50285.348804                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 71134.556154                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 71134.556154                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 20443.402516                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20443.402516                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  4785.666667                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4785.666667                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 61812.530604                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 61812.530604                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 61812.530604                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 61812.530604                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 225047.879433                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 225047.879433                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 223623.809524                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223623.809524                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224661.503876                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224661.503876                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             6015                       # number of replacements
system.cpu0.icache.tags.tagsinuse          508.032879                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           14916223                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             6527                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          2285.310709                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   508.032879                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.992252                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.992252                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          430                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           231010                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          231010                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       105547                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         105547                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       105547                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          105547                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       105547                       # number of overall hits
system.cpu0.icache.overall_hits::total         105547                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         6944                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         6944                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         6944                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          6944                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         6944                       # number of overall misses
system.cpu0.icache.overall_misses::total         6944                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst    187781972                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    187781972                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst    187781972                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    187781972                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst    187781972                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    187781972                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       112491                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       112491                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       112491                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       112491                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       112491                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       112491                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.061729                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.061729                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.061729                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.061729                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.061729                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.061729                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 27042.334677                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 27042.334677                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 27042.334677                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 27042.334677                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 27042.334677                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 27042.334677                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          295                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    22.692308                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst          916                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          916                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst          916                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          916                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst          916                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          916                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst         6028                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         6028                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst         6028                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         6028                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst         6028                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         6028                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    147426275                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    147426275                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    147426275                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    147426275                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    147426275                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    147426275                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.053587                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.053587                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.053587                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.053587                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.053587                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.053587                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 24456.913570                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 24456.913570                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 24456.913570                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 24456.913570                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 24456.913570                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 24456.913570                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                        87                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                      38     44.71%     44.71% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      1.18%     45.88% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      1.18%     47.06% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                     45     52.94%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                  85                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                       38     49.35%     49.35% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      1.30%     50.65% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      1.30%     51.95% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                      37     48.05%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                   77                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              1185988500     99.49%     99.49% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                 319500      0.03%     99.51% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 465500      0.04%     99.55% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                5326000      0.45%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          1192099500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.822222                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.905882                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::swpipl                   81     95.29%     95.29% # number of callpals executed
system.cpu1.kern.callpal::rdps                      2      2.35%     97.65% # number of callpals executed
system.cpu1.kern.callpal::rti                       2      2.35%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                    85                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  2                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements               43                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          388.119118                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              27761                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              426                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            65.166667                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   388.119118                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.758045                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.758045                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          383                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          321                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.748047                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            10839                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           10839                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data         1671                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           1671                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data          594                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           594                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data           22                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data           19                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           19                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data         2265                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            2265                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data         2265                       # number of overall hits
system.cpu1.dcache.overall_hits::total           2265                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data          245                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          245                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           51                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           51                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           40                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           40                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           30                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           30                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data          296                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           296                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data          296                       # number of overall misses
system.cpu1.dcache.overall_misses::total          296                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data      9438000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      9438000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      1091251                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1091251                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data       699250                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       699250                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data       149500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       149500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data     10529251                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     10529251                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data     10529251                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     10529251                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data         1916                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         1916                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data          645                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          645                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data           62                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           62                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data           49                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           49                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data         2561                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         2561                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data         2561                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         2561                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.127871                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.127871                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.079070                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.079070                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.645161                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.645161                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.612245                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.612245                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.115580                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.115580                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.115580                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.115580                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 38522.448980                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 38522.448980                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 21397.078431                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 21397.078431                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 17481.250000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 17481.250000                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  4983.333333                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4983.333333                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 35571.793919                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 35571.793919                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 35571.793919                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 35571.793919                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           35                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          154                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     5.833333                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    38.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           17                       # number of writebacks
system.cpu1.dcache.writebacks::total               17                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data          154                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          154                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data            7                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data          161                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          161                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data          161                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          161                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data           91                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           91                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           44                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           44                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data           40                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           40                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data           30                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           30                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          135                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          135                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          135                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          135                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data            2                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total            2                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data            2                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total            2                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data      3699000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      3699000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       977743                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       977743                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data       636750                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       636750                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data       104500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       104500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data      4676743                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      4676743                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data      4676743                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      4676743                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data       447000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total       447000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data       447000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total       447000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.047495                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.047495                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.068217                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.068217                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.645161                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.645161                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.612245                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.612245                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.052714                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.052714                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.052714                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.052714                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40648.351648                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 40648.351648                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 22221.431818                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22221.431818                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 15918.750000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15918.750000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  3483.333333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3483.333333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 34642.540741                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 34642.540741                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 34642.540741                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 34642.540741                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       223500                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223500                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       223500                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total       223500                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements               71                       # number of replacements
system.cpu1.icache.tags.tagsinuse          497.308902                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12194755                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              569                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         21431.906854                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   497.308902                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.971306                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.971306                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          498                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          306                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.972656                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             3107                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            3107                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst         1434                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           1434                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst         1434                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            1434                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst         1434                       # number of overall hits
system.cpu1.icache.overall_hits::total           1434                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           83                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           83                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           83                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            83                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           83                       # number of overall misses
system.cpu1.icache.overall_misses::total           83                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3400244                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3400244                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3400244                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3400244                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3400244                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3400244                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst         1517                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         1517                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst         1517                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         1517                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst         1517                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         1517                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.054713                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.054713                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.054713                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.054713                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.054713                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.054713                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 40966.795181                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 40966.795181                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 40966.795181                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 40966.795181                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 40966.795181                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 40966.795181                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           73                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           73                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           73                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           73                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           73                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           73                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2898002                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2898002                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2898002                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2898002                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2898002                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2898002                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.048121                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.048121                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.048121                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.048121                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.048121                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.048121                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 39698.657534                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 39698.657534                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 39698.657534                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 39698.657534                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 39698.657534                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 39698.657534                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      1377                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                     379     46.28%     46.28% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      1      0.12%     46.40% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.12%     46.52% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                    438     53.48%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                 819                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                      379     49.93%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       1      0.13%     50.07% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.13%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                     378     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                  759                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               501158500     87.77%     87.77% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                 412500      0.07%     87.84% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                1090500      0.19%     88.03% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31               68342500     11.97%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           571004000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.863014                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.926740                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1     11.11%     11.11% # number of syscalls executed
system.cpu2.kern.syscall::3                         1     11.11%     22.22% # number of syscalls executed
system.cpu2.kern.syscall::4                         4     44.44%     66.67% # number of syscalls executed
system.cpu2.kern.syscall::19                        1     11.11%     77.78% # number of syscalls executed
system.cpu2.kern.syscall::54                        1     11.11%     88.89% # number of syscalls executed
system.cpu2.kern.syscall::71                        1     11.11%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                     9                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    1      0.11%      0.11% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   16      1.80%      1.91% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.22%      2.13% # number of callpals executed
system.cpu2.kern.callpal::swpipl                  783     87.88%     90.01% # number of callpals executed
system.cpu2.kern.callpal::rdps                      2      0.22%     90.24% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.11%     90.35% # number of callpals executed
system.cpu2.kern.callpal::rti                      34      3.82%     94.16% # number of callpals executed
system.cpu2.kern.callpal::callsys                  18      2.02%     96.18% # number of callpals executed
system.cpu2.kern.callpal::imb                       5      0.56%     96.75% # number of callpals executed
system.cpu2.kern.callpal::rdunique                 29      3.25%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                   891                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel               51                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                 32                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                 33                      
system.cpu2.kern.mode_good::user                   32                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.647059                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.783133                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel         251982000     60.96%     60.96% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user           161343000     39.04%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      16                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements             7265                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          506.263394                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             144161                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             7765                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            18.565486                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   506.263394                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.988796                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.988796                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          500                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          500                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           538432                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          538432                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        71384                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          71384                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        27381                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         27381                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          985                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          985                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1103                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1103                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data        98765                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total           98765                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data        98765                       # number of overall hits
system.cpu2.dcache.overall_hits::total          98765                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        16663                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        16663                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data        14848                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        14848                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          322                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          322                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           70                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           70                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        31511                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         31511                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        31511                       # number of overall misses
system.cpu2.dcache.overall_misses::total        31511                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    717324678                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    717324678                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    535892327                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    535892327                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data     15672751                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     15672751                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data       401000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       401000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1253217005                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1253217005                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1253217005                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1253217005                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        88047                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        88047                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        42229                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        42229                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1173                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1173                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       130276                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       130276                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       130276                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       130276                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.189251                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.189251                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.351607                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.351607                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.246366                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.246366                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.059676                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.059676                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.241879                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.241879                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.241879                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.241879                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 43048.951449                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 43048.951449                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 36091.886247                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 36091.886247                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 48673.139752                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 48673.139752                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  5728.571429                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5728.571429                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 39770.778617                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 39770.778617                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 39770.778617                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 39770.778617                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs        56859                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          920                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             1678                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             19                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    33.884982                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    48.421053                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         4385                       # number of writebacks
system.cpu2.dcache.writebacks::total             4385                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        11709                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        11709                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data        12560                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        12560                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data           79                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           79                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        24269                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        24269                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        24269                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        24269                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4954                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4954                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data         2288                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         2288                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data          243                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          243                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data           69                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           69                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         7242                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7242                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         7242                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7242                       # number of overall MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data            5                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            5                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data            5                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total            5                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    221920008                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    221920008                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     91247792                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     91247792                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data     10021249                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     10021249                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data       297500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       297500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    313167800                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    313167800                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    313167800                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    313167800                       # number of overall MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data      1118500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total      1118500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data      1118500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      1118500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.056265                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.056265                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.054181                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.054181                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.185922                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.185922                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.058824                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.058824                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.055590                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.055590                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.055590                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.055590                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 44796.125959                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 44796.125959                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 39881.027972                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 39881.027972                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 41239.707819                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41239.707819                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  4311.594203                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4311.594203                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 43243.275338                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 43243.275338                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 43243.275338                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 43243.275338                       # average overall mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data       223700                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223700                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data       223700                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total       223700                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements             6114                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.921817                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              70029                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             6626                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            10.568820                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.921817                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999847                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999847                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           155747                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          155747                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst        67730                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total          67730                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst        67730                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total           67730                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst        67730                       # number of overall hits
system.cpu2.icache.overall_hits::total          67730                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst         7084                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         7084                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst         7084                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          7084                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst         7084                       # number of overall misses
system.cpu2.icache.overall_misses::total         7084                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst    271529479                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    271529479                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst    271529479                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    271529479                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst    271529479                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    271529479                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst        74814                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total        74814                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst        74814                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total        74814                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst        74814                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total        74814                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.094688                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.094688                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.094688                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.094688                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.094688                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.094688                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 38329.965980                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 38329.965980                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 38329.965980                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 38329.965980                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 38329.965980                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 38329.965980                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          669                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    35.210526                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst          966                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          966                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst          966                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          966                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst          966                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          966                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst         6118                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         6118                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst         6118                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         6118                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst         6118                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         6118                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst    218984021                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    218984021                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst    218984021                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    218984021                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst    218984021                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    218984021                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.081776                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.081776                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.081776                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.081776                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.081776                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.081776                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 35793.399967                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 35793.399967                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 35793.399967                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 35793.399967                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 35793.399967                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 35793.399967                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                       895                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     143     46.28%     46.28% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      1      0.32%     46.60% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.97%     47.57% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    162     52.43%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 309                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      143     49.48%     49.48% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       1      0.35%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      1.04%     50.87% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     142     49.13%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  289                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              1163641500     97.59%     97.59% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                 332500      0.03%     97.62% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                1631500      0.14%     97.76% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               26723000      2.24%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          1192328500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.876543                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.935275                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     3                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    1      0.26%      0.26% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   58     15.18%     15.45% # number of callpals executed
system.cpu3.kern.callpal::tbi                       4      1.05%     16.49% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  236     61.78%     78.27% # number of callpals executed
system.cpu3.kern.callpal::rdps                      3      0.79%     79.06% # number of callpals executed
system.cpu3.kern.callpal::rti                      70     18.32%     97.38% # number of callpals executed
system.cpu3.kern.callpal::callsys                   9      2.36%     99.74% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.26%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   382                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              128                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 67                      
system.cpu3.kern.mode_good::user                   67                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.523438                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.687179                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel        1283948000     97.08%     97.08% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            38569500      2.92%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements             2936                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          453.273245                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              64778                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             3361                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            19.273431                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   453.273245                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.885299                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.885299                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          418                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           216174                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          216174                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        27321                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          27321                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        10059                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         10059                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          561                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          561                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          531                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          531                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        37380                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           37380                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        37380                       # number of overall hits
system.cpu3.dcache.overall_hits::total          37380                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         7015                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         7015                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         7582                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         7582                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          139                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          139                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           52                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           52                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        14597                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14597                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        14597                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14597                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    268286696                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    268286696                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    618438836                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    618438836                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data      6321250                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      6321250                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data       262001                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       262001                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    886725532                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    886725532                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    886725532                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    886725532                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        34336                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        34336                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        17641                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        17641                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          700                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          700                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          583                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          583                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        51977                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        51977                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        51977                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        51977                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.204305                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.204305                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.429794                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.429794                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.198571                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.198571                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.089194                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.089194                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.280836                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.280836                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.280836                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.280836                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 38244.717890                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 38244.717890                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 81566.715379                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 81566.715379                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 45476.618705                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 45476.618705                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  5038.480769                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5038.480769                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 60747.107762                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 60747.107762                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 60747.107762                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 60747.107762                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs        62295                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          229                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             1575                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    39.552381                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    32.714286                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1567                       # number of writebacks
system.cpu3.dcache.writebacks::total             1567                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         4997                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         4997                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         6496                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         6496                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data           52                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           52                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        11493                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        11493                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        11493                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        11493                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         2018                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         2018                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data         1086                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         1086                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data           87                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           87                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data           51                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           51                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3104                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3104                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3104                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3104                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data            4                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data            4                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total            4                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     75703755                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     75703755                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     96498221                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     96498221                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data      2312750                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2312750                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data       185499                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       185499                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    172201976                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    172201976                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    172201976                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    172201976                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data       894500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total       894500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data       894500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total       894500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.058772                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.058772                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.061561                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.061561                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.124286                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.124286                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.087479                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.087479                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.059719                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.059719                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.059719                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.059719                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 37514.249257                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 37514.249257                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 88856.557090                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 88856.557090                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 26583.333333                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26583.333333                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  3637.235294                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  3637.235294                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 55477.440722                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 55477.440722                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 55477.440722                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 55477.440722                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       223625                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223625                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       223625                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total       223625                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             2183                       # number of replacements
system.cpu3.icache.tags.tagsinuse          507.431109                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           13469800                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2694                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          4999.925761                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   507.431109                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.991076                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.991076                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          492                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            70395                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           70395                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        31685                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          31685                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        31685                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           31685                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        31685                       # number of overall hits
system.cpu3.icache.overall_hits::total          31685                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         2415                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2415                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         2415                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2415                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         2415                       # number of overall misses
system.cpu3.icache.overall_misses::total         2415                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     55403473                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     55403473                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     55403473                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     55403473                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     55403473                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     55403473                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        34100                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        34100                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        34100                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        34100                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        34100                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        34100                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.070821                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.070821                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.070821                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.070821                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.070821                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.070821                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 22941.396687                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 22941.396687                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 22941.396687                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 22941.396687                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 22941.396687                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 22941.396687                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           40                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    13.333333                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst          220                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          220                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst          220                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          220                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst          220                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          220                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         2195                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2195                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         2195                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2195                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         2195                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2195                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     45885273                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     45885273                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     45885273                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     45885273                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     45885273                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     45885273                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.064370                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.064370                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.064370                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.064370                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.064370                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.064370                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 20904.452392                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 20904.452392                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 20904.452392                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 20904.452392                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 20904.452392                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 20904.452392                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  282                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 282                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 116                       # Transaction distribution
system.iobus.trans_dist::WriteResp                116                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          748                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          796                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     796                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          374                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          524                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      524                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                30000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               14000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              470000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              680000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     15877                       # number of replacements
system.l2.tags.tagsinuse                 16204.308725                       # Cycle average of tags in use
system.l2.tags.total_refs                    33852880                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     31934                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                   1060.088933                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     6668.440089                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst               52                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data               22                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst                6                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        13.983379                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data                2                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst        31.987057                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data                3                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   654.374007                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   847.672083                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    54.235028                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data    30.126871                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst  3987.552653                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  2703.559333                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   367.766240                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   758.611984                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.407009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.003174                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.001343                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000366                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000853                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.001952                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000183                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.039940                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.051738                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.003310                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.001839                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.243381                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.165012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.022447                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.046302                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989033                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16057                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          300                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3071                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        10676                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1727                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          283                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.980042                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    840378                       # Number of tag accesses
system.l2.tags.data_accesses                   840378                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst         4888                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         2669                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst           48                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data           36                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst         4097                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2924                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst         1908                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         1296                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   17866                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            13951                       # number of Writeback hits
system.l2.Writeback_hits::total                 13951                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data           10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   26                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 19                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         1515                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data            2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         1379                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           87                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2983                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst         4888                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4184                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst           48                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data           38                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst         4097                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         4303                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         1908                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         1383                       # number of demand (read+write) hits
system.l2.demand_hits::total                    20849                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         4888                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4184                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst           48                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data           38                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst         4097                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         4303                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         1908                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         1383                       # number of overall hits
system.l2.overall_hits::total                   20849                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst         1130                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2851                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           25                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst         2018                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         2091                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst          287                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          636                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  9076                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data           32                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data            6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 70                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                6                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         5196                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data          797                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          921                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6919                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst         1130                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         8047                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           25                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         2018                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         2888                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          287                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1557                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15995                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         1130                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         8047                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           25                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data           43                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         2018                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         2888                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          287                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1557                       # number of overall misses
system.l2.overall_misses::total                 15995                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst     89939500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    247480250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2319000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data      3624250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst    169703750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    194436249                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst     23595000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     61535750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       792633749                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       217494                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data       126496                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data        31499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       375489                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data        31499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data        31000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        62499                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data    463933989                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       613250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data     73197989                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data     93585000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     631330228                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst     89939500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    711414239                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2319000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data      4237500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst    169703750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    267634238                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst     23595000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    155120750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1423963977                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst     89939500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    711414239                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2319000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data      4237500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst    169703750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    267634238                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst     23595000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    155120750                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1423963977                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst         6018                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5520                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           73                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data           74                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst         6115                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         5015                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         2195                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         1932                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               26942                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        13951                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             13951                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           42                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               96                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         6711                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            7                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data         2176                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         1008                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9902                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         6018                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        12231                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           73                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data           81                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst         6115                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         7191                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         2195                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         2940                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                36844                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         6018                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        12231                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           73                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data           81                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst         6115                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         7191                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         2195                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         2940                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               36844                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.187770                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.516486                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.342466                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.513514                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.330008                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.416949                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.130752                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.329193                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.336872                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.761905                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.645161                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.857143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.729167                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.222222                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.250000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.240000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.774251                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.714286                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.366268                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.913690                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.698748                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.187770                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.657918                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.342466                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.530864                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.330008                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.401613                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.130752                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.529592                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.434128                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.187770                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.657918                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.342466                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.530864                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.330008                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.401613                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.130752                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.529592                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.434128                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 79592.477876                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 86804.717643                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst        92760                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data        95375                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 84095.019822                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 92987.206600                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 82212.543554                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 96754.323899                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 87332.938409                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  6796.687500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data  6324.800000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  2624.916667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5364.128571                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data 10499.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data        15500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 10416.500000                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 89286.756928                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data       122650                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 91841.893350                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 101612.377850                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91245.877728                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 79592.477876                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 88407.386479                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst        92760                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 98546.511628                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 84095.019822                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 92671.135042                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 82212.543554                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 99627.970456                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89025.569053                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 79592.477876                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 88407.386479                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst        92760                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 98546.511628                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 84095.019822                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 92671.135042                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 82212.543554                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 99627.970456                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89025.569053                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8827                       # number of writebacks
system.l2.writebacks::total                      8827                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst            7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 14                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  14                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 14                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         1124                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2851                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           24                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst         2018                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         2091                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst          280                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          636                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             9062                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data           32                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            70                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            6                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data         5196                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data          797                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data          921                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6919                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         1124                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         8047                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           24                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst         2018                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         2888                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst          280                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1557                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15981                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         1124                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         8047                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           24                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst         2018                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         2888                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst          280                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1557                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15981                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data          282                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          282                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data          105                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data            2                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data            5                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data            4                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          116                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data          387                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data            2                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data            5                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data            4                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          398                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst     75477000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    211918750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1954250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data      3145750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst    144419250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    168420251                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst     19625500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     53594750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    678555501                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data       570529                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data       113005                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data       363519                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data       219510                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1266563                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data        54003                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data        41000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       113004                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data    399802511                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       550750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data     63288011                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data     82163500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    545804772                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst     75477000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    611721261                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1954250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data      3696500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst    144419250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    231708262                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst     19625500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    135758250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1224360273                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst     75477000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    611721261                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1954250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data      3696500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst    144419250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    231708262                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst     19625500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    135758250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1224360273                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     59510000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     59510000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     22112500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data       421000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data      1053500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data       842500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     24429500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data     81622500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data       421000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data      1053500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data       842500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     83939500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.186773                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.516486                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.328767                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.513514                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.330008                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.416949                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.127563                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.329193                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.336352                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.761905                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.645161                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.857143                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.729167                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.222222                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.250000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.240000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.774251                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.714286                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.366268                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.913690                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.698748                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.186773                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.657918                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.328767                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.530864                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.330008                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.401613                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.127563                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.529592                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.433748                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.186773                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.657918                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.328767                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.530864                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.330008                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.401613                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.127563                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.529592                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.433748                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 67150.355872                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 74331.374956                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 81427.083333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 82782.894737                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 71565.535183                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 80545.313725                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 70091.071429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 84268.474843                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 74879.221033                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17829.031250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18834.166667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18175.950000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18292.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18093.757143                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        18834                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 76944.286182                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       110150                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 79407.792974                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 89211.183496                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78884.921520                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 67150.355872                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 76018.548652                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 81427.083333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 85965.116279                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 71565.535183                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 80231.392659                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 70091.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 87192.196532                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76613.495589                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 67150.355872                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 76018.548652                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 81427.083333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 85965.116279                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 71565.535183                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 80231.392659                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 70091.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 87192.196532                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76613.495589                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 211028.368794                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 211028.368794                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210595.238095                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       210500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data       210700                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       210625                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210599.137931                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 210910.852713                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       210500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data       210700                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       210625                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210903.266332                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                9344                       # Transaction distribution
system.membus.trans_dist::ReadResp               9344                       # Transaction distribution
system.membus.trans_dist::WriteReq                116                       # Transaction distribution
system.membus.trans_dist::WriteResp               116                       # Transaction distribution
system.membus.trans_dist::Writeback              8827                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              259                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            194                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             100                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6904                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6895                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          796                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        41302                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        42100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  42100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          524                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1586176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1586700                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1586700                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              362                       # Total snoops (count)
system.membus.snoop_fanout::samples             25644                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   25644    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               25644                       # Request fanout histogram
system.membus.reqLayer0.occupancy              620499                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            64823000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           85148159                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              8.3                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups         163760                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted       133786                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         6892                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups       119977                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits          68675                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    57.240138                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS          10823                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect          185                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              134450                       # DTB read hits
system.switch_cpus0.dtb.read_misses              1603                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    2                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           45745                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              98122                       # DTB write hits
system.switch_cpus0.dtb.write_misses             1230                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          18800                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              232572                       # DTB hits
system.switch_cpus0.dtb.data_misses              2833                       # DTB misses
system.switch_cpus0.dtb.data_acv                   11                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           64545                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              40759                       # ITB hits
system.switch_cpus0.itb.fetch_misses              497                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   7                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          41256                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 1271836                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles       230622                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts                848468                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             163760                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        79498                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               915261                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          19148                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles          263                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles        14032                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles           69                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines           112492                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes         4082                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      1169835                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.725289                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.005966                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         1000464     85.52%     85.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           11581      0.99%     86.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           28173      2.41%     88.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           14087      1.20%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           32851      2.81%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5            8234      0.70%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           11743      1.00%     94.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            6368      0.54%     95.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8           56334      4.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      1169835                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.128759                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.667121                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles          172295                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       859685                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           101801                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        27144                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles          8910                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved         8821                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          679                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts        729622                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2187                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles          8910                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles          185419                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         446873                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       265577                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           114917                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       148139                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts        695888                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          397                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         24047                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents          5755                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents         97808                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands       461823                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups       905226                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups       902232                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups         2663                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps       336870                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          124945                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        17576                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2078                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           170695                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       132224                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       104803                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        29590                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        16489                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded            640708                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        16376                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued           606803                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1237                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       154549                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined        95286                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        10583                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      1169835                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.518708                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.242934                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0       921495     78.77%     78.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1        99157      8.48%     87.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2        50657      4.33%     91.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        38353      3.28%     94.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        29751      2.54%     97.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        16822      1.44%     98.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         8850      0.76%     99.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         2941      0.25%     99.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1809      0.15%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      1169835                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           1227      5.83%      5.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         10844     51.48%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         8993     42.69%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass          455      0.07%      0.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       351150     57.87%     57.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult          562      0.09%     58.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     58.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd         1178      0.19%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv          227      0.04%     58.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     58.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     58.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     58.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     58.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     58.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     58.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     58.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     58.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     58.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     58.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     58.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     58.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       142595     23.50%     81.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       100384     16.54%     98.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess        10252      1.69%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total        606803                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.477108                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              21064                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.034713                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      2397728                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes       808166                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses       567616                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads         8013                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes         4100                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses         3826                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses        623240                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses           4172                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         5413                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        35827                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           49                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          654                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        11660                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          287                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        19720                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles          8910                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         257169                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       164336                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts       669133                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         3505                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       132224                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       104803                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        12432                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          1536                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents       162221                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          654                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect         3350                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         5207                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts         8557                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts       598213                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       136549                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         8589                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                12049                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              236082                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches           84698                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             99533                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.470354                       # Inst execution rate
system.switch_cpus0.iew.wb_sent                576721                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count               571442                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           285081                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers           388722                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.449305                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.733380                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts       150570                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         5793                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts         7748                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      1144577                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.447477                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.369099                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0       958376     83.73%     83.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1        83129      7.26%     90.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        35018      3.06%     94.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        15730      1.37%     95.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        17600      1.54%     96.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5         6484      0.57%     97.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         6315      0.55%     98.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         4293      0.38%     98.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        17632      1.54%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      1144577                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts       512172                       # Number of instructions committed
system.switch_cpus0.commit.committedOps        512172                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                189540                       # Number of memory references committed
system.switch_cpus0.commit.loads                96397                       # Number of loads committed
system.switch_cpus0.commit.membars               3179                       # Number of memory barriers committed
system.switch_cpus0.commit.branches             71575                       # Number of branches committed
system.switch_cpus0.commit.fp_insts              3618                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           492426                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls         7092                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass        10095      1.97%      1.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu       297098     58.01%     59.98% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult          540      0.11%     60.08% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     60.08% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd         1172      0.23%     60.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     60.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     60.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     60.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv          227      0.04%     60.36% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     60.36% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     60.36% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     60.36% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     60.36% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     60.36% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     60.36% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     60.36% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     60.36% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     60.36% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     60.36% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.36% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     60.36% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.36% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.36% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.36% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.36% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.36% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.36% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     60.36% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.36% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.36% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead        99576     19.44%     79.80% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite        93212     18.20%     98.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess        10252      2.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total       512172                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events        17632                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads             1781389                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            1350993                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3005                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 102001                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles             2019296                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts             502531                       # Number of Instructions Simulated
system.switch_cpus0.committedOps               502531                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      2.530861                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.530861                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.395122                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.395122                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads          798369                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes         388337                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads             2568                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes            2353                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads          20358                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          8664                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups           2645                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted         2152                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect          117                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups         2210                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits           1382                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    62.533937                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS            160                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits                2050                       # DTB read hits
system.switch_cpus1.dtb.read_misses                10                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses              10                       # DTB read accesses
system.switch_cpus1.dtb.write_hits                836                       # DTB write hits
system.switch_cpus1.dtb.write_misses                2                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              2                       # DTB write accesses
system.switch_cpus1.dtb.data_hits                2886                       # DTB hits
system.switch_cpus1.dtb.data_misses                12                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses              12                       # DTB accesses
system.switch_cpus1.itb.fetch_hits                157                       # ITB hits
system.switch_cpus1.itb.fetch_misses              113                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses            270                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                   24019                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles         3422                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts                 12203                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches               2645                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches         1542                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles                 6786                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles            418                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.MiscStallCycles           26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles        10093                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles           46                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.CacheLines             1517                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes           35                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples        20582                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.592897                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.809066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0           17946     87.19%     87.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1             178      0.86%     88.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2             779      3.78%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3             181      0.88%     92.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4             290      1.41%     94.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5             159      0.77%     94.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6             131      0.64%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7             161      0.78%     96.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8             757      3.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total        20582                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.110121                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.508056                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles            3155                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        15002                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles             2098                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          123                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles           204                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved          128                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred            5                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts         11062                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts           24                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles           204                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles            3330                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles            469                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        14000                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles             2047                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles          532                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts         10349                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents             6                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents             4                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents             6                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands         7068                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups        12020                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups        12018                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps         5602                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps            1466                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          550                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts           71                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts             2007                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads         2146                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores          952                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads          316                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores          205                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded              9163                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          804                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued             8922                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued           40                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined         2393                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined          890                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          582                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples        20582                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.433486                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.112549                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0        16584     80.58%     80.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1         1763      8.57%     89.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2         1022      4.97%     94.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3          439      2.13%     96.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4          359      1.74%     97.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5          234      1.14%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6          101      0.49%     99.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7           54      0.26%     99.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8           26      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total        20582                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu             19      9.18%      9.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      9.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      9.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      9.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      9.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      9.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      9.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      9.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      9.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      9.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      9.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      9.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      9.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      9.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      9.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      9.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      9.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      9.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      9.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      9.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      9.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      9.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      9.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      9.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      9.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      9.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      9.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      9.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead           122     58.94%     68.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite           66     31.88%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu         5494     61.58%     61.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult           20      0.22%     61.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     61.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     61.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     61.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     61.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     61.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     61.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     61.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     61.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     61.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     61.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     61.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     61.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     61.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     61.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     61.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     61.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     61.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     61.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead         2183     24.47%     86.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite          867      9.72%     95.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess          358      4.01%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total          8922                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.371456                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt                207                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.023201                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads        38673                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes        12365                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses         8595                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses          9129                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads           31                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads          531                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores          253                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           45                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles           204                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles            314                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles            0                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts        10086                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           81                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts         2146                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts          952                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          700                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents             0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect           76                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect          141                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts          217                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts         8790                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts         2060                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts          132                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  119                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs                2900                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches            1341                       # Number of branches executed
system.switch_cpus1.iew.exec_stores               840                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.365960                       # Inst execution rate
system.switch_cpus1.iew.wb_sent                  8670                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count                 8595                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers             4131                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers             5260                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.357842                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.785361                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts         2477                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          222                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts          199                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples        20187                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.376629                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.190418                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0        17040     84.41%     84.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1         1537      7.61%     92.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2          677      3.35%     95.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3          284      1.41%     96.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4          180      0.89%     97.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5          132      0.65%     98.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6           80      0.40%     98.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7           56      0.28%     99.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8          201      1.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total        20187                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts         7603                       # Number of instructions committed
system.switch_cpus1.commit.committedOps          7603                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                  2314                       # Number of memory references committed
system.switch_cpus1.commit.loads                 1615                       # Number of loads committed
system.switch_cpus1.commit.membars                 81                       # Number of memory barriers committed
system.switch_cpus1.commit.branches              1171                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts             7258                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls          128                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass           29      0.38%      0.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu         4802     63.16%     63.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult           19      0.25%     63.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     63.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd            0      0.00%     63.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     63.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     63.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     63.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     63.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     63.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     63.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     63.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     63.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     63.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     63.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     63.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     63.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     63.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     63.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     63.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     63.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead         1696     22.31%     86.10% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite          699      9.19%     95.29% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess          358      4.71%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total         7603                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events          201                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads               30038                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes              20553                       # The number of ROB writes
system.switch_cpus1.timesIdled                     57                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                   3437                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles             2360180                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts               7574                       # Number of Instructions Simulated
system.switch_cpus1.committedOps                 7574                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      3.171244                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                3.171244                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.315334                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.315334                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads           10904                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes           6386                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads          11046                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           293                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups         151524                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted       131323                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect         5970                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups        94018                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits          51014                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    54.259823                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS           7213                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect          200                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits              101968                       # DTB read hits
system.switch_cpus2.dtb.read_misses               914                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses           26441                       # DTB read accesses
system.switch_cpus2.dtb.write_hits              48058                       # DTB write hits
system.switch_cpus2.dtb.write_misses               96                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  31                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses          12640                       # DTB write accesses
system.switch_cpus2.dtb.data_hits              150026                       # DTB hits
system.switch_cpus2.dtb.data_misses              1010                       # DTB misses
system.switch_cpus2.dtb.data_acv                   31                       # DTB access violations
system.switch_cpus2.dtb.data_accesses           39081                       # DTB accesses
system.switch_cpus2.itb.fetch_hits              31390                       # ITB hits
system.switch_cpus2.itb.fetch_misses              500                       # ITB misses
system.switch_cpus2.itb.fetch_acv                  28                       # ITB acv
system.switch_cpus2.itb.fetch_accesses          31890                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                  828947                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles       191695                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts                639160                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             151524                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches        58227                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               413051                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          16570                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.MiscStallCycles          701                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles        12733                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles           37                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           47                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines            74814                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes         3986                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples       626549                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.020128                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.379098                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0          504354     80.50%     80.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1            7504      1.20%     81.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           24650      3.93%     85.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3            8165      1.30%     86.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           15466      2.47%     89.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5            6156      0.98%     90.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6            6689      1.07%     91.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7            3437      0.55%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8           50128      8.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total       626549                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.182791                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.771051                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles          164730                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       353049                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles            90687                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        10633                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles          7450                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved         5971                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          853                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts        543030                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2604                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles          7450                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles          171874                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          82526                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       215482                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles            93758                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        55459                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts        516278                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         1461                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          3015                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents          9989                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents         29060                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands       351372                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups       636663                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups       636056                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups          555                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps       261390                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps           89987                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        12580                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1653                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            70386                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       102230                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        52385                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        12606                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores         6409                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded            471905                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        15199                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued           450827                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued          672                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       111235                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined        56688                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved        10836                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples       626549                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.719540                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.486166                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0       454802     72.59%     72.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1        59594      9.51%     82.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2        41677      6.65%     88.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        24226      3.87%     92.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        20556      3.28%     95.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        10680      1.70%     97.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6         7567      1.21%     98.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         5401      0.86%     99.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         2046      0.33%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total       626549                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           2326     19.79%     19.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     19.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     19.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     19.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     19.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     19.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     19.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     19.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     19.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     19.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     19.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     19.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     19.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     19.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     19.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     19.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     19.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     19.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     19.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     19.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     19.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     19.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     19.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     19.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     19.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     19.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     19.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     19.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          5964     50.75%     70.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         3461     29.45%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass           32      0.01%      0.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu       286412     63.53%     63.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult          500      0.11%     63.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     63.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd          122      0.03%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            2      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            5      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            1      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv           15      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       107106     23.76%     87.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        49183     10.91%     98.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess         7449      1.65%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total        450827                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.543855                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              11751                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.026065                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      1538766                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes       597856                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses       428330                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads         1860                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes         1017                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses          819                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses        461557                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses            989                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         4104                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        24253                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          127                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          557                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         8940                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads           21                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked         9728                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles          7450                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          32741                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        28274                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts       495801                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         2522                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       102230                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        52385                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        12593                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           312                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        27862                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          557                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect         2424                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect         4688                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts         7112                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts       443943                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       103107                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts         6884                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                 8697                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              151348                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches           78717                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             48241                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.535551                       # Inst execution rate
system.switch_cpus2.iew.wb_sent                431672                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count               429149                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           226309                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers           292989                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.517704                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.772415                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts       111587                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         4363                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts         6512                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples       606743                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.628929                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.688739                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0       479043     78.95%     78.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1        53508      8.82%     87.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        29264      4.82%     92.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3         7560      1.25%     93.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4         7667      1.26%     95.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5         3735      0.62%     95.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6         3344      0.55%     96.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         3501      0.58%     96.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        19121      3.15%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total       606743                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       381598                       # Number of instructions committed
system.switch_cpus2.commit.committedOps        381598                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                121422                       # Number of memory references committed
system.switch_cpus2.commit.loads                77977                       # Number of loads committed
system.switch_cpus2.commit.membars               1939                       # Number of memory barriers committed
system.switch_cpus2.commit.branches             70126                       # Number of branches committed
system.switch_cpus2.commit.fp_insts               759                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts           369311                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls         4335                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass         5755      1.51%      1.51% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu       244149     63.98%     65.49% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult          467      0.12%     65.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd          112      0.03%     65.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            1      0.00%     65.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            2      0.00%     65.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            1      0.00%     65.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv           15      0.00%     65.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     65.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     65.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     65.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     65.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     65.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     65.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     65.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     65.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     65.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     65.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     65.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     65.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     65.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     65.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     65.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     65.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     65.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     65.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     65.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead        79916     20.94%     86.59% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite        43731     11.46%     98.05% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess         7449      1.95%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total       381598                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events        19121                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads             1074487                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            1006255                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3820                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 202398                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles              307954                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts             375875                       # Number of Instructions Simulated
system.switch_cpus2.committedOps               375875                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      2.205379                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.205379                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.453437                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.453437                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads          566591                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes         303706                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads              491                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes             393                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads          18548                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          6050                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups          48945                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted        41030                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         1967                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups        32911                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits          20753                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    63.057944                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS           2752                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          131                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               48526                       # DTB read hits
system.switch_cpus3.dtb.read_misses              1103                       # DTB read misses
system.switch_cpus3.dtb.read_acv                   18                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses            3548                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              19353                       # DTB write hits
system.switch_cpus3.dtb.write_misses              190                       # DTB write misses
system.switch_cpus3.dtb.write_acv                  25                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses           1257                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               67879                       # DTB hits
system.switch_cpus3.dtb.data_misses              1293                       # DTB misses
system.switch_cpus3.dtb.data_acv                   43                       # DTB access violations
system.switch_cpus3.dtb.data_accesses            4805                       # DTB accesses
system.switch_cpus3.itb.fetch_hits               7782                       # ITB hits
system.switch_cpus3.itb.fetch_misses              625                       # ITB misses
system.switch_cpus3.itb.fetch_acv                  19                       # ITB acv
system.switch_cpus3.itb.fetch_accesses           8407                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                  346026                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles        76646                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts                262359                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches              48945                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        23505                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               207553                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles           7100                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles                12                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles          390                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles        29076                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles           33                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           10                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines            34100                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         1193                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples       317270                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.826927                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.142344                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0          266179     83.90%     83.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            2842      0.90%     84.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2            9874      3.11%     87.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3            2742      0.86%     88.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4            8864      2.79%     91.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5            1794      0.57%     92.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            5628      1.77%     93.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            1427      0.45%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           17920      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total       317270                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.141449                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.758206                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles           62607                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       209992                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles            36319                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         5002                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles          3350                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved         2049                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          204                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts        218020                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts          700                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles          3350                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles           66007                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          41415                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       124604                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles            37977                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        43917                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts        204134                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents           478                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents           420                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents         32764                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands       139038                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups       244088                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups       243807                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups          205                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps       110816                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps           28222                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        10565                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          895                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            39797                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads        39960                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        21024                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         6337                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         2550                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded            184849                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         7241                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued           188920                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          371                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined        37154                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined        19356                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         4941                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples       317270                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.595455                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.274335                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0       241239     76.04%     76.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1        25638      8.08%     84.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2        16537      5.21%     89.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        14805      4.67%     94.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        13484      4.25%     98.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5         2909      0.92%     99.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         1692      0.53%     99.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7          568      0.18%     99.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8          398      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total       317270                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            129      1.64%      1.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          5616     71.20%     72.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         2143     27.17%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       109760     58.10%     58.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          130      0.07%     58.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     58.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd           26      0.01%     58.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     58.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     58.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     58.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            3      0.00%     58.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     58.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     58.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     58.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     58.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     58.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     58.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     58.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     58.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     58.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     58.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     58.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     58.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead        52176     27.62%     85.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        20000     10.59%     96.39% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess         6819      3.61%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total        188920                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.545971                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               7888                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.041753                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads       702590                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes       229021                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses       169815                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads          779                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes          437                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses          340                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses        196389                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses            413                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads          744                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads         9087                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          215                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         2725                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked        14453                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles          3350                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles           6869                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        30669                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts       196290                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         1467                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts        39960                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        21024                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         5878                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           120                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents        30525                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          215                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect         1050                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         1894                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts         2944                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts       186451                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts        50203                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         2469                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                 4200                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs               69949                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches           25862                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             19746                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.538835                       # Inst execution rate
system.switch_cpus3.iew.wb_sent                172161                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count               170155                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers            77340                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers            95857                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.491741                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.806827                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts        36851                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         2300                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts         2662                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples       310399                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.508236                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.495695                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0       252290     81.28%     81.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1        27716      8.93%     90.21% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        13113      4.22%     94.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3         3049      0.98%     95.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4         2558      0.82%     96.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         1723      0.56%     96.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         1429      0.46%     97.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7          922      0.30%     97.55% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8         7599      2.45%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total       310399                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       157756                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        157756                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                 49172                       # Number of memory references committed
system.switch_cpus3.commit.loads                30873                       # Number of loads committed
system.switch_cpus3.commit.membars               1179                       # Number of memory barriers committed
system.switch_cpus3.commit.branches             22909                       # Number of branches committed
system.switch_cpus3.commit.fp_insts               295                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           151645                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls         1557                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass         2826      1.79%      1.79% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu        97598     61.87%     63.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult          122      0.08%     63.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     63.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd           24      0.02%     63.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     63.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     63.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     63.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            3      0.00%     63.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     63.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     63.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     63.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     63.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     63.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     63.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     63.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     63.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     63.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     63.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     63.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     63.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead        32052     20.32%     84.07% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite        18312     11.61%     95.68% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess         6819      4.32%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total       157756                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events         7599                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads              490735                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes             396175                       # The number of ROB writes
system.switch_cpus3.timesIdled                   1035                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  28756                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles             2038624                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts             154936                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               154936                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      2.233348                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.233348                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.447758                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.447758                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads          232173                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes         122618                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads              183                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes             169                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads          16753                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          4778                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              27844                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             27844                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               116                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              116                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            13951                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             261                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           213                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            474                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10035                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10035                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        12046                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        33694                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          146                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          319                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        12234                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        19179                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         4390                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         7776                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 89784                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       385152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1294146                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         4672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side         6288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       391424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       740762                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       140480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       288480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3251404                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1106                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            52420                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  52420    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              52420                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           40219998                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           9275725                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          20251786                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy            112998                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy            261505                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           9579479                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          11642272                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           3355227                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           5003755                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.5                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
