Library {
  Name			  "cordic_lib"
  Version		  8.7
  MdlSubVersion		  1
  SavedCharacterEncoding  "UTF-8"
  LibraryType		  "BlockLibrary"
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  FPTRunName		  "Run 1"
  MaxMDLFileLineLength	  120
  LastSavedArchitecture	  "glnxa64"
  Object {
    $PropName		    "BdWindowsInfo"
    $ObjectID		    1
    $ClassName		    "Simulink.BDWindowsInfo"
    Object {
      $PropName		      "WindowsInfo"
      $ObjectID		      2
      $ClassName	      "Simulink.WindowInfo"
      IsActive		      [1]
      Location		      [0.0, 28.0, 1920.0, 1030.0]
      Object {
	$PropName		"ModelBrowserInfo"
	$ObjectID		3
	$ClassName		"Simulink.ModelBrowserInfo"
	Visible			[0]
	DockPosition		"Left"
	Width			[50]
	Height			[50]
	Filter			[9]
      }
      Object {
	$PropName		"ExplorerBarInfo"
	$ObjectID		4
	$ClassName		"Simulink.ExplorerBarInfo"
	Visible			[1]
      }
      Object {
	$PropName		"EditorsInfo"
	$ObjectID		5
	$ClassName		"Simulink.EditorInfo"
	IsActive		[1]
	ViewObjType		"SimulinkTopLevel"
	LoadSaveID		"0"
	Extents			[1886.0, 855.0]
	ZoomFactor		[1.0]
	Offset			[0.0, 0.0]
      }
    }
  }
  Created		  "Fri May 04 11:15:50 2012"
  Creator		  "bcope"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "5g"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Thu Jun 22 18:30:08 2017"
  RTWModifiedTimeStamp	  420057004
  ModelVersionFormat	  "1.%<AutoIncrement:17>"
  ConfigurationManager	  "none"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowEditTimeErrors	  on
  ShowEditTimeWarnings	  off
  ShowEditTimeAdvisorChecks off
  ShowPortUnits		  off
  ShowDesignRanges	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  VariantCondition	  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  ShowVisualizeInsertedRTB on
  ShowMarkup		  on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  FunctionConnectors	  off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  PauseTimes		  "5"
  NumberOfSteps		  1
  SnapshotBufferSize	  10
  SnapshotInterval	  10
  NumberOfLastSnapshots	  0
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      6
      Version		      "1.16.2"
      Array {
	Type			"Handle"
	Dimension		9
	Simulink.SolverCC {
	  $ObjectID		  7
	  Version		  "1.16.2"
	  StartTime		  "0.0"
	  StopTime		  "10.0"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  EnableConcurrentExecution off
	  ConcurrentTasks	  off
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverInfoToggleStatus  off
	  IsAutoAppliedInSIP	  off
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  8
	  Version		  "1.16.2"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SignalLoggingSaveFormat "ModelDataLogs"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  VisualizeSimOutput	  on
	  StreamToWorkspace	  off
	  StreamVariableName	  "streamout"
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	  LoggingToFile		  off
	  LoggingFileName	  "out.mat"
	  LoggingIntervals	  "[-inf, inf]"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  9
	  Version		  "1.16.2"
	  Array {
	    Type		    "Cell"
	    Dimension		    8
	    Cell		    "BooleansAsBitfields"
	    Cell		    "PassReuseOutputArgsAs"
	    Cell		    "PassReuseOutputArgsThreshold"
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "UseSpecifiedMinMax"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  DefaultParameterBehavior "Tunable"
	  UseDivisionForNetSlopeComputation "off"
	  UseFloatMulNetSlope	  off
	  DefaultUnderspecifiedDataType	"double"
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  CachingGlobalReferences off
	  GlobalBufferReuse	  on
	  StrengthReduction	  off
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  PassReuseOutputArgsThreshold 12
	  ExpressionDepthLimit	  2147483647
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  StateBitsets		  off
	  DataBitsets		  off
	  ActiveStateOutputEnumStorageType "Native Integer"
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  10
	  Version		  "1.16.2"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "UseLocalSettings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  FrameProcessingCompatibilityMsg "error"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  AllowSymbolicDim	  on
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  SimStateOlderReleaseMsg "error"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "ErrorLevel1"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  SymbolicDimMinMaxWarning "warning"
	  LossOfSymbolicDimsSimulationWarning "warning"
	  LossOfSymbolicDimsCodeGenerationWarning "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	  SFUnconditionalTransitionShadowingDiag "warning"
	  SFUndirectedBroadcastEventsDiag "warning"
	  SFTransitionActionBeforeConditionDiag	"warning"
	  SFOutputUsedAsStateInMooreChartDiag "error"
	  IntegerSaturationMsg	  "warning"
	  AllowedUnitSystems	  "all"
	  UnitsInconsistencyMsg	  "warning"
	  AllowAutomaticUnitConversions	on
	}
	Simulink.HardwareCC {
	  $ObjectID		  11
	  Version		  "1.16.2"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerLongLong	  64
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdLongLongMode	  off
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerLongLong	  64
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetLongLongMode	  off
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	  UseEmbeddedCoderFeatures on
	  UseSimulinkCoderFeatures on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  12
	  Version		  "1.16.2"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  EnableRefExpFcnMdlSchedulingChecks on
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  13
	  Version		  "1.16.2"
	  SFSimEcho		  on
	  SimCtrlC		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimBuildMode		  "sf_incremental_build"
	  SimGenImportedTypeDefs  off
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  14
	  Version		  "1.16.2"
	  Array {
	    Type		    "Cell"
	    Dimension		    8
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    Cell		    "GenerateSLWebview"
	    Cell		    "GenerateCodeMetricsReport"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  HardwareBoard		  "None"
	  TLCOptions		  ""
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  PackageGeneratedCodeAndArtifacts off
	  TemplateMakefile	  "grt_default_tmf"
	  PostCodeGenCommand	  ""
	  Description		  ""
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  Toolchain		  "Automatically locate an installed toolchain"
	  BuildConfiguration	  "Faster Builds"
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  PortableWordSizes	  off
	  CreateSILPILBlock	  "None"
	  CodeExecutionProfiling  off
	  CodeExecutionProfileVariable "executionProfile"
	  CodeProfilingSaveOptions "SummaryOnly"
	  CodeProfilingInstrumentation off
	  SILDebugging		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateWebview	  off
	  GenerateCodeMetricsReport off
	  GenerateCodeReplacementReport	off
	  GenerateMissedCodeReplacementReport off
	  RTWCompilerOptimization "off"
	  RTWCustomCompilerOptimizations ""
	  CheckMdlBeforeBuild	  "Off"
	  SharedConstantsCachingThreshold 1024
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      15
	      Version		      "1.16.2"
	      Array {
		Type			"Cell"
		Dimension		21
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"InsertPolySpaceComments"
		Cell			"SFDataObjDesc"
		Cell			"MATLABFcnDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrFcnArg"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		Cell			"ReqsInCode"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      CommentStyle	      "Auto"
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      OperatorAnnotations     off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M_T"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      CustomSymbolStrUtil     "$N$C"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InternalIdentifier      "Shortened"
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      16
	      Version		      "1.16.2"
	      Array {
		Type			"Cell"
		Dimension		15
		Cell			"GeneratePreprocessorConditionals"
		Cell			"IncludeMdlTerminateFcn"
		Cell			"GenerateAllocFcn"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"CPPClassGenCompliant"
		Cell			"PortableWordSizes"
		Cell			"PurelyIntegerCode"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      GenFloatMathFcnCalls    "NOT IN USE"
	      TargetLangStandard      "C89/C90 (ANSI)"
	      CodeReplacementLibrary  "None"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      InferredTypesCompatibility off
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      ConcurrentExecutionCompliant on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      CombineSignalStateStructs	off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      CodeInterfacePackaging  "Nonreusable function"
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      ParenthesesLevel	      "Nominal"
	      CastingMode	      "Nominal"
	      MATLABClassNameForMDSCustomization "Simulink.SoftwareTarget.GRTCustomization"
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    on
	      AutosarCompliant	      off
	      GRTInterface	      on
	      GenerateAllocFcn	      off
	      UseToolchainInfoCompliant	on
	      GenerateSharedConstants on
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      RTWCAPIRootIO	      off
	      GenerateASAP2	      off
	      MultiInstanceErrorCode  "Error"
	    }
	    PropName		    "Components"
	  }
	}
	SlCovCC.ConfigComp {
	  $ObjectID		  17
	  Version		  "1.16.2"
	  Description		  "Simulink Coverage Configuration Component"
	  Name			  "Simulink Coverage"
	  CovEnable		  off
	  CovScope		  "EntireSystem"
	  CovIncludeTopModel	  on
	  RecordCoverage	  off
	  CovPath		  "/"
	  CovSaveName		  "covdata"
	  CovMetricSettings	  "dw"
	  CovNameIncrementing	  off
	  CovHtmlReporting	  on
	  CovForceBlockReductionOff on
	  CovEnableCumulative	  on
	  CovSaveCumulativeToWorkspaceVar on
	  CovSaveSingleToWorkspaceVar on
	  CovCumulativeVarName	  "covCumulativeData"
	  CovCumulativeReport	  off
	  CovSaveOutputData	  on
	  CovOutputDir		  "slcov_output/$ModelName$"
	  CovDataFileName	  "$ModelName$_cvdata"
	  CovReportOnPause	  on
	  CovModelRefEnable	  "Off"
	  CovExternalEMLEnable	  off
	  CovSFcnEnable		  on
	  CovBoundaryAbsTol	  1e-05
	  CovBoundaryRelTol	  0.01
	  CovUseTimeInterval	  off
	  CovStartTime		  0
	  CovStopTime		  0
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition     [ 360, 285, 1240, 915 ] 
    }
    PropName		    "ConfigurationSets"
  }
  ExplicitPartitioning	  off
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  MaskDefaults {
    SelfModifiable	    "off"
    IconFrame		    "on"
    IconOpaque		    "opaque"
    RunInitForIconRedraw    "off"
    IconRotate		    "none"
    PortRotate		    "default"
    IconUnits		    "autoscale"
  }
  MaskParameterDefaults {
    Evaluate		    "on"
    Tunable		    "on"
    NeverSave		    "off"
    Internal		    "off"
    ReadOnly		    "off"
    Enabled		    "on"
    Visible		    "on"
    ToolTip		    "on"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Inport
      Port		      "1"
      OutputFunctionCall      off
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      Unit		      "inherit"
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      Unit		      "inherit"
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWSystemCode	      "Auto"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      FunctionInterfaceSpec   "void_void"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      Opaque		      off
      MaskHideContents	      off
      SFBlockType	      "NONE"
      GeneratePreprocessorConditionals off
      TreatAsGroupedWhenPropagatingVariantConditions on
      ContentPreviewEnabled   off
      IsWebBlock	      off
    }
  }
  System {
    Name		    "cordic_lib"
    Location		    [0, 28, 1920, 1058]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "A4"
    PaperUnits		    "centimeters"
    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "97"
    Block {
      BlockType		      SubSystem
      Name		      "Cordic"
      SID		      "46"
      Ports		      [6, 5]
      Position		      [745, 119, 880, 371]
      ZOrder		      -1
      RequestExecContextInheritance off
      Variant		      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		18
	$ClassName		"Simulink.Mask"
	Type			"CORDIC range -pi/2 to pi/2"
	Description		"Primitive block implementation of CORDIC. \nRange -pi/2 to pi/2\n\nSee \"Help\" for information on para"
	"meter selection. "
	Help			"By default it is expected that stages = angle_bits = xy_bits also that \nangle_frac_bits = angle_bits-2 (i.e."
	" 2 integer angle bits) \n\nIt is assumed that stages <= angle_bits and stages <= xy_bits  \n\nParameter description:\n"
	"\nStages (stages) \nNumber of CORDIC stages \nNote counting starts at zero so \"iterations = stages+1\"\n\nAngle bits"
	" (angle_bits)            \nNumber of bits used to represent the angle, data format is \"sfix\"\n\nAngle fractional bi"
	"ts (angle_frac_bits)  \nNumber of angle bits which are fractional \nAngle format will be \"sfix[angle_bits]_[angle_fr"
	"ac_bits]\"\n\nXY bits (xy_bits)               \nNumber of bits used to represent inputs x,y, data format is \"sfix\"\n"
	"\nXY fractional bits (xy_frac_bits)    \nNumber of x,y bits which are fractional \nFormat will be \"sfix[xy_bits]_[xy"
	"_frac_bits]\"\n\n\nFor more information on CORDIC see the following paper (from which this \nimplementation was creat"
	"ed):\n\n\"A survey of CORDIC algorithms for FPGAs\" \nRay Andraka, FPGA '98\n"
	Initialization		"setup_cordic_block(stages, angle_bits, angle_frac_bits, xy_bits, xy_frac_bits);\n\n"
	SelfModifiable		"on"
	Display			"% calculate gain\ngain = 1;\nfor i=0:stages\n    gain = gain*(sqrt((1+2^(-2*i))));\nend\ncolor('w');image("
	"imread('dspba_prim.jpg'));\nfprintf('CORDIC\\n(pi/2 to -pi/2)\\ngain=%1.4f\\niterations=%i',gain,stages+1);\n\nport_l"
	"abel('input',1,'v_in'); \nport_label('input',2,'c_in'); \nport_label('input',3,'x_in');\nport_label('input',4,'y_in')"
	"; \nport_label('input',5,'p_in'); \nport_label('input',6,'mode'); \nport_label('output',1,'v_out'); \nport_label('out"
	"put',2,'c_out'); \nport_label('output',3,'x_out');\nport_label('output',4,'y_out'); \nport_label('output',5,'p_out');"
	" \n\n\n\n\n"
	IconFrame		"off"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  5
	  Object {
	    $ObjectID		    19
	    Type		    "edit"
	    Name		    "stages"
	    Prompt		    "stages"
	    Value		    "16"
	  }
	  Object {
	    $ObjectID		    20
	    Type		    "edit"
	    Name		    "angle_bits"
	    Prompt		    "Angle bits"
	    Value		    "16"
	  }
	  Object {
	    $ObjectID		    21
	    Type		    "edit"
	    Name		    "angle_frac_bits"
	    Prompt		    "Angle fractional bits"
	    Value		    "14"
	  }
	  Object {
	    $ObjectID		    22
	    Type		    "edit"
	    Name		    "xy_bits"
	    Prompt		    "XY bits"
	    Value		    "16"
	  }
	  Object {
	    $ObjectID		    23
	    Type		    "edit"
	    Name		    "xy_frac_bits"
	    Prompt		    "XY fractional bits"
	    Value		    "14"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"Cordic"
	Location		[227, 52, 1676, 1659]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"16385"
	Block {
	  BlockType		  Inport
	  Name			  "av"
	  SID			  "46:15847"
	  Position		  [15, 38, 45, 52]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "ac"
	  SID			  "46:15848"
	  Position		  [15, 73, 45, 87]
	  ZOrder		  -2
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "xin"
	  SID			  "46:15849"
	  Position		  [15, 193, 45, 207]
	  ZOrder		  -3
	  Port			  "3"
	  IconDisplay		  "Port number"
	  Port {
	    PortNumber		    1
	    Name		    "a"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Inport
	  Name			  "yin"
	  SID			  "46:15850"
	  Position		  [15, 228, 45, 242]
	  ZOrder		  -4
	  Port			  "4"
	  IconDisplay		  "Port number"
	  Port {
	    PortNumber		    1
	    Name		    "b"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Inport
	  Name			  "pin"
	  SID			  "46:15851"
	  Position		  [15, 263, 45, 277]
	  ZOrder		  -5
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "v"
	  SID			  "46:15852"
	  Position		  [1870, 113, 1900, 127]
	  ZOrder		  -6
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux1"
	  SID			  "46:15853"
	  Ports			  [3, 1]
	  Position		  [1975, 103, 2025, 207]
	  ZOrder		  -7
	  LibraryVersion	  "1.426"
	  SourceBlock		  "DSPBAPrim/Mux"
	  SourceType		  "DSP Builder Advanced Blockset primitive"
	  primtype		  "mux"
	  nInputs		  "evalAionMaskParam(gcb,'value',1)+1"
	  nOutputs		  "1"
	  omode			  "Inherit via internal rule"
	  otype			  "sfix(16)"
	  scale			  "2^-15"
	  rndmethod		  "Unbiased"
	  factor		  "1"
	  satmethod		  "Symmetric"
	  shift_vec		  "[0 1 2 -1]"
	  value			  "2"
	  inPortNames		  "['s'; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
	  outPortNames		  "[' ']"
	  dspbaimage		  "dspba_prim.jpg"
	  text			  "fprintf('%s', primtype);"
	  style			  "Optimised"
	  visibilities		  "1032"
	  version		  "20131025"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux2"
	  SID			  "46:15854"
	  Ports			  [3, 1]
	  Position		  [1975, 253, 2025, 357]
	  ZOrder		  -8
	  LibraryVersion	  "1.426"
	  SourceBlock		  "DSPBAPrim/Mux"
	  SourceType		  "DSP Builder Advanced Blockset primitive"
	  primtype		  "mux"
	  nInputs		  "evalAionMaskParam(gcb,'value',1)+1"
	  nOutputs		  "1"
	  omode			  "Inherit via internal rule"
	  otype			  "sfix(16)"
	  scale			  "2^-15"
	  rndmethod		  "Unbiased"
	  factor		  "1"
	  satmethod		  "Symmetric"
	  shift_vec		  "[0 1 2 -1]"
	  value			  "2"
	  inPortNames		  "['s'; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
	  outPortNames		  "[' ']"
	  dspbaimage		  "dspba_prim.jpg"
	  text			  "fprintf('%s', primtype);"
	  style			  "Optimised"
	  visibilities		  "1032"
	  version		  "20131025"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux3"
	  SID			  "46:15855"
	  Ports			  [3, 1]
	  Position		  [1975, 428, 2025, 532]
	  ZOrder		  -9
	  LibraryVersion	  "1.426"
	  SourceBlock		  "DSPBAPrim/Mux"
	  SourceType		  "DSP Builder Advanced Blockset primitive"
	  primtype		  "mux"
	  nInputs		  "evalAionMaskParam(gcb,'value',1)+1"
	  nOutputs		  "1"
	  omode			  "Inherit via internal rule"
	  otype			  "sfix(16)"
	  scale			  "2^-15"
	  rndmethod		  "Unbiased"
	  factor		  "1"
	  satmethod		  "Symmetric"
	  shift_vec		  "[0 1 2 -1]"
	  value			  "2"
	  inPortNames		  "['s'; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
	  outPortNames		  "[' ']"
	  dspbaimage		  "dspba_prim.jpg"
	  text			  "fprintf('%s', primtype);"
	  style			  "Optimised"
	  visibilities		  "1032"
	  version		  "20131025"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Rotate0"
	  SID			  "46:16352"
	  Ports			  [3, 3]
	  Position		  [300, 137, 345, 243]
	  ZOrder		  1
	  LibraryVersion	  "1.14"
	  SourceBlock		  "cordic_lib/Rotate"
	  SourceType		  ""
	  stage			  "0"
	  angle_bits		  "16"
	  angle_frac_bits	  "14"
	  xy_bits		  "16"
	  xy_frac_bits		  "14"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Rotate1"
	  SID			  "46:16354"
	  Ports			  [3, 3]
	  Position		  [390, 137, 440, 243]
	  ZOrder		  3
	  LibraryVersion	  "1.14"
	  SourceBlock		  "cordic_lib/Rotate"
	  SourceType		  ""
	  stage			  "1"
	  angle_bits		  "16"
	  angle_frac_bits	  "14"
	  xy_bits		  "16"
	  xy_frac_bits		  "14"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Rotate10"
	  SID			  "46:16372"
	  Ports			  [3, 3]
	  Position		  [1220, 137, 1265, 243]
	  ZOrder		  21
	  LibraryVersion	  "1.14"
	  SourceBlock		  "cordic_lib/Rotate"
	  SourceType		  ""
	  stage			  "10"
	  angle_bits		  "16"
	  angle_frac_bits	  "14"
	  xy_bits		  "16"
	  xy_frac_bits		  "14"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Rotate11"
	  SID			  "46:16374"
	  Ports			  [3, 3]
	  Position		  [1310, 137, 1360, 243]
	  ZOrder		  23
	  LibraryVersion	  "1.14"
	  SourceBlock		  "cordic_lib/Rotate"
	  SourceType		  ""
	  stage			  "11"
	  angle_bits		  "16"
	  angle_frac_bits	  "14"
	  xy_bits		  "16"
	  xy_frac_bits		  "14"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Rotate12"
	  SID			  "46:16376"
	  Ports			  [3, 3]
	  Position		  [1405, 137, 1450, 243]
	  ZOrder		  25
	  LibraryVersion	  "1.14"
	  SourceBlock		  "cordic_lib/Rotate"
	  SourceType		  ""
	  stage			  "12"
	  angle_bits		  "16"
	  angle_frac_bits	  "14"
	  xy_bits		  "16"
	  xy_frac_bits		  "14"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Rotate13"
	  SID			  "46:16378"
	  Ports			  [3, 3]
	  Position		  [1495, 137, 1540, 243]
	  ZOrder		  27
	  LibraryVersion	  "1.14"
	  SourceBlock		  "cordic_lib/Rotate"
	  SourceType		  ""
	  stage			  "13"
	  angle_bits		  "16"
	  angle_frac_bits	  "14"
	  xy_bits		  "16"
	  xy_frac_bits		  "14"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Rotate14"
	  SID			  "46:16380"
	  Ports			  [3, 3]
	  Position		  [1590, 137, 1635, 243]
	  ZOrder		  29
	  LibraryVersion	  "1.14"
	  SourceBlock		  "cordic_lib/Rotate"
	  SourceType		  ""
	  stage			  "14"
	  angle_bits		  "16"
	  angle_frac_bits	  "14"
	  xy_bits		  "16"
	  xy_frac_bits		  "14"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Rotate15"
	  SID			  "46:16382"
	  Ports			  [3, 3]
	  Position		  [1680, 137, 1725, 243]
	  ZOrder		  31
	  LibraryVersion	  "1.14"
	  SourceBlock		  "cordic_lib/Rotate"
	  SourceType		  ""
	  stage			  "15"
	  angle_bits		  "16"
	  angle_frac_bits	  "14"
	  xy_bits		  "16"
	  xy_frac_bits		  "14"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Rotate16"
	  SID			  "46:16384"
	  Ports			  [3, 3]
	  Position		  [1770, 137, 1820, 243]
	  ZOrder		  33
	  LibraryVersion	  "1.14"
	  SourceBlock		  "cordic_lib/Rotate"
	  SourceType		  ""
	  stage			  "16"
	  angle_bits		  "16"
	  angle_frac_bits	  "14"
	  xy_bits		  "16"
	  xy_frac_bits		  "14"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Rotate2"
	  SID			  "46:16356"
	  Ports			  [3, 3]
	  Position		  [485, 137, 530, 243]
	  ZOrder		  5
	  LibraryVersion	  "1.14"
	  SourceBlock		  "cordic_lib/Rotate"
	  SourceType		  ""
	  stage			  "2"
	  angle_bits		  "16"
	  angle_frac_bits	  "14"
	  xy_bits		  "16"
	  xy_frac_bits		  "14"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Rotate3"
	  SID			  "46:16358"
	  Ports			  [3, 3]
	  Position		  [575, 137, 620, 243]
	  ZOrder		  7
	  LibraryVersion	  "1.14"
	  SourceBlock		  "cordic_lib/Rotate"
	  SourceType		  ""
	  stage			  "3"
	  angle_bits		  "16"
	  angle_frac_bits	  "14"
	  xy_bits		  "16"
	  xy_frac_bits		  "14"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Rotate4"
	  SID			  "46:16360"
	  Ports			  [3, 3]
	  Position		  [670, 137, 715, 243]
	  ZOrder		  9
	  LibraryVersion	  "1.14"
	  SourceBlock		  "cordic_lib/Rotate"
	  SourceType		  ""
	  stage			  "4"
	  angle_bits		  "16"
	  angle_frac_bits	  "14"
	  xy_bits		  "16"
	  xy_frac_bits		  "14"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Rotate5"
	  SID			  "46:16362"
	  Ports			  [3, 3]
	  Position		  [760, 137, 805, 243]
	  ZOrder		  11
	  LibraryVersion	  "1.14"
	  SourceBlock		  "cordic_lib/Rotate"
	  SourceType		  ""
	  stage			  "5"
	  angle_bits		  "16"
	  angle_frac_bits	  "14"
	  xy_bits		  "16"
	  xy_frac_bits		  "14"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Rotate6"
	  SID			  "46:16364"
	  Ports			  [3, 3]
	  Position		  [850, 137, 900, 243]
	  ZOrder		  13
	  LibraryVersion	  "1.14"
	  SourceBlock		  "cordic_lib/Rotate"
	  SourceType		  ""
	  stage			  "6"
	  angle_bits		  "16"
	  angle_frac_bits	  "14"
	  xy_bits		  "16"
	  xy_frac_bits		  "14"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Rotate7"
	  SID			  "46:16366"
	  Ports			  [3, 3]
	  Position		  [945, 137, 990, 243]
	  ZOrder		  15
	  LibraryVersion	  "1.14"
	  SourceBlock		  "cordic_lib/Rotate"
	  SourceType		  ""
	  stage			  "7"
	  angle_bits		  "16"
	  angle_frac_bits	  "14"
	  xy_bits		  "16"
	  xy_frac_bits		  "14"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Rotate8"
	  SID			  "46:16368"
	  Ports			  [3, 3]
	  Position		  [1035, 137, 1080, 243]
	  ZOrder		  17
	  LibraryVersion	  "1.14"
	  SourceBlock		  "cordic_lib/Rotate"
	  SourceType		  ""
	  stage			  "8"
	  angle_bits		  "16"
	  angle_frac_bits	  "14"
	  xy_bits		  "16"
	  xy_frac_bits		  "14"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Rotate9"
	  SID			  "46:16370"
	  Ports			  [3, 3]
	  Position		  [1130, 137, 1175, 243]
	  ZOrder		  19
	  LibraryVersion	  "1.14"
	  SourceBlock		  "cordic_lib/Rotate"
	  SourceType		  ""
	  stage			  "9"
	  angle_bits		  "16"
	  angle_frac_bits	  "14"
	  xy_bits		  "16"
	  xy_frac_bits		  "14"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Vector0"
	  SID			  "46:16353"
	  Ports			  [3, 3]
	  Position		  [300, 287, 345, 393]
	  ZOrder		  2
	  LibraryVersion	  "1.14"
	  SourceBlock		  "cordic_lib/Vector"
	  SourceType		  ""
	  stage			  "0"
	  angle_bits		  "16"
	  angle_frac_bits	  "14"
	  xy_bits		  "16"
	  xy_frac_bits		  "14"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Vector1"
	  SID			  "46:16355"
	  Ports			  [3, 3]
	  Position		  [390, 287, 440, 393]
	  ZOrder		  4
	  LibraryVersion	  "1.14"
	  SourceBlock		  "cordic_lib/Vector"
	  SourceType		  ""
	  stage			  "1"
	  angle_bits		  "16"
	  angle_frac_bits	  "14"
	  xy_bits		  "16"
	  xy_frac_bits		  "14"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Vector10"
	  SID			  "46:16373"
	  Ports			  [3, 3]
	  Position		  [1220, 287, 1265, 393]
	  ZOrder		  22
	  LibraryVersion	  "1.14"
	  SourceBlock		  "cordic_lib/Vector"
	  SourceType		  ""
	  stage			  "10"
	  angle_bits		  "16"
	  angle_frac_bits	  "14"
	  xy_bits		  "16"
	  xy_frac_bits		  "14"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Vector11"
	  SID			  "46:16375"
	  Ports			  [3, 3]
	  Position		  [1310, 287, 1360, 393]
	  ZOrder		  24
	  LibraryVersion	  "1.14"
	  SourceBlock		  "cordic_lib/Vector"
	  SourceType		  ""
	  stage			  "11"
	  angle_bits		  "16"
	  angle_frac_bits	  "14"
	  xy_bits		  "16"
	  xy_frac_bits		  "14"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Vector12"
	  SID			  "46:16377"
	  Ports			  [3, 3]
	  Position		  [1405, 287, 1450, 393]
	  ZOrder		  26
	  LibraryVersion	  "1.14"
	  SourceBlock		  "cordic_lib/Vector"
	  SourceType		  ""
	  stage			  "12"
	  angle_bits		  "16"
	  angle_frac_bits	  "14"
	  xy_bits		  "16"
	  xy_frac_bits		  "14"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Vector13"
	  SID			  "46:16379"
	  Ports			  [3, 3]
	  Position		  [1495, 287, 1540, 393]
	  ZOrder		  28
	  LibraryVersion	  "1.14"
	  SourceBlock		  "cordic_lib/Vector"
	  SourceType		  ""
	  stage			  "13"
	  angle_bits		  "16"
	  angle_frac_bits	  "14"
	  xy_bits		  "16"
	  xy_frac_bits		  "14"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Vector14"
	  SID			  "46:16381"
	  Ports			  [3, 3]
	  Position		  [1590, 287, 1635, 393]
	  ZOrder		  30
	  LibraryVersion	  "1.14"
	  SourceBlock		  "cordic_lib/Vector"
	  SourceType		  ""
	  stage			  "14"
	  angle_bits		  "16"
	  angle_frac_bits	  "14"
	  xy_bits		  "16"
	  xy_frac_bits		  "14"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Vector15"
	  SID			  "46:16383"
	  Ports			  [3, 3]
	  Position		  [1680, 287, 1725, 393]
	  ZOrder		  32
	  LibraryVersion	  "1.14"
	  SourceBlock		  "cordic_lib/Vector"
	  SourceType		  ""
	  stage			  "15"
	  angle_bits		  "16"
	  angle_frac_bits	  "14"
	  xy_bits		  "16"
	  xy_frac_bits		  "14"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Vector16"
	  SID			  "46:16385"
	  Ports			  [3, 3]
	  Position		  [1770, 287, 1820, 393]
	  ZOrder		  34
	  LibraryVersion	  "1.14"
	  SourceBlock		  "cordic_lib/Vector"
	  SourceType		  ""
	  stage			  "16"
	  angle_bits		  "16"
	  angle_frac_bits	  "14"
	  xy_bits		  "16"
	  xy_frac_bits		  "14"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Vector2"
	  SID			  "46:16357"
	  Ports			  [3, 3]
	  Position		  [485, 287, 530, 393]
	  ZOrder		  6
	  LibraryVersion	  "1.14"
	  SourceBlock		  "cordic_lib/Vector"
	  SourceType		  ""
	  stage			  "2"
	  angle_bits		  "16"
	  angle_frac_bits	  "14"
	  xy_bits		  "16"
	  xy_frac_bits		  "14"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Vector3"
	  SID			  "46:16359"
	  Ports			  [3, 3]
	  Position		  [575, 287, 620, 393]
	  ZOrder		  8
	  LibraryVersion	  "1.14"
	  SourceBlock		  "cordic_lib/Vector"
	  SourceType		  ""
	  stage			  "3"
	  angle_bits		  "16"
	  angle_frac_bits	  "14"
	  xy_bits		  "16"
	  xy_frac_bits		  "14"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Vector4"
	  SID			  "46:16361"
	  Ports			  [3, 3]
	  Position		  [670, 287, 715, 393]
	  ZOrder		  10
	  LibraryVersion	  "1.14"
	  SourceBlock		  "cordic_lib/Vector"
	  SourceType		  ""
	  stage			  "4"
	  angle_bits		  "16"
	  angle_frac_bits	  "14"
	  xy_bits		  "16"
	  xy_frac_bits		  "14"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Vector5"
	  SID			  "46:16363"
	  Ports			  [3, 3]
	  Position		  [760, 287, 805, 393]
	  ZOrder		  12
	  LibraryVersion	  "1.14"
	  SourceBlock		  "cordic_lib/Vector"
	  SourceType		  ""
	  stage			  "5"
	  angle_bits		  "16"
	  angle_frac_bits	  "14"
	  xy_bits		  "16"
	  xy_frac_bits		  "14"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Vector6"
	  SID			  "46:16365"
	  Ports			  [3, 3]
	  Position		  [850, 287, 900, 393]
	  ZOrder		  14
	  LibraryVersion	  "1.14"
	  SourceBlock		  "cordic_lib/Vector"
	  SourceType		  ""
	  stage			  "6"
	  angle_bits		  "16"
	  angle_frac_bits	  "14"
	  xy_bits		  "16"
	  xy_frac_bits		  "14"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Vector7"
	  SID			  "46:16367"
	  Ports			  [3, 3]
	  Position		  [945, 287, 990, 393]
	  ZOrder		  16
	  LibraryVersion	  "1.14"
	  SourceBlock		  "cordic_lib/Vector"
	  SourceType		  ""
	  stage			  "7"
	  angle_bits		  "16"
	  angle_frac_bits	  "14"
	  xy_bits		  "16"
	  xy_frac_bits		  "14"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Vector8"
	  SID			  "46:16369"
	  Ports			  [3, 3]
	  Position		  [1035, 287, 1080, 393]
	  ZOrder		  18
	  LibraryVersion	  "1.14"
	  SourceBlock		  "cordic_lib/Vector"
	  SourceType		  ""
	  stage			  "8"
	  angle_bits		  "16"
	  angle_frac_bits	  "14"
	  xy_bits		  "16"
	  xy_frac_bits		  "14"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Vector9"
	  SID			  "46:16371"
	  Ports			  [3, 3]
	  Position		  [1130, 287, 1175, 393]
	  ZOrder		  20
	  LibraryVersion	  "1.14"
	  SourceBlock		  "cordic_lib/Vector"
	  SourceType		  ""
	  stage			  "9"
	  angle_bits		  "16"
	  angle_frac_bits	  "14"
	  xy_bits		  "16"
	  xy_frac_bits		  "14"
	}
	Block {
	  BlockType		  Outport
	  Name			  "qv"
	  SID			  "46:15856"
	  Position		  [2070, 38, 2100, 52]
	  ZOrder		  -44
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "qc"
	  SID			  "46:15857"
	  Position		  [2070, 73, 2100, 87]
	  ZOrder		  -45
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "xout"
	  SID			  "46:15858"
	  Position		  [2070, 148, 2100, 162]
	  ZOrder		  -46
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "yout"
	  SID			  "46:15859"
	  Position		  [2070, 298, 2100, 312]
	  ZOrder		  -47
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "pout"
	  SID			  "46:15860"
	  Position		  [2070, 473, 2100, 487]
	  ZOrder		  -48
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Line {
	  ZOrder		  1
	  SrcBlock		  "av"
	  SrcPort		  1
	  DstBlock		  "qv"
	  DstPort		  1
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "ac"
	  SrcPort		  1
	  DstBlock		  "qc"
	  DstPort		  1
	}
	Line {
	  Name			  "a"
	  ZOrder		  3
	  SrcBlock		  "xin"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    4
	    Labels		    [1, 0]
	    DstBlock		    "Rotate0"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    5
	    Labels		    [0, 0]
	    DstBlock		    "Vector0"
	    DstPort		    1
	  }
	}
	Line {
	  Name			  "b"
	  ZOrder		  6
	  SrcBlock		  "yin"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    7
	    Labels		    [1, 0]
	    DstBlock		    "Rotate0"
	    DstPort		    2
	  }
	  Branch {
	    ZOrder		    8
	    Labels		    [0, 0]
	    DstBlock		    "Vector0"
	    DstPort		    2
	  }
	}
	Line {
	  ZOrder		  9
	  SrcBlock		  "pin"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    10
	    DstBlock		    "Rotate0"
	    DstPort		    3
	  }
	  Branch {
	    ZOrder		    11
	    DstBlock		    "Vector0"
	    DstPort		    3
	  }
	}
	Line {
	  ZOrder		  12
	  SrcBlock		  "Rotate0"
	  SrcPort		  1
	  DstBlock		  "Rotate1"
	  DstPort		  1
	}
	Line {
	  ZOrder		  13
	  SrcBlock		  "Vector0"
	  SrcPort		  1
	  DstBlock		  "Vector1"
	  DstPort		  1
	}
	Line {
	  ZOrder		  14
	  SrcBlock		  "Rotate0"
	  SrcPort		  2
	  DstBlock		  "Rotate1"
	  DstPort		  2
	}
	Line {
	  ZOrder		  15
	  SrcBlock		  "Vector0"
	  SrcPort		  2
	  DstBlock		  "Vector1"
	  DstPort		  2
	}
	Line {
	  ZOrder		  16
	  SrcBlock		  "Rotate0"
	  SrcPort		  3
	  DstBlock		  "Rotate1"
	  DstPort		  3
	}
	Line {
	  ZOrder		  17
	  SrcBlock		  "Vector0"
	  SrcPort		  3
	  DstBlock		  "Vector1"
	  DstPort		  3
	}
	Line {
	  ZOrder		  18
	  SrcBlock		  "Rotate1"
	  SrcPort		  1
	  DstBlock		  "Rotate2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  19
	  SrcBlock		  "Vector1"
	  SrcPort		  1
	  DstBlock		  "Vector2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  20
	  SrcBlock		  "Rotate1"
	  SrcPort		  2
	  DstBlock		  "Rotate2"
	  DstPort		  2
	}
	Line {
	  ZOrder		  21
	  SrcBlock		  "Vector1"
	  SrcPort		  2
	  DstBlock		  "Vector2"
	  DstPort		  2
	}
	Line {
	  ZOrder		  22
	  SrcBlock		  "Rotate1"
	  SrcPort		  3
	  DstBlock		  "Rotate2"
	  DstPort		  3
	}
	Line {
	  ZOrder		  23
	  SrcBlock		  "Vector1"
	  SrcPort		  3
	  DstBlock		  "Vector2"
	  DstPort		  3
	}
	Line {
	  ZOrder		  24
	  SrcBlock		  "Rotate2"
	  SrcPort		  1
	  DstBlock		  "Rotate3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  25
	  SrcBlock		  "Vector2"
	  SrcPort		  1
	  DstBlock		  "Vector3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  26
	  SrcBlock		  "Rotate2"
	  SrcPort		  2
	  DstBlock		  "Rotate3"
	  DstPort		  2
	}
	Line {
	  ZOrder		  27
	  SrcBlock		  "Vector2"
	  SrcPort		  2
	  DstBlock		  "Vector3"
	  DstPort		  2
	}
	Line {
	  ZOrder		  28
	  SrcBlock		  "Rotate2"
	  SrcPort		  3
	  DstBlock		  "Rotate3"
	  DstPort		  3
	}
	Line {
	  ZOrder		  29
	  SrcBlock		  "Vector2"
	  SrcPort		  3
	  DstBlock		  "Vector3"
	  DstPort		  3
	}
	Line {
	  ZOrder		  30
	  SrcBlock		  "Rotate3"
	  SrcPort		  1
	  DstBlock		  "Rotate4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  31
	  SrcBlock		  "Vector3"
	  SrcPort		  1
	  DstBlock		  "Vector4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  32
	  SrcBlock		  "Rotate3"
	  SrcPort		  2
	  DstBlock		  "Rotate4"
	  DstPort		  2
	}
	Line {
	  ZOrder		  33
	  SrcBlock		  "Vector3"
	  SrcPort		  2
	  DstBlock		  "Vector4"
	  DstPort		  2
	}
	Line {
	  ZOrder		  34
	  SrcBlock		  "Rotate3"
	  SrcPort		  3
	  DstBlock		  "Rotate4"
	  DstPort		  3
	}
	Line {
	  ZOrder		  35
	  SrcBlock		  "Vector3"
	  SrcPort		  3
	  DstBlock		  "Vector4"
	  DstPort		  3
	}
	Line {
	  ZOrder		  36
	  SrcBlock		  "Rotate4"
	  SrcPort		  1
	  DstBlock		  "Rotate5"
	  DstPort		  1
	}
	Line {
	  ZOrder		  37
	  SrcBlock		  "Vector4"
	  SrcPort		  1
	  DstBlock		  "Vector5"
	  DstPort		  1
	}
	Line {
	  ZOrder		  38
	  SrcBlock		  "Rotate4"
	  SrcPort		  2
	  DstBlock		  "Rotate5"
	  DstPort		  2
	}
	Line {
	  ZOrder		  39
	  SrcBlock		  "Vector4"
	  SrcPort		  2
	  DstBlock		  "Vector5"
	  DstPort		  2
	}
	Line {
	  ZOrder		  40
	  SrcBlock		  "Rotate4"
	  SrcPort		  3
	  DstBlock		  "Rotate5"
	  DstPort		  3
	}
	Line {
	  ZOrder		  41
	  SrcBlock		  "Vector4"
	  SrcPort		  3
	  DstBlock		  "Vector5"
	  DstPort		  3
	}
	Line {
	  ZOrder		  42
	  SrcBlock		  "Rotate5"
	  SrcPort		  1
	  DstBlock		  "Rotate6"
	  DstPort		  1
	}
	Line {
	  ZOrder		  43
	  SrcBlock		  "Vector5"
	  SrcPort		  1
	  DstBlock		  "Vector6"
	  DstPort		  1
	}
	Line {
	  ZOrder		  44
	  SrcBlock		  "Rotate5"
	  SrcPort		  2
	  DstBlock		  "Rotate6"
	  DstPort		  2
	}
	Line {
	  ZOrder		  45
	  SrcBlock		  "Vector5"
	  SrcPort		  2
	  DstBlock		  "Vector6"
	  DstPort		  2
	}
	Line {
	  ZOrder		  46
	  SrcBlock		  "Rotate5"
	  SrcPort		  3
	  DstBlock		  "Rotate6"
	  DstPort		  3
	}
	Line {
	  ZOrder		  47
	  SrcBlock		  "Vector5"
	  SrcPort		  3
	  DstBlock		  "Vector6"
	  DstPort		  3
	}
	Line {
	  ZOrder		  48
	  SrcBlock		  "Rotate6"
	  SrcPort		  1
	  DstBlock		  "Rotate7"
	  DstPort		  1
	}
	Line {
	  ZOrder		  49
	  SrcBlock		  "Vector6"
	  SrcPort		  1
	  DstBlock		  "Vector7"
	  DstPort		  1
	}
	Line {
	  ZOrder		  50
	  SrcBlock		  "Rotate6"
	  SrcPort		  2
	  DstBlock		  "Rotate7"
	  DstPort		  2
	}
	Line {
	  ZOrder		  51
	  SrcBlock		  "Vector6"
	  SrcPort		  2
	  DstBlock		  "Vector7"
	  DstPort		  2
	}
	Line {
	  ZOrder		  52
	  SrcBlock		  "Rotate6"
	  SrcPort		  3
	  DstBlock		  "Rotate7"
	  DstPort		  3
	}
	Line {
	  ZOrder		  53
	  SrcBlock		  "Vector6"
	  SrcPort		  3
	  DstBlock		  "Vector7"
	  DstPort		  3
	}
	Line {
	  ZOrder		  54
	  SrcBlock		  "Rotate7"
	  SrcPort		  1
	  DstBlock		  "Rotate8"
	  DstPort		  1
	}
	Line {
	  ZOrder		  55
	  SrcBlock		  "Vector7"
	  SrcPort		  1
	  DstBlock		  "Vector8"
	  DstPort		  1
	}
	Line {
	  ZOrder		  56
	  SrcBlock		  "Rotate7"
	  SrcPort		  2
	  DstBlock		  "Rotate8"
	  DstPort		  2
	}
	Line {
	  ZOrder		  57
	  SrcBlock		  "Vector7"
	  SrcPort		  2
	  DstBlock		  "Vector8"
	  DstPort		  2
	}
	Line {
	  ZOrder		  58
	  SrcBlock		  "Rotate7"
	  SrcPort		  3
	  DstBlock		  "Rotate8"
	  DstPort		  3
	}
	Line {
	  ZOrder		  59
	  SrcBlock		  "Vector7"
	  SrcPort		  3
	  DstBlock		  "Vector8"
	  DstPort		  3
	}
	Line {
	  ZOrder		  60
	  SrcBlock		  "Rotate8"
	  SrcPort		  1
	  DstBlock		  "Rotate9"
	  DstPort		  1
	}
	Line {
	  ZOrder		  61
	  SrcBlock		  "Vector8"
	  SrcPort		  1
	  DstBlock		  "Vector9"
	  DstPort		  1
	}
	Line {
	  ZOrder		  62
	  SrcBlock		  "Rotate8"
	  SrcPort		  2
	  DstBlock		  "Rotate9"
	  DstPort		  2
	}
	Line {
	  ZOrder		  63
	  SrcBlock		  "Vector8"
	  SrcPort		  2
	  DstBlock		  "Vector9"
	  DstPort		  2
	}
	Line {
	  ZOrder		  64
	  SrcBlock		  "Rotate8"
	  SrcPort		  3
	  DstBlock		  "Rotate9"
	  DstPort		  3
	}
	Line {
	  ZOrder		  65
	  SrcBlock		  "Vector8"
	  SrcPort		  3
	  DstBlock		  "Vector9"
	  DstPort		  3
	}
	Line {
	  ZOrder		  66
	  SrcBlock		  "Rotate9"
	  SrcPort		  1
	  DstBlock		  "Rotate10"
	  DstPort		  1
	}
	Line {
	  ZOrder		  67
	  SrcBlock		  "Vector9"
	  SrcPort		  1
	  DstBlock		  "Vector10"
	  DstPort		  1
	}
	Line {
	  ZOrder		  68
	  SrcBlock		  "Rotate9"
	  SrcPort		  2
	  DstBlock		  "Rotate10"
	  DstPort		  2
	}
	Line {
	  ZOrder		  69
	  SrcBlock		  "Vector9"
	  SrcPort		  2
	  DstBlock		  "Vector10"
	  DstPort		  2
	}
	Line {
	  ZOrder		  70
	  SrcBlock		  "Rotate9"
	  SrcPort		  3
	  DstBlock		  "Rotate10"
	  DstPort		  3
	}
	Line {
	  ZOrder		  71
	  SrcBlock		  "Vector9"
	  SrcPort		  3
	  DstBlock		  "Vector10"
	  DstPort		  3
	}
	Line {
	  ZOrder		  72
	  SrcBlock		  "Rotate10"
	  SrcPort		  1
	  DstBlock		  "Rotate11"
	  DstPort		  1
	}
	Line {
	  ZOrder		  73
	  SrcBlock		  "Vector10"
	  SrcPort		  1
	  DstBlock		  "Vector11"
	  DstPort		  1
	}
	Line {
	  ZOrder		  74
	  SrcBlock		  "Rotate10"
	  SrcPort		  2
	  DstBlock		  "Rotate11"
	  DstPort		  2
	}
	Line {
	  ZOrder		  75
	  SrcBlock		  "Vector10"
	  SrcPort		  2
	  DstBlock		  "Vector11"
	  DstPort		  2
	}
	Line {
	  ZOrder		  76
	  SrcBlock		  "Rotate10"
	  SrcPort		  3
	  DstBlock		  "Rotate11"
	  DstPort		  3
	}
	Line {
	  ZOrder		  77
	  SrcBlock		  "Vector10"
	  SrcPort		  3
	  DstBlock		  "Vector11"
	  DstPort		  3
	}
	Line {
	  ZOrder		  78
	  SrcBlock		  "Rotate11"
	  SrcPort		  1
	  DstBlock		  "Rotate12"
	  DstPort		  1
	}
	Line {
	  ZOrder		  79
	  SrcBlock		  "Vector11"
	  SrcPort		  1
	  DstBlock		  "Vector12"
	  DstPort		  1
	}
	Line {
	  ZOrder		  80
	  SrcBlock		  "Rotate11"
	  SrcPort		  2
	  DstBlock		  "Rotate12"
	  DstPort		  2
	}
	Line {
	  ZOrder		  81
	  SrcBlock		  "Vector11"
	  SrcPort		  2
	  DstBlock		  "Vector12"
	  DstPort		  2
	}
	Line {
	  ZOrder		  82
	  SrcBlock		  "Rotate11"
	  SrcPort		  3
	  DstBlock		  "Rotate12"
	  DstPort		  3
	}
	Line {
	  ZOrder		  83
	  SrcBlock		  "Vector11"
	  SrcPort		  3
	  DstBlock		  "Vector12"
	  DstPort		  3
	}
	Line {
	  ZOrder		  84
	  SrcBlock		  "Rotate12"
	  SrcPort		  1
	  DstBlock		  "Rotate13"
	  DstPort		  1
	}
	Line {
	  ZOrder		  85
	  SrcBlock		  "Vector12"
	  SrcPort		  1
	  DstBlock		  "Vector13"
	  DstPort		  1
	}
	Line {
	  ZOrder		  86
	  SrcBlock		  "Rotate12"
	  SrcPort		  2
	  DstBlock		  "Rotate13"
	  DstPort		  2
	}
	Line {
	  ZOrder		  87
	  SrcBlock		  "Vector12"
	  SrcPort		  2
	  DstBlock		  "Vector13"
	  DstPort		  2
	}
	Line {
	  ZOrder		  88
	  SrcBlock		  "Rotate12"
	  SrcPort		  3
	  DstBlock		  "Rotate13"
	  DstPort		  3
	}
	Line {
	  ZOrder		  89
	  SrcBlock		  "Vector12"
	  SrcPort		  3
	  DstBlock		  "Vector13"
	  DstPort		  3
	}
	Line {
	  ZOrder		  90
	  SrcBlock		  "Rotate13"
	  SrcPort		  1
	  DstBlock		  "Rotate14"
	  DstPort		  1
	}
	Line {
	  ZOrder		  91
	  SrcBlock		  "Vector13"
	  SrcPort		  1
	  DstBlock		  "Vector14"
	  DstPort		  1
	}
	Line {
	  ZOrder		  92
	  SrcBlock		  "Rotate13"
	  SrcPort		  2
	  DstBlock		  "Rotate14"
	  DstPort		  2
	}
	Line {
	  ZOrder		  93
	  SrcBlock		  "Vector13"
	  SrcPort		  2
	  DstBlock		  "Vector14"
	  DstPort		  2
	}
	Line {
	  ZOrder		  94
	  SrcBlock		  "Rotate13"
	  SrcPort		  3
	  DstBlock		  "Rotate14"
	  DstPort		  3
	}
	Line {
	  ZOrder		  95
	  SrcBlock		  "Vector13"
	  SrcPort		  3
	  DstBlock		  "Vector14"
	  DstPort		  3
	}
	Line {
	  ZOrder		  96
	  SrcBlock		  "Rotate14"
	  SrcPort		  1
	  DstBlock		  "Rotate15"
	  DstPort		  1
	}
	Line {
	  ZOrder		  97
	  SrcBlock		  "Vector14"
	  SrcPort		  1
	  DstBlock		  "Vector15"
	  DstPort		  1
	}
	Line {
	  ZOrder		  98
	  SrcBlock		  "Rotate14"
	  SrcPort		  2
	  DstBlock		  "Rotate15"
	  DstPort		  2
	}
	Line {
	  ZOrder		  99
	  SrcBlock		  "Vector14"
	  SrcPort		  2
	  DstBlock		  "Vector15"
	  DstPort		  2
	}
	Line {
	  ZOrder		  100
	  SrcBlock		  "Rotate14"
	  SrcPort		  3
	  DstBlock		  "Rotate15"
	  DstPort		  3
	}
	Line {
	  ZOrder		  101
	  SrcBlock		  "Vector14"
	  SrcPort		  3
	  DstBlock		  "Vector15"
	  DstPort		  3
	}
	Line {
	  ZOrder		  102
	  SrcBlock		  "Rotate15"
	  SrcPort		  1
	  DstBlock		  "Rotate16"
	  DstPort		  1
	}
	Line {
	  ZOrder		  103
	  SrcBlock		  "Vector15"
	  SrcPort		  1
	  DstBlock		  "Vector16"
	  DstPort		  1
	}
	Line {
	  ZOrder		  104
	  SrcBlock		  "Rotate15"
	  SrcPort		  2
	  DstBlock		  "Rotate16"
	  DstPort		  2
	}
	Line {
	  ZOrder		  105
	  SrcBlock		  "Vector15"
	  SrcPort		  2
	  DstBlock		  "Vector16"
	  DstPort		  2
	}
	Line {
	  ZOrder		  106
	  SrcBlock		  "Rotate15"
	  SrcPort		  3
	  DstBlock		  "Rotate16"
	  DstPort		  3
	}
	Line {
	  ZOrder		  107
	  SrcBlock		  "Vector15"
	  SrcPort		  3
	  DstBlock		  "Vector16"
	  DstPort		  3
	}
	Line {
	  ZOrder		  108
	  SrcBlock		  "v"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    109
	    DstBlock		    "Mux1"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    110
	    DstBlock		    "Mux2"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    111
	    DstBlock		    "Mux3"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  112
	  SrcBlock		  "Rotate16"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  2
	}
	Line {
	  ZOrder		  113
	  SrcBlock		  "Vector16"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  3
	}
	Line {
	  ZOrder		  114
	  SrcBlock		  "Rotate16"
	  SrcPort		  2
	  DstBlock		  "Mux2"
	  DstPort		  2
	}
	Line {
	  ZOrder		  115
	  SrcBlock		  "Vector16"
	  SrcPort		  2
	  DstBlock		  "Mux2"
	  DstPort		  3
	}
	Line {
	  ZOrder		  116
	  SrcBlock		  "Rotate16"
	  SrcPort		  3
	  DstBlock		  "Mux3"
	  DstPort		  2
	}
	Line {
	  ZOrder		  117
	  SrcBlock		  "Vector16"
	  SrcPort		  3
	  DstBlock		  "Mux3"
	  DstPort		  3
	}
	Line {
	  ZOrder		  118
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  DstBlock		  "xout"
	  DstPort		  1
	}
	Line {
	  ZOrder		  119
	  SrcBlock		  "Mux2"
	  SrcPort		  1
	  DstBlock		  "yout"
	  DstPort		  1
	}
	Line {
	  ZOrder		  120
	  SrcBlock		  "Mux3"
	  SrcPort		  1
	  DstBlock		  "pout"
	  DstPort		  1
	}
	Annotation {
	  SID			  "46:16351"
	  Position		  [47, 418, 49, 432]
	  InternalMargins	  [0, 0, 0, 0]
	  FixedHeight		  off
	  FixedWidth		  off
	  ZOrder		  -1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Rotate"
      SID		      "1"
      Ports		      [3, 3]
      Position		      [515, 117, 570, 223]
      ZOrder		      -2
      LibraryVersion	      "*1.5"
      RequestExecContextInheritance off
      Variant		      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		24
	$ClassName		"Simulink.Mask"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  5
	  Object {
	    $ObjectID		    25
	    Type		    "edit"
	    Name		    "stage"
	    Prompt		    "stage"
	    Value		    "0"
	    Tunable		    "off"
	  }
	  Object {
	    $ObjectID		    26
	    Type		    "edit"
	    Name		    "angle_bits"
	    Prompt		    "Angle bit width"
	    Value		    "16"
	  }
	  Object {
	    $ObjectID		    27
	    Type		    "edit"
	    Name		    "angle_frac_bits"
	    Prompt		    "Angle fractional bits"
	    Value		    "14"
	  }
	  Object {
	    $ObjectID		    28
	    Type		    "edit"
	    Name		    "xy_bits"
	    Prompt		    "XY bit width"
	    Value		    "16"
	  }
	  Object {
	    $ObjectID		    29
	    Type		    "edit"
	    Name		    "xy_frac_bits"
	    Prompt		    "XY fractional bits"
	    Value		    "14"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"Rotate"
	Location		[142, 52, 1633, 1492]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"95"
	Block {
	  BlockType		  Inport
	  Name			  "x"
	  SID			  "2"
	  Position		  [30, 58, 60, 72]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "y"
	  SID			  "3"
	  Position		  [30, 103, 60, 117]
	  ZOrder		  -2
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "p"
	  SID			  "4"
	  Position		  [80, 1098, 110, 1112]
	  ZOrder		  -3
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Add"
	  SID			  "5"
	  Ports			  [2, 1]
	  Position		  [655, 270, 685, 365]
	  ZOrder		  -4
	  LibraryVersion	  "1.369"
	  SourceBlock		  "DSPBAPrim/Add"
	  SourceType		  "DSP Builder Advanced Blockset primitive"
	  primtype		  "add"
	  nInputs		  "evalAionMaskParam(gcb,'value',1)"
	  nOutputs		  "1"
	  omode			  "Inherit via internal rule"
	  otype			  "sfix(16)"
	  scale			  "2^-15"
	  rndmethod		  "Unbiased"
	  factor		  "1"
	  satmethod		  "Symmetric"
	  shift_vec		  "[0 1 2 -1]"
	  value			  "2"
	  inPortNames		  "[' '; ' ';]"
	  outPortNames		  "[' ']"
	  dspbaimage		  "dspba_prim.jpg"
	  text			  "fprintf('+');"
	  style			  "Optimised"
	  visibilities		  "1032"
	  version		  "20090731"
	  Port {
	    PortNumber		    1
	    Name		    "r"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Add1"
	  SID			  "6"
	  Ports			  [2, 1]
	  Position		  [660, 785, 690, 880]
	  ZOrder		  -5
	  LibraryVersion	  "1.369"
	  SourceBlock		  "DSPBAPrim/Add"
	  SourceType		  "DSP Builder Advanced Blockset primitive"
	  primtype		  "add"
	  nInputs		  "evalAionMaskParam(gcb,'value',1)"
	  nOutputs		  "1"
	  omode			  "Inherit via internal rule"
	  otype			  "sfix(16)"
	  scale			  "2^-15"
	  rndmethod		  "Unbiased"
	  factor		  "1"
	  satmethod		  "Symmetric"
	  shift_vec		  "[0 1 2 -1]"
	  value			  "2"
	  inPortNames		  "[' '; ' ';]"
	  outPortNames		  "[' ']"
	  dspbaimage		  "dspba_prim.jpg"
	  text			  "fprintf('+');"
	  style			  "Optimised"
	  visibilities		  "1032"
	  version		  "20090731"
	  Port {
	    PortNumber		    1
	    Name		    "r"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Add2"
	  SID			  "7"
	  Ports			  [2, 1]
	  Position		  [650, 1080, 680, 1175]
	  ZOrder		  -6
	  NamePlacement		  "alternate"
	  LibraryVersion	  "1.369"
	  SourceBlock		  "DSPBAPrim/Add"
	  SourceType		  "DSP Builder Advanced Blockset primitive"
	  primtype		  "add"
	  nInputs		  "evalAionMaskParam(gcb,'value',1)"
	  nOutputs		  "1"
	  omode			  "Inherit via internal rule"
	  otype			  "sfix(16)"
	  scale			  "2^-15"
	  rndmethod		  "Unbiased"
	  factor		  "1"
	  satmethod		  "Symmetric"
	  shift_vec		  "[0 1 2 -1]"
	  value			  "2"
	  inPortNames		  "[' '; ' ';]"
	  outPortNames		  "[' ']"
	  dspbaimage		  "dspba_prim.jpg"
	  text			  "fprintf('+');"
	  style			  "Optimised"
	  visibilities		  "1032"
	  version		  "20090731"
	  Port {
	    PortNumber		    1
	    Name		    "r"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "BitExtract1"
	  SID			  "45"
	  Ports			  [1, 1]
	  Position		  [602, 140, 628, 180]
	  ZOrder		  -7
	  BlockRotation		  270
	  BlockMirror		  on
	  ShowName		  off
	  LibraryVersion	  "1.369"
	  SourceBlock		  "DSPBAPrim/BitExtract"
	  SourceType		  "DSP Builder Advanced Blockset primitive"
	  primtype		  "bitextract"
	  nInputs		  "1"
	  nOutputs		  "1"
	  omode			  "Specify via dialog"
	  otype			  "sfix(xy_bits)"
	  scale			  "2^-(xy_frac_bits)"
	  rndmethod		  "Unbiased"
	  factor		  "1"
	  satmethod		  "Symmetric"
	  shift_vec		  "[0 1 2 -1]"
	  value			  "stage"
	  inPortNames		  "[' '; ' ';]"
	  outPortNames		  "[' ']"
	  dspbaimage		  "dspba_prim.jpg"
	  text			  "fprintf('..%d', value);"
	  style			  "Optimised"
	  visibilities		  "8 + 1024"
	  version		  "20090407"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BitExtract2"
	  SID			  "43"
	  Ports			  [1, 1]
	  Position		  [522, 140, 548, 180]
	  ZOrder		  -8
	  BlockRotation		  270
	  BlockMirror		  on
	  ShowName		  off
	  LibraryVersion	  "1.369"
	  SourceBlock		  "DSPBAPrim/BitExtract"
	  SourceType		  "DSP Builder Advanced Blockset primitive"
	  primtype		  "bitextract"
	  nInputs		  "1"
	  nOutputs		  "1"
	  omode			  "Specify via dialog"
	  otype			  "sfix(xy_bits)"
	  scale			  "2^-(xy_frac_bits)"
	  rndmethod		  "Unbiased"
	  factor		  "1"
	  satmethod		  "Symmetric"
	  shift_vec		  "[0 1 2 -1]"
	  value			  "stage"
	  inPortNames		  "[' '; ' ';]"
	  outPortNames		  "[' ']"
	  dspbaimage		  "dspba_prim.jpg"
	  text			  "fprintf('..%d', value);"
	  style			  "Optimised"
	  visibilities		  "8 + 1024"
	  version		  "20090407"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Const"
	  SID			  "10"
	  Ports			  [0, 1]
	  Position		  [355, 1132, 480, 1168]
	  ZOrder		  -9
	  LibraryVersion	  "1.369"
	  SourceBlock		  "DSPBAPrim/Const"
	  SourceType		  "DSP Builder Advanced Blockset primitive"
	  primtype		  "const"
	  nInputs		  "0"
	  nOutputs		  "1"
	  omode			  "Specify via dialog"
	  otype			  "sfix(angle_bits)"
	  scale			  "2^-(angle_frac_bits)"
	  rndmethod		  "Unbiased"
	  factor		  "1"
	  satmethod		  "Symmetric"
	  shift_vec		  "[0 1 2 -1]"
	  value			  "atan(2^-stage)"
	  inPortNames		  "['+'; '+';]"
	  outPortNames		  "[' ']"
	  dspbaimage		  "dspba_prim.jpg"
	  text			  "fprintf('%g', value);"
	  style			  "Optimised"
	  visibilities		  "8 + 1024"
	  version		  "20090407"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Not"
	  SID			  "11"
	  Ports			  [1, 1]
	  Position		  [385, 1025, 405, 1045]
	  ZOrder		  -10
	  BlockRotation		  270
	  LibraryVersion	  "1.369"
	  SourceBlock		  "DSPBAPrim/Not"
	  SourceType		  "DSP Builder Advanced Blockset primitive"
	  primtype		  "not"
	  nInputs		  "1"
	  nOutputs		  "1"
	  omode			  "Inherit via internal rule"
	  otype			  "sfix(16)"
	  scale			  "2^-15"
	  rndmethod		  "Unbiased"
	  factor		  "1"
	  satmethod		  "Symmetric"
	  shift_vec		  "[0 1 2 -1]"
	  value			  "0"
	  inPortNames		  "[' '; ' ';]"
	  outPortNames		  "[' ']"
	  dspbaimage		  "dspba_prim.jpg"
	  text			  "fprintf('~');"
	  style			  "Optimised"
	  visibilities		  "8"
	  version		  "20090407"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Sub"
	  SID			  "12"
	  Ports			  [2, 1]
	  Position		  [655, 386, 685, 479]
	  ZOrder		  -11
	  LibraryVersion	  "1.369"
	  SourceBlock		  "DSPBAPrim/Sub"
	  SourceType		  "DSP Builder Advanced Blockset primitive"
	  primtype		  "sub"
	  nInputs		  "2"
	  nOutputs		  "1"
	  omode			  "Inherit via internal rule"
	  otype			  "sfix(16)"
	  scale			  "2^-15"
	  rndmethod		  "Unbiased"
	  factor		  "1"
	  satmethod		  "Symmetric"
	  shift_vec		  "[0 1 2 -1]"
	  value			  "0"
	  inPortNames		  "['+'; '-';]"
	  outPortNames		  "[' ']"
	  dspbaimage		  "dspba_prim.jpg"
	  text			  "fprintf('-');"
	  style			  "Optimised"
	  visibilities		  "8"
	  version		  "20090407"
	  Port {
	    PortNumber		    1
	    Name		    "r"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Sub1"
	  SID			  "13"
	  Ports			  [2, 1]
	  Position		  [655, 671, 685, 764]
	  ZOrder		  -12
	  LibraryVersion	  "1.369"
	  SourceBlock		  "DSPBAPrim/Sub"
	  SourceType		  "DSP Builder Advanced Blockset primitive"
	  primtype		  "sub"
	  nInputs		  "2"
	  nOutputs		  "1"
	  omode			  "Inherit via internal rule"
	  otype			  "sfix(16)"
	  scale			  "2^-15"
	  rndmethod		  "Unbiased"
	  factor		  "1"
	  satmethod		  "Symmetric"
	  shift_vec		  "[0 1 2 -1]"
	  value			  "0"
	  inPortNames		  "['+'; '-';]"
	  outPortNames		  "[' ']"
	  dspbaimage		  "dspba_prim.jpg"
	  text			  "fprintf('-');"
	  style			  "Optimised"
	  visibilities		  "8"
	  version		  "20090407"
	  Port {
	    PortNumber		    1
	    Name		    "r"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Sub2"
	  SID			  "14"
	  Ports			  [2, 1]
	  Position		  [650, 1196, 680, 1289]
	  ZOrder		  -13
	  NamePlacement		  "alternate"
	  LibraryVersion	  "1.369"
	  SourceBlock		  "DSPBAPrim/Sub"
	  SourceType		  "DSP Builder Advanced Blockset primitive"
	  primtype		  "sub"
	  nInputs		  "2"
	  nOutputs		  "1"
	  omode			  "Inherit via internal rule"
	  otype			  "sfix(16)"
	  scale			  "2^-15"
	  rndmethod		  "Unbiased"
	  factor		  "1"
	  satmethod		  "Symmetric"
	  shift_vec		  "[0 1 2 -1]"
	  value			  "0"
	  inPortNames		  "['+'; '-';]"
	  outPortNames		  "[' ']"
	  dspbaimage		  "dspba_prim.jpg"
	  text			  "fprintf('-');"
	  style			  "Optimised"
	  visibilities		  "8"
	  version		  "20090407"
	  Port {
	    PortNumber		    1
	    Name		    "r"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "a_msb1"
	  SID			  "15"
	  Ports			  [1, 1]
	  Position		  [383, 1065, 407, 1080]
	  ZOrder		  -14
	  BlockRotation		  270
	  NamePlacement		  "alternate"
	  LibraryVersion	  "1.369"
	  SourceBlock		  "DSPBAPrim/BitExtract"
	  SourceType		  "DSP Builder Advanced Blockset primitive"
	  primtype		  "bitextract"
	  nInputs		  "1"
	  nOutputs		  "1"
	  omode			  "Specify via dialog"
	  otype			  "ufix(1)"
	  scale			  "2^-0"
	  rndmethod		  "Unbiased"
	  factor		  "1"
	  satmethod		  "Symmetric"
	  shift_vec		  "[0 1 2 -1]"
	  value			  "angle_bits-1"
	  inPortNames		  "[' '; ' ';]"
	  outPortNames		  "[' ']"
	  dspbaimage		  "dspba_prim.jpg"
	  text			  "fprintf('..%d', value);"
	  style			  "Optimised"
	  visibilities		  "8 + 1024"
	  version		  "20090407"
	}
	Block {
	  BlockType		  Reference
	  Name			  "pMux"
	  SID			  "16"
	  Ports			  [3, 1]
	  Position		  [795, 954, 845, 1306]
	  ZOrder		  -15
	  LibraryVersion	  "1.369"
	  SourceBlock		  "DSPBAPrim/Mux"
	  SourceType		  "DSP Builder Advanced Blockset primitive"
	  primtype		  "mux"
	  nInputs		  "evalAionMaskParam(gcb,'value',1)+1"
	  nOutputs		  "1"
	  omode			  "Inherit via internal rule"
	  otype			  "sfix(16)"
	  scale			  "2^-15"
	  rndmethod		  "Unbiased"
	  factor		  "1"
	  satmethod		  "Symmetric"
	  shift_vec		  "[0 1 2 -1]"
	  value			  "2"
	  inPortNames		  "['s'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8']"
	  outPortNames		  "[' ']"
	  dspbaimage		  "dspba_prim.jpg"
	  text			  "fprintf('%s', primtype);"
	  style			  "Optimised"
	  visibilities		  "1032"
	  version		  "20090623"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xMux"
	  SID			  "17"
	  Ports			  [3, 1]
	  Position		  [795, 144, 845, 496]
	  ZOrder		  -16
	  LibraryVersion	  "1.369"
	  SourceBlock		  "DSPBAPrim/Mux"
	  SourceType		  "DSP Builder Advanced Blockset primitive"
	  primtype		  "mux"
	  nInputs		  "evalAionMaskParam(gcb,'value',1)+1"
	  nOutputs		  "1"
	  omode			  "Inherit via internal rule"
	  otype			  "sfix(16)"
	  scale			  "2^-15"
	  rndmethod		  "Unbiased"
	  factor		  "1"
	  satmethod		  "Symmetric"
	  shift_vec		  "[0 1 2 -1]"
	  value			  "2"
	  inPortNames		  "['s'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8']"
	  outPortNames		  "[' ']"
	  dspbaimage		  "dspba_prim.jpg"
	  text			  "fprintf('%s', primtype);"
	  style			  "Optimised"
	  visibilities		  "1032"
	  version		  "20090623"
	}
	Block {
	  BlockType		  Reference
	  Name			  "yMux"
	  SID			  "18"
	  Ports			  [3, 1]
	  Position		  [795, 544, 845, 896]
	  ZOrder		  -17
	  LibraryVersion	  "1.369"
	  SourceBlock		  "DSPBAPrim/Mux"
	  SourceType		  "DSP Builder Advanced Blockset primitive"
	  primtype		  "mux"
	  nInputs		  "evalAionMaskParam(gcb,'value',1)+1"
	  nOutputs		  "1"
	  omode			  "Inherit via internal rule"
	  otype			  "sfix(16)"
	  scale			  "2^-15"
	  rndmethod		  "Unbiased"
	  factor		  "1"
	  satmethod		  "Symmetric"
	  shift_vec		  "[0 1 2 -1]"
	  value			  "2"
	  inPortNames		  "['s'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8']"
	  outPortNames		  "[' ']"
	  dspbaimage		  "dspba_prim.jpg"
	  text			  "fprintf('%s', primtype);"
	  style			  "Optimised"
	  visibilities		  "1032"
	  version		  "20090623"
	}
	Block {
	  BlockType		  Outport
	  Name			  "qx"
	  SID			  "19"
	  Position		  [1075, 313, 1105, 327]
	  ZOrder		  -18
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "qy"
	  SID			  "20"
	  Position		  [1075, 713, 1105, 727]
	  ZOrder		  -19
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "qp"
	  SID			  "21"
	  Position		  [1070, 1123, 1100, 1137]
	  ZOrder		  -20
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Line {
	  ZOrder		  1
	  SrcBlock		  "BitExtract2"
	  SrcPort		  1
	  Points		  [0, 555]
	  Branch {
	    ZOrder		    2
	    Points		    [0, 115]
	    DstBlock		    "Add1"
	    DstPort		    2
	  }
	  Branch {
	    ZOrder		    3
	    DstBlock		    "Sub1"
	    DstPort		    2
	  }
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "BitExtract1"
	  SrcPort		  1
	  Points		  [0, 155]
	  Branch {
	    ZOrder		    5
	    Points		    [0, 115]
	    DstBlock		    "Sub"
	    DstPort		    2
	  }
	  Branch {
	    ZOrder		    6
	    DstBlock		    "Add"
	    DstPort		    2
	  }
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "Const"
	  SrcPort		  1
	  Points		  [85, 0]
	  Branch {
	    ZOrder		    8
	    Points		    [0, 115]
	    DstBlock		    "Sub2"
	    DstPort		    2
	  }
	  Branch {
	    ZOrder		    9
	    DstBlock		    "Add2"
	    DstPort		    2
	  }
	}
	Line {
	  ZOrder		  10
	  SrcBlock		  "p"
	  SrcPort		  1
	  Points		  [0, 0; 280, 0]
	  Branch {
	    ZOrder		    11
	    Points		    [215, 0]
	    Branch {
	      ZOrder		      12
	      Points		      [0, 115]
	      DstBlock		      "Sub2"
	      DstPort		      1
	    }
	    Branch {
	      ZOrder		      13
	      DstBlock		      "Add2"
	      DstPort		      1
	    }
	  }
	  Branch {
	    ZOrder		    14
	    DstBlock		    "a_msb1"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  15
	  SrcBlock		  "pMux"
	  SrcPort		  1
	  DstBlock		  "qp"
	  DstPort		  1
	}
	Line {
	  Name			  "r"
	  ZOrder		  16
	  Labels		  [0, 0]
	  SrcBlock		  "Sub2"
	  SrcPort		  1
	  DstBlock		  "pMux"
	  DstPort		  3
	}
	Line {
	  Name			  "r"
	  ZOrder		  17
	  SrcBlock		  "Add2"
	  SrcPort		  1
	  DstBlock		  "pMux"
	  DstPort		  2
	}
	Line {
	  ZOrder		  18
	  SrcBlock		  "yMux"
	  SrcPort		  1
	  DstBlock		  "qy"
	  DstPort		  1
	}
	Line {
	  Name			  "r"
	  ZOrder		  19
	  Labels		  [0, 0]
	  SrcBlock		  "Add1"
	  SrcPort		  1
	  DstBlock		  "yMux"
	  DstPort		  3
	}
	Line {
	  Name			  "r"
	  ZOrder		  20
	  SrcBlock		  "Sub1"
	  SrcPort		  1
	  DstBlock		  "yMux"
	  DstPort		  2
	}
	Line {
	  ZOrder		  21
	  SrcBlock		  "xMux"
	  SrcPort		  1
	  DstBlock		  "qx"
	  DstPort		  1
	}
	Line {
	  Name			  "r"
	  ZOrder		  22
	  Labels		  [0, 0]
	  SrcBlock		  "Sub"
	  SrcPort		  1
	  DstBlock		  "xMux"
	  DstPort		  3
	}
	Line {
	  Name			  "r"
	  ZOrder		  23
	  SrcBlock		  "Add"
	  SrcPort		  1
	  DstBlock		  "xMux"
	  DstPort		  2
	}
	Line {
	  ZOrder		  24
	  SrcBlock		  "x"
	  SrcPort		  1
	  Points		  [440, 0]
	  Branch {
	    ZOrder		    25
	    Points		    [30, 0]
	    DstBlock		    "BitExtract2"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    26
	    Points		    [0, 230]
	    Branch {
	      ZOrder		      27
	      Points		      [0, 115]
	      DstBlock		      "Sub"
	      DstPort		      1
	    }
	    Branch {
	      ZOrder		      28
	      DstBlock		      "Add"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  ZOrder		  29
	  SrcBlock		  "y"
	  SrcPort		  1
	  Points		  [515, 0]
	  Branch {
	    ZOrder		    30
	    Points		    [35, 0]
	    DstBlock		    "BitExtract1"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    31
	    Points		    [0, 585]
	    Branch {
	      ZOrder		      32
	      Points		      [0, 115]
	      DstBlock		      "Add1"
	      DstPort		      1
	    }
	    Branch {
	      ZOrder		      33
	      DstBlock		      "Sub1"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  ZOrder		  34
	  SrcBlock		  "a_msb1"
	  SrcPort		  1
	  DstBlock		  "Not"
	  DstPort		  1
	}
	Line {
	  ZOrder		  35
	  SrcBlock		  "Not"
	  SrcPort		  1
	  Points		  [0, -5]
	  Branch {
	    ZOrder		    36
	    Points		    [0, -410]
	    Branch {
	      ZOrder		      37
	      Points		      [0, -400]
	      DstBlock		      "xMux"
	      DstPort		      1
	    }
	    Branch {
	      ZOrder		      38
	      DstBlock		      "yMux"
	      DstPort		      1
	    }
	  }
	  Branch {
	    ZOrder		    39
	    DstBlock		    "pMux"
	    DstPort		    1
	  }
	}
	Annotation {
	  SID			  "94"
	  Name			  "rotate mode"
	  Position		  [413, 27, 468, 41]
	  InternalMargins	  [0, 0, 0, 0]
	  FixedHeight		  off
	  FixedWidth		  off
	  ZOrder		  -1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Subsystem"
      SID		      "47"
      Ports		      [5, 5]
      Position		      [960, 118, 1075, 372]
      ZOrder		      -3
      LibraryVersion	      "*1.13"
      RequestExecContextInheritance off
      Variant		      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		30
	$ClassName		"Simulink.Mask"
	Initialization		"sys = gcb;\n\n% error trapping\nif (angle_bits-angle_frac_bits)<3\n    fprintf(['Warning (' sys ') n"
	"ot sufficient angle integer bits to represent full angle swing (-pi to pi)']);\nend\n\nif angle_bits < stages \n    f"
	"printf(['Warning (' sys ') #angle bits < stages behaviour may be unexpected']);\nend\n\nif xy_bits < stages \n    fpr"
	"intf(['Warning (' sys ') #xy bits < stages behaviour may be unexpected']);\nend"
	Display			"% calculate gain\ngain = 1;\nfor i=0:stages\n    gain = gain*(sqrt((1+2^(-2*i))));\nend\ncolor('w');image("
	"imread('dspba_prim.jpg'));\nfprintf('CORDIC\\nRotate\\n(pi to -pi)\\ngain=%1.4f\\niterations=%i',gain,stages+1);\npor"
	"t_label('input',1,'v_in'); \nport_label('input',2,'c_in'); \nport_label('input',3,'x_in');\nport_label('input',4,'y_i"
	"n'); \nport_label('input',5,'p_in'); \nport_label('output',1,'v_out'); \nport_label('output',2,'c_out'); \nport_label"
	"('output',3,'x_out');\nport_label('output',4,'y_out'); \nport_label('output',5,'p_out'); \n"
	IconFrame		"off"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  5
	  Object {
	    $ObjectID		    31
	    Type		    "edit"
	    Name		    "stages"
	    Prompt		    "stages "
	    Value		    "nco_angle_bits"
	  }
	  Object {
	    $ObjectID		    32
	    Type		    "edit"
	    Name		    "angle_bits"
	    Prompt		    "Angle bits"
	    Value		    "nco_angle_bits"
	  }
	  Object {
	    $ObjectID		    33
	    Type		    "edit"
	    Name		    "angle_frac_bits"
	    Prompt		    "Angle fractional bits"
	    Value		    "nco_angle_bits-3"
	  }
	  Object {
	    $ObjectID		    34
	    Type		    "edit"
	    Name		    "xy_bits"
	    Prompt		    "XY bits"
	    Value		    "nco_out_bits"
	  }
	  Object {
	    $ObjectID		    35
	    Type		    "edit"
	    Name		    "xy_frac_bits"
	    Prompt		    "XY fractional bits"
	    Value		    "nco_out_bits-2"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"Subsystem"
	Location		[0, 25, 1920, 1055]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"85"
	Block {
	  BlockType		  Inport
	  Name			  "av"
	  SID			  "48"
	  Position		  [30, 73, 60, 87]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "ac"
	  SID			  "49"
	  Position		  [30, 163, 60, 177]
	  ZOrder		  -2
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "xin"
	  SID			  "50"
	  Position		  [205, 253, 235, 267]
	  ZOrder		  -3
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "yin"
	  SID			  "51"
	  Position		  [205, 343, 235, 357]
	  ZOrder		  -4
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "pin"
	  SID			  "52"
	  Position		  [30, 433, 60, 447]
	  ZOrder		  -5
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BitExtract"
	  SID			  "53"
	  Ports			  [1, 1]
	  Position		  [325, 396, 375, 444]
	  ZOrder		  -6
	  LibraryVersion	  "1.432"
	  SourceBlock		  "DSPBAPrim/BitExtract"
	  SourceType		  "DSP Builder Advanced Blockset primitive"
	  primtype		  "bitextract"
	  nInputs		  "1"
	  nOutputs		  "1"
	  omode			  "Specify via dialog"
	  otype			  "sfix(angle_bits-1)"
	  scale			  "2^-angle_frac_bits"
	  rndmethod		  "Unbiased"
	  factor		  "1"
	  satmethod		  "Symmetric"
	  shift_vec		  "[0 1 2 -1]"
	  value			  "0"
	  inPortNames		  "[' '; ' ';]"
	  outPortNames		  "[' ']"
	  dspbaimage		  "dspba_prim.jpg"
	  text			  "fprintf('..%d', value);"
	  style			  "Optimised"
	  visibilities		  "8 + 1024"
	  version		  "20090407"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BitExtract1"
	  SID			  "54"
	  Ports			  [1, 1]
	  Position		  [965, 306, 1015, 354]
	  ZOrder		  -7
	  LibraryVersion	  "1.432"
	  SourceBlock		  "DSPBAPrim/BitExtract"
	  SourceType		  "DSP Builder Advanced Blockset primitive"
	  primtype		  "bitextract"
	  nInputs		  "1"
	  nOutputs		  "1"
	  omode			  "Specify via dialog"
	  otype			  "sfix(xy_bits)"
	  scale			  "2^-xy_frac_bits"
	  rndmethod		  "Unbiased"
	  factor		  "1"
	  satmethod		  "Symmetric"
	  shift_vec		  "[0 1 2 -1]"
	  value			  "0"
	  inPortNames		  "[' '; ' ';]"
	  outPortNames		  "[' ']"
	  dspbaimage		  "dspba_prim.jpg"
	  text			  "fprintf('..%d', value);"
	  style			  "Optimised"
	  visibilities		  "8 + 1024"
	  version		  "20090407"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BitExtract2"
	  SID			  "55"
	  Ports			  [1, 1]
	  Position		  [965, 471, 1015, 519]
	  ZOrder		  -8
	  LibraryVersion	  "1.432"
	  SourceBlock		  "DSPBAPrim/BitExtract"
	  SourceType		  "DSP Builder Advanced Blockset primitive"
	  primtype		  "bitextract"
	  nInputs		  "1"
	  nOutputs		  "1"
	  omode			  "Specify via dialog"
	  otype			  "sfix(xy_bits)"
	  scale			  "2^-xy_frac_bits"
	  rndmethod		  "Unbiased"
	  factor		  "1"
	  satmethod		  "Symmetric"
	  shift_vec		  "[0 1 2 -1]"
	  value			  "0"
	  inPortNames		  "[' '; ' ';]"
	  outPortNames		  "[' ']"
	  dspbaimage		  "dspba_prim.jpg"
	  text			  "fprintf('..%d', value);"
	  style			  "Optimised"
	  visibilities		  "8 + 1024"
	  version		  "20090407"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Const2"
	  SID			  "56"
	  Ports			  [0, 1]
	  Position		  [360, 520, 405, 540]
	  ZOrder		  -9
	  LibraryVersion	  "1.432"
	  SourceBlock		  "DSPBAPrim/Const"
	  SourceType		  "DSP Builder Advanced Blockset primitive"
	  primtype		  "const"
	  nInputs		  "0"
	  nOutputs		  "1"
	  omode			  "Specify via dialog"
	  otype			  "uint(1)"
	  scale			  "2^0"
	  rndmethod		  "Unbiased"
	  factor		  "1"
	  satmethod		  "Symmetric"
	  shift_vec		  "[0 1 2 -1]"
	  value			  "1"
	  inPortNames		  "['+'; '+';]"
	  outPortNames		  "[' ']"
	  dspbaimage		  "dspba_prim.jpg"
	  text			  "fprintf('%s', num2str(value));"
	  style			  "Optimised"
	  visibilities		  "8 + 1024"
	  floatPrecision	  "float32_m23"
	  version		  "20120820"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Cordic"
	  SID			  "57"
	  Ports			  [6, 5]
	  Position		  [490, 29, 625, 581]
	  ZOrder		  -10
	  LibraryVersion	  "1.20"
	  SourceBlock		  "cordic_lib/Cordic"
	  SourceType		  "CORDIC range -pi/2 to pi/2"
	  ContentPreviewEnabled	  off
	  stages		  "stages"
	  angle_bits		  "angle_bits-1"
	  angle_frac_bits	  "angle_frac_bits"
	  xy_bits		  "xy_bits"
	  xy_frac_bits		  "xy_frac_bits"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "gt_div2pi_det"
	  SID			  "58"
	  Ports			  [1, 2]
	  Position		  [130, 401, 210, 479]
	  ZOrder		  -11
	  RequestExecContextInheritance	off
	  Variant		  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    36
	    $ClassName		    "Simulink.Mask"
	    Object {
	      $PropName		      "Parameters"
	      $ObjectID		      37
	      $ClassName	      "Simulink.MaskParameter"
	      Type		      "edit"
	      Name		      "angle_bits"
	      Prompt		      "Angle bits"
	      Value		      "angle_bits"
	    }
	  }
	  System {
	    Name		    "gt_div2pi_det"
	    Location		    [1797, 52, 3302, 1890]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "angle_in"
	      SID		      "59"
	      Position		      [30, 293, 60, 307]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Add"
	      SID		      "60"
	      Ports		      [2, 1]
	      Position		      [320, 334, 370, 381]
	      ZOrder		      -2
	      LibraryVersion	      "1.369"
	      SourceBlock	      "DSPBAPrim/Add"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "add"
	      nInputs		      "evalAionMaskParam(gcb,'value',1)"
	      nOutputs		      "1"
	      omode		      "Inherit via internal rule with word growth"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "2"
	      inPortNames	      "[' '; ' ';]"
	      outPortNames	      "[' ']"
	      dspbaimage	      "dspba_prim.jpg"
	      text		      "fprintf('+');"
	      style		      "Optimised"
	      visibilities	      "1032"
	      version		      "20090731"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CmpGE"
	      SID		      "61"
	      Ports		      [2, 1]
	      Position		      [215, 113, 265, 162]
	      ZOrder		      -3
	      LibraryVersion	      "1.369"
	      SourceBlock	      "DSPBAPrim/CmpGE"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "cmpgte"
	      nInputs		      "2"
	      nOutputs		      "1"
	      omode		      "boolean"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "0"
	      inPortNames	      "['a'; 'b';]"
	      outPortNames	      "[' ']"
	      dspbaimage	      "dspba_prim.jpg"
	      text		      "fprintf('a>=b');"
	      style		      "Optimised"
	      visibilities	      "0"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CmpGE1"
	      SID		      "62"
	      Ports		      [2, 1]
	      Position		      [215, 38, 265, 87]
	      ZOrder		      -4
	      LibraryVersion	      "1.369"
	      SourceBlock	      "DSPBAPrim/CmpGE"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "cmpgte"
	      nInputs		      "2"
	      nOutputs		      "1"
	      omode		      "boolean"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "0"
	      inPortNames	      "['a'; 'b';]"
	      outPortNames	      "[' ']"
	      dspbaimage	      "dspba_prim.jpg"
	      text		      "fprintf('a>=b');"
	      style		      "Optimised"
	      visibilities	      "0"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Const1"
	      SID		      "63"
	      Ports		      [0, 1]
	      Position		      [115, 140, 160, 160]
	      ZOrder		      -5
	      LibraryVersion	      "1.369"
	      SourceBlock	      "DSPBAPrim/Const"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "const"
	      nInputs		      "0"
	      nOutputs		      "1"
	      omode		      "Specify via dialog"
	      otype		      "sfix(angle_bits)"
	      scale		      "2^-(angle_bits-3)"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "pi/2"
	      inPortNames	      "['+'; '+';]"
	      outPortNames	      "[' ']"
	      dspbaimage	      "dspba_prim.jpg"
	      text		      "fprintf('%s', num2str(value));"
	      style		      "Optimised"
	      visibilities	      "8 + 1024"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Const2"
	      SID		      "64"
	      Ports		      [0, 1]
	      Position		      [170, 310, 215, 330]
	      ZOrder		      -6
	      LibraryVersion	      "1.369"
	      SourceBlock	      "DSPBAPrim/Const"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "const"
	      nInputs		      "0"
	      nOutputs		      "1"
	      omode		      "Specify via dialog"
	      otype		      "sfix(angle_bits)"
	      scale		      "2^-(angle_bits-3)"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "pi/2"
	      inPortNames	      "['+'; '+';]"
	      outPortNames	      "[' ']"
	      dspbaimage	      "dspba_prim.jpg"
	      text		      "fprintf('%s', num2str(value));"
	      style		      "Optimised"
	      visibilities	      "8 + 1024"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Const3"
	      SID		      "65"
	      Ports		      [0, 1]
	      Position		      [115, 40, 160, 60]
	      ZOrder		      -7
	      LibraryVersion	      "1.369"
	      SourceBlock	      "DSPBAPrim/Const"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "const"
	      nInputs		      "0"
	      nOutputs		      "1"
	      omode		      "Specify via dialog"
	      otype		      "sfix(angle_bits)"
	      scale		      "2^-(angle_bits-3)"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "-pi/2"
	      inPortNames	      "['+'; '+';]"
	      outPortNames	      "[' ']"
	      dspbaimage	      "dspba_prim.jpg"
	      text		      "fprintf('%s', num2str(value));"
	      style		      "Optimised"
	      visibilities	      "8 + 1024"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      SID		      "66"
	      Ports		      [3, 1]
	      Position		      [470, 234, 515, 356]
	      ZOrder		      -8
	      LibraryVersion	      "1.369"
	      SourceBlock	      "DSPBAPrim/Mux"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "mux"
	      nInputs		      "evalAionMaskParam(gcb,'value',1)+1"
	      nOutputs		      "1"
	      omode		      "Inherit via internal rule"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "2"
	      inPortNames	      "['s'; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
	      outPortNames	      "[' ']"
	      dspbaimage	      "dspba_prim.jpg"
	      text		      "fprintf('%s', primtype);"
	      style		      "Optimised"
	      visibilities	      "1032"
	      version		      "20090623"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux2"
	      SID		      "67"
	      Ports		      [3, 1]
	      Position		      [620, 234, 665, 356]
	      ZOrder		      -9
	      LibraryVersion	      "1.369"
	      SourceBlock	      "DSPBAPrim/Mux"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "mux"
	      nInputs		      "evalAionMaskParam(gcb,'value',1)+1"
	      nOutputs		      "1"
	      omode		      "Inherit via internal rule"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "2"
	      inPortNames	      "['s'; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
	      outPortNames	      "[' ']"
	      dspbaimage	      "dspba_prim.jpg"
	      text		      "fprintf('%s', primtype);"
	      style		      "Optimised"
	      visibilities	      "1032"
	      version		      "20090623"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Not"
	      SID		      "68"
	      Ports		      [1, 1]
	      Position		      [340, 115, 390, 165]
	      ZOrder		      -10
	      LibraryVersion	      "1.369"
	      SourceBlock	      "DSPBAPrim/Not"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "not"
	      nInputs		      "1"
	      nOutputs		      "1"
	      omode		      "Inherit via internal rule"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "0"
	      inPortNames	      "[' '; ' ';]"
	      outPortNames	      "[' ']"
	      dspbaimage	      "dspba_prim.jpg"
	      text		      "fprintf('~');"
	      style		      "Optimised"
	      visibilities	      "8"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Not1"
	      SID		      "69"
	      Ports		      [1, 1]
	      Position		      [470, 50, 520, 100]
	      ZOrder		      -11
	      LibraryVersion	      "1.369"
	      SourceBlock	      "DSPBAPrim/Not"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "not"
	      nInputs		      "1"
	      nOutputs		      "1"
	      omode		      "Inherit via internal rule"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "0"
	      inPortNames	      "[' '; ' ';]"
	      outPortNames	      "[' ']"
	      dspbaimage	      "dspba_prim.jpg"
	      text		      "fprintf('~');"
	      style		      "Optimised"
	      visibilities	      "8"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Or"
	      SID		      "70"
	      Ports		      [2, 1]
	      Position		      [340, 48, 390, 97]
	      ZOrder		      -12
	      LibraryVersion	      "1.369"
	      SourceBlock	      "DSPBAPrim/Or"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "or"
	      nInputs		      "2"
	      nOutputs		      "1"
	      omode		      "Inherit via internal rule"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "0"
	      inPortNames	      "[' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ]"
	      outPortNames	      "[' ']"
	      dspbaimage	      "dspba_prim.jpg"
	      text		      "fprintf('|');"
	      style		      "Optimised"
	      visibilities	      "8+2"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Sub"
	      SID		      "71"
	      Ports		      [2, 1]
	      Position		      [320, 249, 370, 296]
	      ZOrder		      -13
	      LibraryVersion	      "1.369"
	      SourceBlock	      "DSPBAPrim/Sub"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "sub"
	      nInputs		      "2"
	      nOutputs		      "1"
	      omode		      "Inherit via internal rule with word growth"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "0"
	      inPortNames	      "['+'; '-';]"
	      outPortNames	      "[' ']"
	      dspbaimage	      "dspba_prim.jpg"
	      text		      "fprintf('-');"
	      style		      "Optimised"
	      visibilities	      "8"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "angle_out"
	      SID		      "72"
	      Position		      [740, 288, 770, 302]
	      ZOrder		      -14
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "flip_output"
	      SID		      "73"
	      Position		      [740, 23, 770, 37]
	      ZOrder		      -15
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      ZOrder		      1
	      SrcBlock		      "CmpGE1"
	      SrcPort		      1
	      Points		      [25, 0; 0, -5]
	      DstBlock		      "Or"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      2
	      SrcBlock		      "Or"
	      SrcPort		      1
	      Points		      [55, 0]
	      Branch {
		ZOrder			3
		Points			[0, -45]
		DstBlock		"flip_output"
		DstPort			1
	      }
	      Branch {
		ZOrder			4
		DstBlock		"Not1"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      5
	      SrcBlock		      "Not1"
	      SrcPort		      1
	      Points		      [40, 0; 0, 180]
	      DstBlock		      "Mux2"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      6
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      DstBlock		      "Mux2"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      7
	      SrcBlock		      "Const3"
	      SrcPort		      1
	      DstBlock		      "CmpGE1"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      8
	      SrcBlock		      "Not"
	      SrcPort		      1
	      Points		      [45, 0; 0, 115]
	      DstBlock		      "Mux1"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      9
	      SrcBlock		      "CmpGE"
	      SrcPort		      1
	      Points		      [40, 0]
	      Branch {
		ZOrder			10
		Points			[0, -55]
		DstBlock		"Or"
		DstPort			2
	      }
	      Branch {
		ZOrder			11
		DstBlock		"Not"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      12
	      SrcBlock		      "Const1"
	      SrcPort		      1
	      DstBlock		      "CmpGE"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      13
	      SrcBlock		      "Mux2"
	      SrcPort		      1
	      DstBlock		      "angle_out"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      14
	      SrcBlock		      "angle_in"
	      SrcPort		      1
	      Points		      [30, 0]
	      Branch {
		ZOrder			15
		Points			[0, 115; 465, 0; 0, -80]
		DstBlock		"Mux2"
		DstPort			3
	      }
	      Branch {
		ZOrder			16
		Points			[0, -175]
		Branch {
		  ZOrder		  17
		  Points		  [0, -50]
		  DstBlock		  "CmpGE1"
		  DstPort		  2
		}
		Branch {
		  ZOrder		  18
		  DstBlock		  "CmpGE"
		  DstPort		  1
		}
	      }
	      Branch {
		ZOrder			19
		Points			[40, 0]
		Branch {
		  ZOrder		  20
		  Points		  [0, 70]
		  DstBlock		  "Add"
		  DstPort		  2
		}
		Branch {
		  ZOrder		  21
		  Points		  [0, -40]
		  DstBlock		  "Sub"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      ZOrder		      22
	      SrcBlock		      "Add"
	      SrcPort		      1
	      Points		      [80, 0]
	      DstBlock		      "Mux1"
	      DstPort		      3
	    }
	    Line {
	      ZOrder		      23
	      SrcBlock		      "Const2"
	      SrcPort		      1
	      Points		      [65, 0]
	      Branch {
		ZOrder			24
		Points			[0, 25]
		DstBlock		"Add"
		DstPort			1
	      }
	      Branch {
		ZOrder			25
		Points			[0, -35]
		DstBlock		"Sub"
		DstPort			2
	      }
	    }
	    Line {
	      ZOrder		      26
	      SrcBlock		      "Sub"
	      SrcPort		      1
	      Points		      [60, 0; 0, 20]
	      DstBlock		      "Mux1"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "rotate_pi"
	  SID			  "74"
	  Ports			  [3, 2]
	  Position		  [820, 252, 900, 578]
	  ZOrder		  -12
	  RequestExecContextInheritance	off
	  Variant		  off
	  System {
	    Name		    "rotate_pi"
	    Location		    [1797, 52, 3302, 1890]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "105"
	    Block {
	      BlockType		      Inport
	      Name		      "x_in"
	      SID		      "75"
	      Position		      [270, 83, 300, 97]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "y_in"
	      SID		      "76"
	      Position		      [275, 238, 305, 252]
	      ZOrder		      -2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "add_pi"
	      SID		      "77"
	      Position		      [160, 198, 190, 212]
	      ZOrder		      -3
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Const"
	      SID		      "78"
	      Ports		      [0, 1]
	      Position		      [265, 130, 310, 150]
	      ZOrder		      -4
	      LibraryVersion	      "1.369"
	      SourceBlock	      "DSPBAPrim/Const"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "const"
	      nInputs		      "0"
	      nOutputs		      "1"
	      omode		      "Specify via dialog"
	      otype		      "sfix(2)"
	      scale		      "2^-0"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "-1"
	      inPortNames	      "['+'; '+';]"
	      outPortNames	      "[' ']"
	      dspbaimage	      "dspba_prim.jpg"
	      text		      "fprintf('%s', num2str(value));"
	      style		      "Optimised"
	      visibilities	      "8 + 1024"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Const1"
	      SID		      "79"
	      Ports		      [0, 1]
	      Position		      [270, 285, 315, 305]
	      ZOrder		      -5
	      LibraryVersion	      "1.369"
	      SourceBlock	      "DSPBAPrim/Const"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "const"
	      nInputs		      "0"
	      nOutputs		      "1"
	      omode		      "Specify via dialog"
	      otype		      "sfix(2)"
	      scale		      "2^-0"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "-1"
	      inPortNames	      "['+'; '+';]"
	      outPortNames	      "[' ']"
	      dspbaimage	      "dspba_prim.jpg"
	      text		      "fprintf('%s', num2str(value));"
	      style		      "Optimised"
	      visibilities	      "8 + 1024"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      SID		      "80"
	      Ports		      [2, 1]
	      Position		      [395, 103, 445, 152]
	      ZOrder		      -6
	      LibraryVersion	      "1.369"
	      SourceBlock	      "DSPBAPrim/Mult"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "mult"
	      nInputs		      "2"
	      nOutputs		      "1"
	      omode		      "Inherit via internal rule"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "0"
	      inPortNames	      "[' '; ' ';]"
	      outPortNames	      "[' ']"
	      dspbaimage	      "dspba_prim.jpg"
	      text		      "fprintf('X');"
	      style		      "Optimised"
	      visibilities	      "8"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult1"
	      SID		      "81"
	      Ports		      [2, 1]
	      Position		      [395, 258, 445, 307]
	      ZOrder		      -7
	      LibraryVersion	      "1.369"
	      SourceBlock	      "DSPBAPrim/Mult"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "mult"
	      nInputs		      "2"
	      nOutputs		      "1"
	      omode		      "Inherit via internal rule"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "0"
	      inPortNames	      "[' '; ' ';]"
	      outPortNames	      "[' ']"
	      dspbaimage	      "dspba_prim.jpg"
	      text		      "fprintf('X');"
	      style		      "Optimised"
	      visibilities	      "8"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux2"
	      SID		      "82"
	      Ports		      [3, 1]
	      Position		      [535, 29, 580, 151]
	      ZOrder		      -8
	      LibraryVersion	      "1.369"
	      SourceBlock	      "DSPBAPrim/Mux"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "mux"
	      nInputs		      "evalAionMaskParam(gcb,'value',1)+1"
	      nOutputs		      "1"
	      omode		      "Inherit via internal rule"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "2"
	      inPortNames	      "['s'; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
	      outPortNames	      "[' ']"
	      dspbaimage	      "dspba_prim.jpg"
	      text		      "fprintf('%s', primtype);"
	      style		      "Optimised"
	      visibilities	      "1032"
	      version		      "20090623"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux4"
	      SID		      "83"
	      Ports		      [3, 1]
	      Position		      [535, 184, 580, 306]
	      ZOrder		      -9
	      LibraryVersion	      "1.369"
	      SourceBlock	      "DSPBAPrim/Mux"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "mux"
	      nInputs		      "evalAionMaskParam(gcb,'value',1)+1"
	      nOutputs		      "1"
	      omode		      "Inherit via internal rule"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "2"
	      inPortNames	      "['s'; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
	      outPortNames	      "[' ']"
	      dspbaimage	      "dspba_prim.jpg"
	      text		      "fprintf('%s', primtype);"
	      style		      "Optimised"
	      visibilities	      "1032"
	      version		      "20090623"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "x_out"
	      SID		      "84"
	      Position		      [655, 83, 685, 97]
	      ZOrder		      -10
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "y_out"
	      SID		      "85"
	      Position		      [655, 238, 685, 252]
	      ZOrder		      -11
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      ZOrder		      1
	      SrcBlock		      "Const"
	      SrcPort		      1
	      DstBlock		      "Mult"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      2
	      SrcBlock		      "add_pi"
	      SrcPort		      1
	      Points		      [60, 0]
	      Branch {
		ZOrder			3
		Points			[0, -155]
		DstBlock		"Mux2"
		DstPort			1
	      }
	      Branch {
		ZOrder			4
		DstBlock		"Mux4"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      5
	      SrcBlock		      "Mult1"
	      SrcPort		      1
	      DstBlock		      "Mux4"
	      DstPort		      3
	    }
	    Line {
	      ZOrder		      6
	      SrcBlock		      "x_in"
	      SrcPort		      1
	      Points		      [20, 0]
	      Branch {
		ZOrder			7
		Points			[0, 25]
		DstBlock		"Mult"
		DstPort			1
	      }
	      Branch {
		ZOrder			8
		DstBlock		"Mux2"
		DstPort			2
	      }
	    }
	    Line {
	      ZOrder		      9
	      SrcBlock		      "Const1"
	      SrcPort		      1
	      DstBlock		      "Mult1"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      10
	      SrcBlock		      "y_in"
	      SrcPort		      1
	      Points		      [40, 0]
	      Branch {
		ZOrder			11
		Points			[0, 25]
		DstBlock		"Mult1"
		DstPort			1
	      }
	      Branch {
		ZOrder			12
		DstBlock		"Mux4"
		DstPort			2
	      }
	    }
	    Line {
	      ZOrder		      13
	      SrcBlock		      "Mux2"
	      SrcPort		      1
	      DstBlock		      "x_out"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      14
	      SrcBlock		      "Mux4"
	      SrcPort		      1
	      DstBlock		      "y_out"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      15
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      DstBlock		      "Mux2"
	      DstPort		      3
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "qv"
	  SID			  "86"
	  Position		  [705, 78, 735, 92]
	  ZOrder		  -13
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "qc"
	  SID			  "87"
	  Position		  [705, 188, 735, 202]
	  ZOrder		  -14
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "xout"
	  SID			  "88"
	  Position		  [1060, 323, 1090, 337]
	  ZOrder		  -15
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "yout"
	  SID			  "89"
	  Position		  [1060, 488, 1090, 502]
	  ZOrder		  -16
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "pout"
	  SID			  "90"
	  Position		  [705, 518, 735, 532]
	  ZOrder		  -17
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Line {
	  ZOrder		  1
	  SrcBlock		  "BitExtract2"
	  SrcPort		  1
	  DstBlock		  "yout"
	  DstPort		  1
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "BitExtract1"
	  SrcPort		  1
	  DstBlock		  "xout"
	  DstPort		  1
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "BitExtract"
	  SrcPort		  1
	  Points		  [75, 0; 0, 20]
	  DstBlock		  "Cordic"
	  DstPort		  5
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "Const2"
	  SrcPort		  1
	  DstBlock		  "Cordic"
	  DstPort		  6
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "gt_div2pi_det"
	  SrcPort		  2
	  Points		  [60, 0; 0, 140; 510, 0; 0, -75]
	  DstBlock		  "rotate_pi"
	  DstPort		  3
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "rotate_pi"
	  SrcPort		  2
	  Points		  [0, -5]
	  DstBlock		  "BitExtract2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "rotate_pi"
	  SrcPort		  1
	  Points		  [0, -5]
	  DstBlock		  "BitExtract1"
	  DstPort		  1
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "gt_div2pi_det"
	  SrcPort		  1
	  DstBlock		  "BitExtract"
	  DstPort		  1
	}
	Line {
	  ZOrder		  9
	  Labels		  [0, 0]
	  SrcBlock		  "pin"
	  SrcPort		  1
	  DstBlock		  "gt_div2pi_det"
	  DstPort		  1
	}
	Line {
	  ZOrder		  10
	  Labels		  [0, 0]
	  SrcBlock		  "yin"
	  SrcPort		  1
	  DstBlock		  "Cordic"
	  DstPort		  4
	}
	Line {
	  ZOrder		  11
	  Labels		  [0, 0]
	  SrcBlock		  "xin"
	  SrcPort		  1
	  DstBlock		  "Cordic"
	  DstPort		  3
	}
	Line {
	  ZOrder		  12
	  SrcBlock		  "Cordic"
	  SrcPort		  5
	  DstBlock		  "pout"
	  DstPort		  1
	}
	Line {
	  ZOrder		  13
	  SrcBlock		  "Cordic"
	  SrcPort		  4
	  DstBlock		  "rotate_pi"
	  DstPort		  2
	}
	Line {
	  ZOrder		  14
	  SrcBlock		  "Cordic"
	  SrcPort		  3
	  DstBlock		  "rotate_pi"
	  DstPort		  1
	}
	Line {
	  ZOrder		  15
	  SrcBlock		  "Cordic"
	  SrcPort		  2
	  DstBlock		  "qc"
	  DstPort		  1
	}
	Line {
	  ZOrder		  16
	  SrcBlock		  "Cordic"
	  SrcPort		  1
	  DstBlock		  "qv"
	  DstPort		  1
	}
	Line {
	  ZOrder		  17
	  SrcBlock		  "ac"
	  SrcPort		  1
	  DstBlock		  "Cordic"
	  DstPort		  2
	}
	Line {
	  ZOrder		  18
	  SrcBlock		  "av"
	  SrcPort		  1
	  DstBlock		  "Cordic"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Vector"
      SID		      "22"
      Ports		      [3, 3]
      Position		      [625, 117, 680, 223]
      ZOrder		      -4
      RequestExecContextInheritance off
      Variant		      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		38
	$ClassName		"Simulink.Mask"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  5
	  Object {
	    $ObjectID		    39
	    Type		    "edit"
	    Name		    "stage"
	    Prompt		    "stage"
	    Value		    "0"
	    Tunable		    "off"
	  }
	  Object {
	    $ObjectID		    40
	    Type		    "edit"
	    Name		    "angle_bits"
	    Prompt		    "Angle bits"
	    Value		    "16"
	  }
	  Object {
	    $ObjectID		    41
	    Type		    "edit"
	    Name		    "angle_frac_bits"
	    Prompt		    "Angle fractional bits"
	    Value		    "14"
	  }
	  Object {
	    $ObjectID		    42
	    Type		    "edit"
	    Name		    "xy_bits"
	    Prompt		    "XY bits"
	    Value		    "16"
	  }
	  Object {
	    $ObjectID		    43
	    Type		    "edit"
	    Name		    "xy_frac_bits"
	    Prompt		    "XY fractional bits"
	    Value		    "14"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"Vector"
	Location		[1843, 52, 3326, 1497]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"156"
	Block {
	  BlockType		  Inport
	  Name			  "x"
	  SID			  "23"
	  Position		  [30, 58, 60, 72]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "y"
	  SID			  "24"
	  Position		  [30, 103, 60, 117]
	  ZOrder		  -2
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "p"
	  SID			  "25"
	  Position		  [80, 1098, 110, 1112]
	  ZOrder		  -3
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Add"
	  SID			  "26"
	  Ports			  [2, 1]
	  Position		  [655, 270, 685, 365]
	  ZOrder		  -4
	  LibraryVersion	  "1.369"
	  SourceBlock		  "DSPBAPrim/Add"
	  SourceType		  "DSP Builder Advanced Blockset primitive"
	  primtype		  "add"
	  nInputs		  "evalAionMaskParam(gcb,'value',1)"
	  nOutputs		  "1"
	  omode			  "Inherit via internal rule"
	  otype			  "sfix(16)"
	  scale			  "2^-15"
	  rndmethod		  "Unbiased"
	  factor		  "1"
	  satmethod		  "Symmetric"
	  shift_vec		  "[0 1 2 -1]"
	  value			  "2"
	  inPortNames		  "[' '; ' ';]"
	  outPortNames		  "[' ']"
	  dspbaimage		  "dspba_prim.jpg"
	  text			  "fprintf('+');"
	  style			  "Optimised"
	  visibilities		  "1032"
	  version		  "20090731"
	  Port {
	    PortNumber		    1
	    Name		    "r"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Add1"
	  SID			  "27"
	  Ports			  [2, 1]
	  Position		  [660, 785, 690, 880]
	  ZOrder		  -5
	  LibraryVersion	  "1.369"
	  SourceBlock		  "DSPBAPrim/Add"
	  SourceType		  "DSP Builder Advanced Blockset primitive"
	  primtype		  "add"
	  nInputs		  "evalAionMaskParam(gcb,'value',1)"
	  nOutputs		  "1"
	  omode			  "Inherit via internal rule"
	  otype			  "sfix(16)"
	  scale			  "2^-15"
	  rndmethod		  "Unbiased"
	  factor		  "1"
	  satmethod		  "Symmetric"
	  shift_vec		  "[0 1 2 -1]"
	  value			  "2"
	  inPortNames		  "[' '; ' ';]"
	  outPortNames		  "[' ']"
	  dspbaimage		  "dspba_prim.jpg"
	  text			  "fprintf('+');"
	  style			  "Optimised"
	  visibilities		  "1032"
	  version		  "20090731"
	  Port {
	    PortNumber		    1
	    Name		    "r"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Add2"
	  SID			  "28"
	  Ports			  [2, 1]
	  Position		  [650, 1080, 680, 1175]
	  ZOrder		  -6
	  NamePlacement		  "alternate"
	  LibraryVersion	  "1.369"
	  SourceBlock		  "DSPBAPrim/Add"
	  SourceType		  "DSP Builder Advanced Blockset primitive"
	  primtype		  "add"
	  nInputs		  "evalAionMaskParam(gcb,'value',1)"
	  nOutputs		  "1"
	  omode			  "Inherit via internal rule"
	  otype			  "sfix(16)"
	  scale			  "2^-15"
	  rndmethod		  "Unbiased"
	  factor		  "1"
	  satmethod		  "Symmetric"
	  shift_vec		  "[0 1 2 -1]"
	  value			  "2"
	  inPortNames		  "[' '; ' ';]"
	  outPortNames		  "[' ']"
	  dspbaimage		  "dspba_prim.jpg"
	  text			  "fprintf('+');"
	  style			  "Optimised"
	  visibilities		  "1032"
	  version		  "20090731"
	  Port {
	    PortNumber		    1
	    Name		    "r"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "BitExtract1"
	  SID			  "29"
	  Ports			  [1, 1]
	  Position		  [602, 140, 628, 180]
	  ZOrder		  -7
	  BlockRotation		  270
	  BlockMirror		  on
	  ShowName		  off
	  LibraryVersion	  "1.369"
	  SourceBlock		  "DSPBAPrim/BitExtract"
	  SourceType		  "DSP Builder Advanced Blockset primitive"
	  primtype		  "bitextract"
	  nInputs		  "1"
	  nOutputs		  "1"
	  omode			  "Specify via dialog"
	  otype			  "sfix(16)"
	  scale			  "2^-14"
	  rndmethod		  "Unbiased"
	  factor		  "1"
	  satmethod		  "Symmetric"
	  shift_vec		  "[0 1 2 -1]"
	  value			  "stage"
	  inPortNames		  "[' '; ' ';]"
	  outPortNames		  "[' ']"
	  dspbaimage		  "dspba_prim.jpg"
	  text			  "fprintf('..%d', value);"
	  style			  "Optimised"
	  visibilities		  "8 + 1024"
	  version		  "20090407"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BitExtract2"
	  SID			  "30"
	  Ports			  [1, 1]
	  Position		  [522, 140, 548, 180]
	  ZOrder		  -8
	  BlockRotation		  270
	  BlockMirror		  on
	  ShowName		  off
	  LibraryVersion	  "1.369"
	  SourceBlock		  "DSPBAPrim/BitExtract"
	  SourceType		  "DSP Builder Advanced Blockset primitive"
	  primtype		  "bitextract"
	  nInputs		  "1"
	  nOutputs		  "1"
	  omode			  "Specify via dialog"
	  otype			  "sfix(16)"
	  scale			  "2^-14"
	  rndmethod		  "Unbiased"
	  factor		  "1"
	  satmethod		  "Symmetric"
	  shift_vec		  "[0 1 2 -1]"
	  value			  "stage"
	  inPortNames		  "[' '; ' ';]"
	  outPortNames		  "[' ']"
	  dspbaimage		  "dspba_prim.jpg"
	  text			  "fprintf('..%d', value);"
	  style			  "Optimised"
	  visibilities		  "8 + 1024"
	  version		  "20090407"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Const"
	  SID			  "31"
	  Ports			  [0, 1]
	  Position		  [385, 1138, 490, 1162]
	  ZOrder		  -9
	  LibraryVersion	  "1.369"
	  SourceBlock		  "DSPBAPrim/Const"
	  SourceType		  "DSP Builder Advanced Blockset primitive"
	  primtype		  "const"
	  nInputs		  "0"
	  nOutputs		  "1"
	  omode			  "Specify via dialog"
	  otype			  "sfix(16)"
	  scale			  "2^-14"
	  rndmethod		  "Unbiased"
	  factor		  "1"
	  satmethod		  "Symmetric"
	  shift_vec		  "[0 1 2 -1]"
	  value			  "atan(2^-stage)"
	  inPortNames		  "['+'; '+';]"
	  outPortNames		  "[' ']"
	  dspbaimage		  "dspba_prim.jpg"
	  text			  "fprintf('%g', value);"
	  style			  "Optimised"
	  visibilities		  "8 + 1024"
	  version		  "20090407"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Sub"
	  SID			  "32"
	  Ports			  [2, 1]
	  Position		  [655, 386, 685, 479]
	  ZOrder		  -10
	  LibraryVersion	  "1.369"
	  SourceBlock		  "DSPBAPrim/Sub"
	  SourceType		  "DSP Builder Advanced Blockset primitive"
	  primtype		  "sub"
	  nInputs		  "2"
	  nOutputs		  "1"
	  omode			  "Inherit via internal rule"
	  otype			  "sfix(16)"
	  scale			  "2^-15"
	  rndmethod		  "Unbiased"
	  factor		  "1"
	  satmethod		  "Symmetric"
	  shift_vec		  "[0 1 2 -1]"
	  value			  "0"
	  inPortNames		  "['+'; '-';]"
	  outPortNames		  "[' ']"
	  dspbaimage		  "dspba_prim.jpg"
	  text			  "fprintf('-');"
	  style			  "Optimised"
	  visibilities		  "8"
	  version		  "20090407"
	  Port {
	    PortNumber		    1
	    Name		    "r"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Sub1"
	  SID			  "33"
	  Ports			  [2, 1]
	  Position		  [655, 671, 685, 764]
	  ZOrder		  -11
	  LibraryVersion	  "1.369"
	  SourceBlock		  "DSPBAPrim/Sub"
	  SourceType		  "DSP Builder Advanced Blockset primitive"
	  primtype		  "sub"
	  nInputs		  "2"
	  nOutputs		  "1"
	  omode			  "Inherit via internal rule"
	  otype			  "sfix(16)"
	  scale			  "2^-15"
	  rndmethod		  "Unbiased"
	  factor		  "1"
	  satmethod		  "Symmetric"
	  shift_vec		  "[0 1 2 -1]"
	  value			  "0"
	  inPortNames		  "['+'; '-';]"
	  outPortNames		  "[' ']"
	  dspbaimage		  "dspba_prim.jpg"
	  text			  "fprintf('-');"
	  style			  "Optimised"
	  visibilities		  "8"
	  version		  "20090407"
	  Port {
	    PortNumber		    1
	    Name		    "r"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Sub2"
	  SID			  "34"
	  Ports			  [2, 1]
	  Position		  [650, 1196, 680, 1289]
	  ZOrder		  -12
	  NamePlacement		  "alternate"
	  LibraryVersion	  "1.369"
	  SourceBlock		  "DSPBAPrim/Sub"
	  SourceType		  "DSP Builder Advanced Blockset primitive"
	  primtype		  "sub"
	  nInputs		  "2"
	  nOutputs		  "1"
	  omode			  "Inherit via internal rule"
	  otype			  "sfix(16)"
	  scale			  "2^-15"
	  rndmethod		  "Unbiased"
	  factor		  "1"
	  satmethod		  "Symmetric"
	  shift_vec		  "[0 1 2 -1]"
	  value			  "0"
	  inPortNames		  "['+'; '-';]"
	  outPortNames		  "[' ']"
	  dspbaimage		  "dspba_prim.jpg"
	  text			  "fprintf('-');"
	  style			  "Optimised"
	  visibilities		  "8"
	  version		  "20090407"
	  Port {
	    PortNumber		    1
	    Name		    "r"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "a_msb1"
	  SID			  "35"
	  Ports			  [1, 1]
	  Position		  [384, 135, 406, 170]
	  ZOrder		  -13
	  BlockRotation		  270
	  BlockMirror		  on
	  LibraryVersion	  "1.369"
	  SourceBlock		  "DSPBAPrim/BitExtract"
	  SourceType		  "DSP Builder Advanced Blockset primitive"
	  primtype		  "bitextract"
	  nInputs		  "1"
	  nOutputs		  "1"
	  omode			  "Specify via dialog"
	  otype			  "ufix(1)"
	  scale			  "2^-0"
	  rndmethod		  "Unbiased"
	  factor		  "1"
	  satmethod		  "Symmetric"
	  shift_vec		  "[0 1 2 -1]"
	  value			  "15"
	  inPortNames		  "[' '; ' ';]"
	  outPortNames		  "[' ']"
	  dspbaimage		  "dspba_prim.jpg"
	  text			  "fprintf('..%d', value);"
	  style			  "Optimised"
	  visibilities		  "8 + 1024"
	  version		  "20090407"
	}
	Block {
	  BlockType		  Reference
	  Name			  "pMux"
	  SID			  "36"
	  Ports			  [3, 1]
	  Position		  [795, 954, 845, 1306]
	  ZOrder		  -14
	  LibraryVersion	  "1.369"
	  SourceBlock		  "DSPBAPrim/Mux"
	  SourceType		  "DSP Builder Advanced Blockset primitive"
	  primtype		  "mux"
	  nInputs		  "evalAionMaskParam(gcb,'value',1)+1"
	  nOutputs		  "1"
	  omode			  "Inherit via internal rule"
	  otype			  "sfix(16)"
	  scale			  "2^-15"
	  rndmethod		  "Unbiased"
	  factor		  "1"
	  satmethod		  "Symmetric"
	  shift_vec		  "[0 1 2 -1]"
	  value			  "2"
	  inPortNames		  "['s'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8']"
	  outPortNames		  "[' ']"
	  dspbaimage		  "dspba_prim.jpg"
	  text			  "fprintf('%s', primtype);"
	  style			  "Optimised"
	  visibilities		  "1032"
	  version		  "20090623"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xMux"
	  SID			  "37"
	  Ports			  [3, 1]
	  Position		  [795, 144, 845, 496]
	  ZOrder		  -15
	  LibraryVersion	  "1.369"
	  SourceBlock		  "DSPBAPrim/Mux"
	  SourceType		  "DSP Builder Advanced Blockset primitive"
	  primtype		  "mux"
	  nInputs		  "evalAionMaskParam(gcb,'value',1)+1"
	  nOutputs		  "1"
	  omode			  "Inherit via internal rule"
	  otype			  "sfix(16)"
	  scale			  "2^-15"
	  rndmethod		  "Unbiased"
	  factor		  "1"
	  satmethod		  "Symmetric"
	  shift_vec		  "[0 1 2 -1]"
	  value			  "2"
	  inPortNames		  "['s'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8']"
	  outPortNames		  "[' ']"
	  dspbaimage		  "dspba_prim.jpg"
	  text			  "fprintf('%s', primtype);"
	  style			  "Optimised"
	  visibilities		  "1032"
	  version		  "20090623"
	}
	Block {
	  BlockType		  Reference
	  Name			  "yMux"
	  SID			  "38"
	  Ports			  [3, 1]
	  Position		  [795, 544, 845, 896]
	  ZOrder		  -16
	  LibraryVersion	  "1.369"
	  SourceBlock		  "DSPBAPrim/Mux"
	  SourceType		  "DSP Builder Advanced Blockset primitive"
	  primtype		  "mux"
	  nInputs		  "evalAionMaskParam(gcb,'value',1)+1"
	  nOutputs		  "1"
	  omode			  "Inherit via internal rule"
	  otype			  "sfix(16)"
	  scale			  "2^-15"
	  rndmethod		  "Unbiased"
	  factor		  "1"
	  satmethod		  "Symmetric"
	  shift_vec		  "[0 1 2 -1]"
	  value			  "2"
	  inPortNames		  "['s'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8']"
	  outPortNames		  "[' ']"
	  dspbaimage		  "dspba_prim.jpg"
	  text			  "fprintf('%s', primtype);"
	  style			  "Optimised"
	  visibilities		  "1032"
	  version		  "20090623"
	}
	Block {
	  BlockType		  Outport
	  Name			  "qx"
	  SID			  "39"
	  Position		  [1075, 313, 1105, 327]
	  ZOrder		  -17
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "qy"
	  SID			  "40"
	  Position		  [1075, 713, 1105, 727]
	  ZOrder		  -18
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "qp"
	  SID			  "41"
	  Position		  [1070, 1123, 1100, 1137]
	  ZOrder		  -19
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Line {
	  ZOrder		  1
	  SrcBlock		  "y"
	  SrcPort		  1
	  Points		  [330, 0]
	  Branch {
	    ZOrder		    2
	    DstBlock		    "a_msb1"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    3
	    Points		    [185, 0]
	    Branch {
	      ZOrder		      4
	      Points		      [35, 0]
	      DstBlock		      "BitExtract1"
	      DstPort		      1
	    }
	    Branch {
	      ZOrder		      5
	      Points		      [0, 585]
	      Branch {
		ZOrder			6
		DstBlock		"Sub1"
		DstPort			1
	      }
	      Branch {
		ZOrder			7
		Points			[0, 115]
		DstBlock		"Add1"
		DstPort			1
	      }
	    }
	  }
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "x"
	  SrcPort		  1
	  Points		  [440, 0]
	  Branch {
	    ZOrder		    9
	    Points		    [0, 230]
	    Branch {
	      ZOrder		      10
	      DstBlock		      "Add"
	      DstPort		      1
	    }
	    Branch {
	      ZOrder		      11
	      Points		      [0, 115]
	      DstBlock		      "Sub"
	      DstPort		      1
	    }
	  }
	  Branch {
	    ZOrder		    12
	    Points		    [30, 0]
	    DstBlock		    "BitExtract2"
	    DstPort		    1
	  }
	}
	Line {
	  Name			  "r"
	  ZOrder		  13
	  SrcBlock		  "Add"
	  SrcPort		  1
	  DstBlock		  "xMux"
	  DstPort		  2
	}
	Line {
	  Name			  "r"
	  ZOrder		  14
	  Labels		  [0, 0]
	  SrcBlock		  "Sub"
	  SrcPort		  1
	  DstBlock		  "xMux"
	  DstPort		  3
	}
	Line {
	  ZOrder		  15
	  SrcBlock		  "xMux"
	  SrcPort		  1
	  DstBlock		  "qx"
	  DstPort		  1
	}
	Line {
	  Name			  "r"
	  ZOrder		  16
	  SrcBlock		  "Sub1"
	  SrcPort		  1
	  DstBlock		  "yMux"
	  DstPort		  2
	}
	Line {
	  Name			  "r"
	  ZOrder		  17
	  Labels		  [0, 0]
	  SrcBlock		  "Add1"
	  SrcPort		  1
	  DstBlock		  "yMux"
	  DstPort		  3
	}
	Line {
	  ZOrder		  18
	  SrcBlock		  "yMux"
	  SrcPort		  1
	  DstBlock		  "qy"
	  DstPort		  1
	}
	Line {
	  Name			  "r"
	  ZOrder		  19
	  SrcBlock		  "Add2"
	  SrcPort		  1
	  DstBlock		  "pMux"
	  DstPort		  2
	}
	Line {
	  Name			  "r"
	  ZOrder		  20
	  Labels		  [0, 0]
	  SrcBlock		  "Sub2"
	  SrcPort		  1
	  DstBlock		  "pMux"
	  DstPort		  3
	}
	Line {
	  ZOrder		  21
	  SrcBlock		  "pMux"
	  SrcPort		  1
	  DstBlock		  "qp"
	  DstPort		  1
	}
	Line {
	  ZOrder		  22
	  SrcBlock		  "p"
	  SrcPort		  1
	  Points		  [0, 0; 495, 0]
	  Branch {
	    ZOrder		    23
	    DstBlock		    "Add2"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    24
	    Points		    [0, 115]
	    DstBlock		    "Sub2"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  25
	  SrcBlock		  "Const"
	  SrcPort		  1
	  Points		  [75, 0]
	  Branch {
	    ZOrder		    26
	    DstBlock		    "Add2"
	    DstPort		    2
	  }
	  Branch {
	    ZOrder		    27
	    Points		    [0, 115]
	    DstBlock		    "Sub2"
	    DstPort		    2
	  }
	}
	Line {
	  ZOrder		  28
	  SrcBlock		  "a_msb1"
	  SrcPort		  1
	  Points		  [0, 0; 0, 30]
	  Branch {
	    ZOrder		    29
	    Points		    [0, 400]
	    Branch {
	      ZOrder		      30
	      Points		      [0, 410]
	      DstBlock		      "pMux"
	      DstPort		      1
	    }
	    Branch {
	      ZOrder		      31
	      DstBlock		      "yMux"
	      DstPort		      1
	    }
	  }
	  Branch {
	    ZOrder		    32
	    DstBlock		    "xMux"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  33
	  SrcBlock		  "BitExtract1"
	  SrcPort		  1
	  Points		  [0, 155]
	  Branch {
	    ZOrder		    34
	    DstBlock		    "Add"
	    DstPort		    2
	  }
	  Branch {
	    ZOrder		    35
	    Points		    [0, 115]
	    DstBlock		    "Sub"
	    DstPort		    2
	  }
	}
	Line {
	  ZOrder		  36
	  SrcBlock		  "BitExtract2"
	  SrcPort		  1
	  Points		  [0, 555]
	  Branch {
	    ZOrder		    37
	    DstBlock		    "Sub1"
	    DstPort		    2
	  }
	  Branch {
	    ZOrder		    38
	    Points		    [0, 115]
	    DstBlock		    "Add1"
	    DstPort		    2
	  }
	}
	Annotation {
	  SID			  "96"
	  Name			  "vector mode"
	  Position		  [412, 27, 468, 41]
	  InternalMargins	  [0, 0, 0, 0]
	  FixedHeight		  off
	  FixedWidth		  off
	  ZOrder		  -1
	}
	Annotation {
	  SID			  "95"
	  Name			  "yIsNeg"
	  Position		  [383, 186, 416, 200]
	  InternalMargins	  [0, 0, 0, 0]
	  FixedHeight		  off
	  FixedWidth		  off
	  ZOrder		  -2
	}
      }
    }
    Annotation {
      SID		      "97"
      Name		      " %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%\n %  \n % Copyright (c) 2017, BigCat Wir"
      "eless Pvt Ltd\n % All rights reserved.\n % \n % Redistribution and use in source and binary forms, with or witho"
      "ut\n % modification, are permitted provided that the following conditions are met:\n % \n %     * Redistribution"
      "s of source code must retain the above copyright notice,\n %       this list of conditions and the following dis"
      "claimer.\n %\n %     * Redistributions in binary form must reproduce the above copyright\n %       notice, this "
      "list of conditions and the following disclaimer in the\n %       documentation and/or other materials provided w"
      "ith the distribution.\n %\n %     * Neither the name of the copyright holder nor the names of its contributors\n"
      " %       may be used to endorse or promote products derived from this software\n %       without specific prior "
      "written permission.\n % \n % \n % \n % THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS "
      "IS\"\n % AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\n % IMPLIED WARRANTIES OF MER"
      "CHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE\n % DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR "
      "CONTRIBUTORS BE LIABLE\n % FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL\n % DAMAGE"
      "S (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR\n % SERVICES; LOSS OF USE, DATA, OR PROFITS"
      "; OR BUSINESS INTERRUPTION) HOWEVER\n % CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABI"
      "LITY,\n % OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE\n % OF THIS SOFTWARE, EV"
      "EN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\n % \n  %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%"
      "%%%\n\n"
      Position		      [-24, 57, 499, 479]
      InternalMargins	      [0, 0, 0, 0]
      FixedHeight	      off
      FixedWidth	      off
      HorizontalAlignment     "left"
      VerticalAlignment	      "top"
      ZOrder		      -1
    }
  }
}
