<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>"gate-level circuits" | Genetic Logic Lab</title><link>/tag/gate-level-circuits/</link><atom:link href="/tag/gate-level-circuits/index.xml" rel="self" type="application/rss+xml"/><description>"gate-level circuits"</description><generator>Source Themes Academic (https://sourcethemes.com/academic/)</generator><language>en-us</language><lastBuildDate>Mon, 01 Jan 2001 00:00:00 +0000</lastBuildDate><image><url>/images/icon_hu98f8dd200ffb525419093529eb1e5d7e_937188_512x512_fill_lanczos_center_2.png</url><title>"gate-level circuits"</title><link>/tag/gate-level-circuits/</link></image><item><title>Timed Circuit Verification Using TEL Structures</title><link>/publication/timed-circuit-verification-belluomini-2001/</link><pubDate>Mon, 01 Jan 2001 00:00:00 +0000</pubDate><guid>/publication/timed-circuit-verification-belluomini-2001/</guid><description/></item></channel></rss>