digraph G {
  "(ConsistentIn(InPort 1 0)(InPort 1 0))";
  "(ConsistentIn(InPort 1 2)(InPort 3 4))";
  "(ConsistentIn(InPort 2 1)(InPort 3 1))";
  "(InconsistentOut(OutPort 1 0)(InPort 1 0))";
  "(InconsistentOut(OutPort 1 0)(InPort 3 4))";
  "(InconsistentOut(OutPort 1 2)(InPort 1 0))";
  "(InconsistentOut(OutPort 1 2)(InPort 3 4))";
  "(InconsistentOut(OutPort 2 1)(InPort 3 1))";
  "(InconsistentOut(OutPort 2 9)(InPort 3 1))";
  "(ConsistentOut(OutPort 1 0)(OutPort 1 0))";
  "(ConsistentOut(OutPort 1 2)(OutPort 3 4))";
  "(ConsistentOut(OutPort 2 1)(InPort 3 1))";
  "(ConsistentOut(OutPort 2 9)(InPort 3 1))";
  "(InconsistentIn(InPort 1 2)(InPort 3 1))";
  "(InconsistentIn(InPort 2 1)(OutPort 3 4))";
  
  subgraph cluster_1 { "(ConsistentOut(OutPort 1 0)(OutPort 1 0))";"(InconsistentOut(OutPort 1 2)(InPort 1 0))";"(InconsistentOut(OutPort 1 0)(InPort 1 0))";"(ConsistentIn(InPort 1 0)(InPort 1 0))";
     };
  subgraph cluster_3 { "(InconsistentIn(InPort 2 1)(OutPort 3 4))";"(InconsistentIn(InPort 1 2)(InPort 3 1))";"(ConsistentOut(OutPort 2 9)(InPort 3 1))";"(ConsistentOut(OutPort 2 1)(InPort 3 1))";"(ConsistentOut(OutPort 1 2)(OutPort 3 4))";"(InconsistentOut(OutPort 2 9)(InPort 3 1))";"(InconsistentOut(OutPort 2 1)(InPort 3 1))";"(InconsistentOut(OutPort 1 2)(InPort 3 4))";"(InconsistentOut(OutPort 1 0)(InPort 3 4))";"(ConsistentIn(InPort 2 1)(InPort 3 1))";"(ConsistentIn(InPort 1 2)(InPort 3 4))";
     };
  
  "(ConsistentIn(InPort 1 0)(InPort 1 0))" -> "(InconsistentOut(OutPort 1 0)(InPort 1 0))";
  "(ConsistentIn(InPort 1 0)(InPort 1 0))" -> "(InconsistentOut(OutPort 1 2)(InPort 1 0))";
  "(ConsistentIn(InPort 1 2)(InPort 3 4))" -> "(InconsistentOut(OutPort 1 0)(InPort 3 4))";
  "(ConsistentIn(InPort 1 2)(InPort 3 4))" -> "(InconsistentOut(OutPort 1 2)(InPort 3 4))";
  "(ConsistentIn(InPort 2 1)(InPort 3 1))" -> "(InconsistentOut(OutPort 2 1)(InPort 3 1))";
  "(ConsistentIn(InPort 2 1)(InPort 3 1))" -> "(InconsistentOut(OutPort 2 9)(InPort 3 1))";
  "(InconsistentOut(OutPort 1 0)(InPort 1 0))" -> "(ConsistentOut(OutPort 1 0)(OutPort 1 0))";
  "(InconsistentOut(OutPort 1 0)(InPort 3 4))" -> "(ConsistentOut(OutPort 1 0)(OutPort 1 0))";
  "(InconsistentOut(OutPort 1 2)(InPort 1 0))" -> "(ConsistentOut(OutPort 1 2)(OutPort 3 4))";
  "(InconsistentOut(OutPort 1 2)(InPort 3 4))" -> "(ConsistentOut(OutPort 1 2)(OutPort 3 4))";
  "(InconsistentOut(OutPort 2 1)(InPort 3 1))" -> "(ConsistentOut(OutPort 2 1)(InPort 3 1))";
  "(InconsistentOut(OutPort 2 9)(InPort 3 1))" -> "(ConsistentOut(OutPort 2 9)(InPort 3 1))";
  "(ConsistentOut(OutPort 1 2)(OutPort 3 4))" -> "(InconsistentIn(InPort 2 1)(OutPort 3 4))";
  "(ConsistentOut(OutPort 2 1)(InPort 3 1))" -> "(InconsistentIn(InPort 1 2)(InPort 3 1))";
  "(InconsistentIn(InPort 1 2)(InPort 3 1))" -> "(ConsistentIn(InPort 1 2)(InPort 3 4))";
  "(InconsistentIn(InPort 2 1)(OutPort 3 4))" -> "(ConsistentIn(InPort 2 1)(InPort 3 1))";
  
  }