{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696967806437 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696967806437 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 10 16:56:46 2023 " "Processing started: Tue Oct 10 16:56:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696967806437 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696967806437 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696967806437 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696967806794 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696967806794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696967813760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696967813760 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696967813849 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK Registrador inst4 " "Port \"CLK\" of type Registrador and instance \"inst4\" is missing source signal" {  } { { "CPU.bdf" "" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/CPU.bdf" { { 472 872 1008 568 "inst4" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1696967813850 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK Registrador asdfdadg " "Port \"CLK\" of type Registrador and instance \"asdfdadg\" is missing source signal" {  } { { "CPU.bdf" "" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/CPU.bdf" { { 624 856 992 720 "asdfdadg" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1696967813850 ""}
{ "Warning" "WSGN_SEARCH_FILE" "projeto05.bdf 1 1 " "Using design file projeto05.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 projeto05 " "Found entity 1: projeto05" {  } { { "projeto05.bdf" "" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/projeto05.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696967813859 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696967813859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto05 projeto05:inst56 " "Elaborating entity \"projeto05\" for hierarchy \"projeto05:inst56\"" {  } { { "CPU.bdf" "inst56" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/CPU.bdf" { { -152 704 800 8 "inst56" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696967813860 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rom2.bdf 1 1 " "Using design file rom2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ROM2 " "Found entity 1: ROM2" {  } { { "rom2.bdf" "" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/rom2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696967813869 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696967813869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM2 ROM2:inst2 " "Elaborating entity \"ROM2\" for hierarchy \"ROM2:inst2\"" {  } { { "CPU.bdf" "inst2" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/CPU.bdf" { { 296 672 856 424 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696967813869 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rom.vhd 2 1 " "Using design file rom.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Found design unit 1: rom-SYN" {  } { { "rom.vhd" "" { Text "C:/Users/12547510/Documents/SSC0108/CPU/rom.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696967814216 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.vhd" "" { Text "C:/Users/12547510/Documents/SSC0108/CPU/rom.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696967814216 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696967814216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom ROM2:inst2\|rom:inst " "Elaborating entity \"rom\" for hierarchy \"ROM2:inst2\|rom:inst\"" {  } { { "rom2.bdf" "inst" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/rom2.bdf" { { 168 448 664 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696967814219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM2:inst2\|rom:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM2:inst2\|rom:inst\|altsyncram:altsyncram_component\"" {  } { { "rom.vhd" "altsyncram_component" { Text "C:/Users/12547510/Documents/SSC0108/CPU/rom.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696967814254 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM2:inst2\|rom:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM2:inst2\|rom:inst\|altsyncram:altsyncram_component\"" {  } { { "rom.vhd" "" { Text "C:/Users/12547510/Documents/SSC0108/CPU/rom.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696967814268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM2:inst2\|rom:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM2:inst2\|rom:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696967814269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696967814269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696967814269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696967814269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696967814269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696967814269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696967814269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696967814269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696967814269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696967814269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696967814269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696967814269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696967814269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696967814269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696967814269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696967814269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696967814269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696967814269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696967814269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696967814269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Mem01.mif " "Parameter \"init_file\" = \"Mem01.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696967814269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696967814269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696967814269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696967814269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696967814269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696967814269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696967814269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696967814269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696967814269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696967814269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696967814269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696967814269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696967814269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696967814269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696967814269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696967814269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696967814269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696967814269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696967814269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696967814269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696967814269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696967814269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696967814269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696967814269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696967814269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696967814269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696967814269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696967814269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696967814269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696967814269 ""}  } { { "rom.vhd" "" { Text "C:/Users/12547510/Documents/SSC0108/CPU/rom.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696967814269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nnr3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nnr3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nnr3 " "Found entity 1: altsyncram_nnr3" {  } { { "db/altsyncram_nnr3.tdf" "" { Text "C:/Users/12547510/Documents/SSC0108/CPU/db/altsyncram_nnr3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696967814310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696967814310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nnr3 ROM2:inst2\|rom:inst\|altsyncram:altsyncram_component\|altsyncram_nnr3:auto_generated " "Elaborating entity \"altsyncram_nnr3\" for hierarchy \"ROM2:inst2\|rom:inst\|altsyncram:altsyncram_component\|altsyncram_nnr3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696967814310 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debouncer.v 1 1 " "Using design file debouncer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "C:/Users/12547510/Documents/SSC0108/CPU/debouncer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696967814322 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696967814322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer ROM2:inst2\|debouncer:inst1 " "Elaborating entity \"debouncer\" for hierarchy \"ROM2:inst2\|debouncer:inst1\"" {  } { { "rom2.bdf" "inst1" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/rom2.bdf" { { 248 256 448 360 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696967814322 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 debouncer.v(71) " "Verilog HDL assignment warning at debouncer.v(71): truncated value with size 32 to match size of target (16)" {  } { { "debouncer.v" "" { Text "C:/Users/12547510/Documents/SSC0108/CPU/debouncer.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696967814323 "|CPU|ROM2:inst2|debouncer:inst1"}
{ "Warning" "WSGN_SEARCH_FILE" "contador.bdf 1 1 " "Using design file contador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Contador " "Found entity 1: Contador" {  } { { "contador.bdf" "" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/contador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696967814332 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696967814332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador Contador:inst " "Elaborating entity \"Contador\" for hierarchy \"Contador:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/CPU.bdf" { { 32 128 288 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696967814332 ""}
{ "Warning" "WSGN_SEARCH_FILE" "uc.bdf 1 1 " "Using design file uc.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "uc.bdf" "" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/uc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696967814342 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696967814342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC UC:inst6 " "Elaborating entity \"UC\" for hierarchy \"UC:inst6\"" {  } { { "CPU.bdf" "inst6" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/CPU.bdf" { { 296 208 408 424 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696967814342 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registrador.bdf 1 1 " "Using design file registrador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Found entity 1: Registrador" {  } { { "registrador.bdf" "" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/registrador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696967814352 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696967814352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:inst4 " "Elaborating entity \"Registrador\" for hierarchy \"Registrador:inst4\"" {  } { { "CPU.bdf" "inst4" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/CPU.bdf" { { 472 872 1008 568 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696967814352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux Registrador:inst4\|21mux:inst10 " "Elaborating entity \"21mux\" for hierarchy \"Registrador:inst4\|21mux:inst10\"" {  } { { "registrador.bdf" "inst10" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/registrador.bdf" { { 128 368 488 208 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696967814366 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Registrador:inst4\|21mux:inst10 " "Elaborated megafunction instantiation \"Registrador:inst4\|21mux:inst10\"" {  } { { "registrador.bdf" "" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/registrador.bdf" { { 128 368 488 208 "inst10" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696967814367 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ula.bdf 1 1 " "Using design file ula.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ula.bdf" "" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/ula.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696967814379 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696967814379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:inst7 " "Elaborating entity \"ULA\" for hierarchy \"ULA:inst7\"" {  } { { "CPU.bdf" "inst7" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/CPU.bdf" { { 304 1120 1320 400 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696967814379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX ULA:inst7\|BUSMUX:inst " "Elaborating entity \"BUSMUX\" for hierarchy \"ULA:inst7\|BUSMUX:inst\"" {  } { { "ula.bdf" "inst" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/ula.bdf" { { 504 352 464 592 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696967814393 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ULA:inst7\|BUSMUX:inst " "Elaborated megafunction instantiation \"ULA:inst7\|BUSMUX:inst\"" {  } { { "ula.bdf" "" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/ula.bdf" { { 504 352 464 592 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696967814394 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ULA:inst7\|BUSMUX:inst " "Instantiated megafunction \"ULA:inst7\|BUSMUX:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696967814394 ""}  } { { "ula.bdf" "" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/ula.bdf" { { 504 352 464 592 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696967814394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux ULA:inst7\|BUSMUX:inst\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"ULA:inst7\|BUSMUX:inst\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696967814412 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ULA:inst7\|BUSMUX:inst\|lpm_mux:\$00000 ULA:inst7\|BUSMUX:inst " "Elaborated megafunction instantiation \"ULA:inst7\|BUSMUX:inst\|lpm_mux:\$00000\", which is child of megafunction instantiation \"ULA:inst7\|BUSMUX:inst\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "ula.bdf" "" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/ula.bdf" { { 504 352 464 592 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696967814413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_arc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_arc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_arc " "Found entity 1: mux_arc" {  } { { "db/mux_arc.tdf" "" { Text "C:/Users/12547510/Documents/SSC0108/CPU/db/mux_arc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696967814451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696967814451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_arc ULA:inst7\|BUSMUX:inst\|lpm_mux:\$00000\|mux_arc:auto_generated " "Elaborating entity \"mux_arc\" for hierarchy \"ULA:inst7\|BUSMUX:inst\|lpm_mux:\$00000\|mux_arc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696967814452 ""}
{ "Warning" "WSGN_SEARCH_FILE" "somadorcompleto4bits.bdf 1 1 " "Using design file somadorcompleto4bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 somadorcompleto4bits " "Found entity 1: somadorcompleto4bits" {  } { { "somadorcompleto4bits.bdf" "" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/somadorcompleto4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696967814466 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696967814466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorcompleto4bits ULA:inst7\|somadorcompleto4bits:inSAst " "Elaborating entity \"somadorcompleto4bits\" for hierarchy \"ULA:inst7\|somadorcompleto4bits:inSAst\"" {  } { { "ula.bdf" "inSAst" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/ula.bdf" { { -160 304 448 32 "inSAst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696967814467 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst5 " "Primitive \"GND\" of instance \"inst5\" not used" {  } { { "somadorcompleto4bits.bdf" "" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/somadorcompleto4bits.bdf" { { 472 768 800 504 "inst5" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1696967814467 ""}
{ "Warning" "WSGN_SEARCH_FILE" "somador.bdf 1 1 " "Using design file somador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Somador " "Found entity 1: Somador" {  } { { "somador.bdf" "" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/somador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696967814476 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696967814476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador ULA:inst7\|somadorcompleto4bits:inSAst\|Somador:inst3 " "Elaborating entity \"Somador\" for hierarchy \"ULA:inst7\|somadorcompleto4bits:inSAst\|Somador:inst3\"" {  } { { "somadorcompleto4bits.bdf" "inst3" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/somadorcompleto4bits.bdf" { { 416 624 720 512 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696967814476 ""}
{ "Warning" "WSGN_SEARCH_FILE" "iwanttodie.bdf 1 1 " "Using design file iwanttodie.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 iwanttodie " "Found entity 1: iwanttodie" {  } { { "iwanttodie.bdf" "" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/iwanttodie.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696967814487 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696967814487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanttodie ULA:inst7\|iwanttodie:inst7 " "Elaborating entity \"iwanttodie\" for hierarchy \"ULA:inst7\|iwanttodie:inst7\"" {  } { { "ula.bdf" "inst7" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/ula.bdf" { { 184 344 456 312 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696967814487 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "IN3 " "Pin \"IN3\" not connected" {  } { { "iwanttodie.bdf" "" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/iwanttodie.bdf" { { 240 144 312 256 "IN3" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1696967814488 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst " "Primitive \"GND\" of instance \"inst\" not used" {  } { { "iwanttodie.bdf" "" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/iwanttodie.bdf" { { 280 304 336 312 "inst" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1696967814488 ""}
{ "Warning" "WSGN_SEARCH_FILE" "subtratorcompleto4bits.bdf 1 1 " "Using design file subtratorcompleto4bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Subtratorcompleto4bits " "Found entity 1: Subtratorcompleto4bits" {  } { { "subtratorcompleto4bits.bdf" "" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/subtratorcompleto4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696967814500 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696967814500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtratorcompleto4bits ULA:inst7\|Subtratorcompleto4bits:inst6 " "Elaborating entity \"Subtratorcompleto4bits\" for hierarchy \"ULA:inst7\|Subtratorcompleto4bits:inst6\"" {  } { { "ula.bdf" "inst6" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/ula.bdf" { { -160 664 824 32 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696967814500 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst4 " "Primitive \"GND\" of instance \"inst4\" not used" {  } { { "subtratorcompleto4bits.bdf" "" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/subtratorcompleto4bits.bdf" { { 536 768 800 568 "inst4" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1696967814501 ""}
{ "Warning" "WSGN_SEARCH_FILE" "subtratorcompleto.bdf 1 1 " "Using design file subtratorcompleto.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Subtratorcompleto " "Found entity 1: Subtratorcompleto" {  } { { "subtratorcompleto.bdf" "" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/subtratorcompleto.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696967814510 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696967814510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtratorcompleto ULA:inst7\|Subtratorcompleto4bits:inst6\|Subtratorcompleto:inst " "Elaborating entity \"Subtratorcompleto\" for hierarchy \"ULA:inst7\|Subtratorcompleto4bits:inst6\|Subtratorcompleto:inst\"" {  } { { "subtratorcompleto4bits.bdf" "inst" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/subtratorcompleto4bits.bdf" { { 144 8 104 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696967814510 ""}
{ "Warning" "WSGN_SEARCH_FILE" "divide2.bdf 1 1 " "Using design file divide2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Divide2 " "Found entity 1: Divide2" {  } { { "divide2.bdf" "" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/divide2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696967814520 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696967814520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divide2 ULA:inst7\|Divide2:inst3 " "Elaborating entity \"Divide2\" for hierarchy \"ULA:inst7\|Divide2:inst3\"" {  } { { "ula.bdf" "inst3" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/ula.bdf" { { 184 664 808 312 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696967814520 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Input0 " "Pin \"Input0\" not connected" {  } { { "divide2.bdf" "" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/divide2.bdf" { { 136 128 296 152 "Input0" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1696967814520 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst1 " "Primitive \"GND\" of instance \"inst1\" not used" {  } { { "divide2.bdf" "" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/divide2.bdf" { { 168 368 400 200 "inst1" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1696967814520 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ROM2:inst2\|debouncer:inst1\|out_key ROM2:inst2\|debouncer:inst1\|out_key~_emulated ROM2:inst2\|debouncer:inst1\|out_key~1 " "Register \"ROM2:inst2\|debouncer:inst1\|out_key\" is converted into an equivalent circuit using register \"ROM2:inst2\|debouncer:inst1\|out_key~_emulated\" and latch \"ROM2:inst2\|debouncer:inst1\|out_key~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/12547510/Documents/SSC0108/CPU/debouncer.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1696967815000 "|CPU|ROM2:inst2|debouncer:inst1|out_key"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador:inst\|inst7 Contador:inst\|inst7~_emulated Contador:inst\|inst7~1 " "Register \"Contador:inst\|inst7\" is converted into an equivalent circuit using register \"Contador:inst\|inst7~_emulated\" and latch \"Contador:inst\|inst7~1\"" {  } { { "contador.bdf" "" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/contador.bdf" { { 304 1280 1344 384 "inst7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1696967815000 "|CPU|Contador:inst|inst7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador:inst\|inst6 Contador:inst\|inst6~_emulated Contador:inst\|inst6~1 " "Register \"Contador:inst\|inst6\" is converted into an equivalent circuit using register \"Contador:inst\|inst6~_emulated\" and latch \"Contador:inst\|inst6~1\"" {  } { { "contador.bdf" "" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/contador.bdf" { { 304 952 1016 384 "inst6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1696967815000 "|CPU|Contador:inst|inst6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador:inst\|inst1 Contador:inst\|inst1~_emulated Contador:inst\|inst1~1 " "Register \"Contador:inst\|inst1\" is converted into an equivalent circuit using register \"Contador:inst\|inst1~_emulated\" and latch \"Contador:inst\|inst1~1\"" {  } { { "contador.bdf" "" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/contador.bdf" { { 304 616 680 384 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1696967815000 "|CPU|Contador:inst|inst1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador:inst\|inst Contador:inst\|inst~_emulated Contador:inst\|inst~1 " "Register \"Contador:inst\|inst\" is converted into an equivalent circuit using register \"Contador:inst\|inst~_emulated\" and latch \"Contador:inst\|inst~1\"" {  } { { "contador.bdf" "" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/contador.bdf" { { 304 264 328 384 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1696967815000 "|CPU|Contador:inst|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador:inst\|debouncer:adgsdfgseg\|intermediate Contador:inst\|debouncer:adgsdfgseg\|intermediate~_emulated ROM2:inst2\|debouncer:inst1\|out_key~1 " "Register \"Contador:inst\|debouncer:adgsdfgseg\|intermediate\" is converted into an equivalent circuit using register \"Contador:inst\|debouncer:adgsdfgseg\|intermediate~_emulated\" and latch \"ROM2:inst2\|debouncer:inst1\|out_key~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/12547510/Documents/SSC0108/CPU/debouncer.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1696967815000 "|CPU|Contador:inst|debouncer:adgsdfgseg|intermediate"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador:inst\|debouncer:adgsdfgseg\|out_key Contador:inst\|debouncer:adgsdfgseg\|out_key~_emulated ROM2:inst2\|debouncer:inst1\|out_key~1 " "Register \"Contador:inst\|debouncer:adgsdfgseg\|out_key\" is converted into an equivalent circuit using register \"Contador:inst\|debouncer:adgsdfgseg\|out_key~_emulated\" and latch \"ROM2:inst2\|debouncer:inst1\|out_key~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/12547510/Documents/SSC0108/CPU/debouncer.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1696967815000 "|CPU|Contador:inst|debouncer:adgsdfgseg|out_key"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1696967815000 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Reg01A GND " "Pin \"Reg01A\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/CPU.bdf" { { 80 2208 2384 96 "Reg01A" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696967815038 "|CPU|Reg01A"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg01B GND " "Pin \"Reg01B\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/CPU.bdf" { { 96 2208 2384 112 "Reg01B" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696967815038 "|CPU|Reg01B"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg01C GND " "Pin \"Reg01C\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/CPU.bdf" { { 112 2208 2384 128 "Reg01C" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696967815038 "|CPU|Reg01C"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg01D GND " "Pin \"Reg01D\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/CPU.bdf" { { 128 2208 2384 144 "Reg01D" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696967815038 "|CPU|Reg01D"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg01E GND " "Pin \"Reg01E\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/CPU.bdf" { { 144 2208 2384 160 "Reg01E" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696967815038 "|CPU|Reg01E"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg01F GND " "Pin \"Reg01F\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/CPU.bdf" { { 160 2208 2384 176 "Reg01F" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696967815038 "|CPU|Reg01F"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg01G VCC " "Pin \"Reg01G\" is stuck at VCC" {  } { { "CPU.bdf" "" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/CPU.bdf" { { 176 2208 2384 192 "Reg01G" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696967815038 "|CPU|Reg01G"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg10A GND " "Pin \"Reg10A\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/CPU.bdf" { { 256 2208 2384 272 "Reg10A" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696967815038 "|CPU|Reg10A"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg10B GND " "Pin \"Reg10B\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/CPU.bdf" { { 272 2208 2384 288 "Reg10B" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696967815038 "|CPU|Reg10B"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg10C GND " "Pin \"Reg10C\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/CPU.bdf" { { 288 2208 2384 304 "Reg10C" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696967815038 "|CPU|Reg10C"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg10D GND " "Pin \"Reg10D\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/CPU.bdf" { { 304 2208 2384 320 "Reg10D" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696967815038 "|CPU|Reg10D"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg10E GND " "Pin \"Reg10E\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/CPU.bdf" { { 320 2208 2384 336 "Reg10E" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696967815038 "|CPU|Reg10E"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg10F GND " "Pin \"Reg10F\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/CPU.bdf" { { 336 2208 2384 352 "Reg10F" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696967815038 "|CPU|Reg10F"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg10G VCC " "Pin \"Reg10G\" is stuck at VCC" {  } { { "CPU.bdf" "" { Schematic "C:/Users/12547510/Documents/SSC0108/CPU/CPU.bdf" { { 352 2208 2384 368 "Reg10G" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696967815038 "|CPU|Reg10G"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1696967815038 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1696967815109 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696967815552 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696967815552 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "151 " "Implemented 151 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696967815598 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696967815598 ""} { "Info" "ICUT_CUT_TM_LCELLS" "90 " "Implemented 90 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696967815598 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1696967815598 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696967815598 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696967815619 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 10 16:56:55 2023 " "Processing ended: Tue Oct 10 16:56:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696967815619 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696967815619 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696967815619 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696967815619 ""}
