// Seed: 1110063894
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always_comb repeat (id_3) id_1 = id_2;
endmodule
module module_1 (
    output logic id_0,
    input  logic id_1
);
  initial begin
    $display(1);
    id_0 <= id_1;
    id_0 = id_1 + 1'b0;
  end
  tri1 id_3 = id_3 - 1;
  module_0(
      id_3, id_3, id_3, id_3, id_3, id_3
  );
  final begin
    $display;
    assume (1);
  end
  assign id_3 = 1;
  wire id_4;
endmodule
