Release 14.5 - xst P.58f (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: MESSAGE_GEN.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MESSAGE_GEN.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MESSAGE_GEN"
Output Format                      : NGC
Target Device                      : xc3s250e-4-cp132

---- Source Options
Top Module Name                    : MESSAGE_GEN
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/hendri/Documents/workspaceXilinxBasys2/p17_UARTv1/uart.vhd" in Library work.
Architecture rtl of Entity message_gen is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <MESSAGE_GEN> in library <work> (architecture <rtl>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <MESSAGE_GEN> in library <work> (Architecture <rtl>).
WARNING:Xst:753 - "/home/hendri/Documents/workspaceXilinxBasys2/p17_UARTv1/uart.vhd" line 84: Unconnected output port 'RX_FIFO_DATA_OUT' of component 'UART'.
WARNING:Xst:753 - "/home/hendri/Documents/workspaceXilinxBasys2/p17_UARTv1/uart.vhd" line 84: Unconnected output port 'RX_FIFO_DATA_OUT_STB' of component 'UART'.
WARNING:Xst:2211 - "/home/hendri/Documents/workspaceXilinxBasys2/p17_UARTv1/uart.vhd" line 84: Instantiating black box module <UART>.
    Set user-defined property "BAUD_RATE =  115200" for instance <UART_inst1> in unit <MESSAGE_GEN>.
    Set user-defined property "CLOCK_FREQUENCY =  100000000" for instance <UART_inst1> in unit <MESSAGE_GEN>.
    Set user-defined property "RX_FIFO_DEPTH =  1023" for instance <UART_inst1> in unit <MESSAGE_GEN>.
    Set user-defined property "TX_FIFO_DEPTH =  1023" for instance <UART_inst1> in unit <MESSAGE_GEN>.
INFO:Xst:1433 - Contents of array <hello_world> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Entity <MESSAGE_GEN> analyzed. Unit <MESSAGE_GEN> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <MESSAGE_GEN>.
    Related source file is "/home/hendri/Documents/workspaceXilinxBasys2/p17_UARTv1/uart.vhd".
WARNING:Xst:1780 - Signal <uart_rx_fifo_data_in_stb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <uart_rx_fifo_data_in_ack> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <uart_rx_fifo_data_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1781 - Signal <hello_world> is used but never assigned. Tied to default value.
    Found 5x8-bit ROM for signal <$varindex0000> created at line 122.
    Found 1-bit register for signal <USB_RS232_TXD>.
    Found 1-bit register for signal <reset>.
    Found 1-bit register for signal <reset_d0>.
    Found 1-bit register for signal <send1>.
    Found 9-bit up counter for signal <state>.
    Found 1-bit register for signal <uart_rxd>.
    Found 1-bit register for signal <uart_rxd_d0>.
    Found 8-bit register for signal <uart_tx_fifo_data_in>.
    Found 1-bit register for signal <uart_tx_fifo_data_in_stb>.
    Found 1-bit register for signal <uart_txd_d0>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
Unit <MESSAGE_GEN> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 5x8-bit ROM                                           : 1
# Counters                                             : 1
 9-bit up counter                                      : 1
# Registers                                            : 9
 1-bit register                                        : 8
 8-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <MESSAGE_GEN>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom__varindex0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <MESSAGE_GEN> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 5x8-bit ROM                                           : 1
# Counters                                             : 1
 9-bit up counter                                      : 1
# Registers                                            : 16
 Flip-Flops                                            : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <uart_tx_fifo_data_in_4> has a constant value of 0 in block <MESSAGE_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <uart_tx_fifo_data_in_7> has a constant value of 0 in block <MESSAGE_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <state_3> of sequential type is unconnected in block <MESSAGE_GEN>.
WARNING:Xst:2677 - Node <state_4> of sequential type is unconnected in block <MESSAGE_GEN>.
WARNING:Xst:2677 - Node <state_5> of sequential type is unconnected in block <MESSAGE_GEN>.
WARNING:Xst:2677 - Node <state_6> of sequential type is unconnected in block <MESSAGE_GEN>.
WARNING:Xst:2677 - Node <state_7> of sequential type is unconnected in block <MESSAGE_GEN>.
WARNING:Xst:2677 - Node <state_8> of sequential type is unconnected in block <MESSAGE_GEN>.
INFO:Xst:2261 - The FF/Latch <uart_tx_fifo_data_in_2> in Unit <MESSAGE_GEN> is equivalent to the following FF/Latch, which will be removed : <uart_tx_fifo_data_in_6> 

Optimizing unit <MESSAGE_GEN> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MESSAGE_GEN, actual ratio is 0.

Final Macro Processing ...

Processing Unit <MESSAGE_GEN> :
	Found 2-bit shift register for signal <uart_rxd>.
	Found 2-bit shift register for signal <reset>.
	Found 2-bit shift register for signal <USB_RS232_TXD_OBUF>.
Unit <MESSAGE_GEN> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 10
 Flip-Flops                                            : 10
# Shift Registers                                      : 3
 2-bit shift register                                  : 3

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : MESSAGE_GEN.ngr
Top Level Output File Name         : MESSAGE_GEN
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 5

Cell Usage :
# BELS                             : 18
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 2
#      LUT2                        : 1
#      LUT3                        : 5
#      LUT4                        : 1
#      MUXCY                       : 2
#      VCC                         : 1
#      XORCY                       : 3
# FlipFlops/Latches                : 13
#      FD                          : 3
#      FDE                         : 1
#      FDRE                        : 9
# Shift Registers                  : 3
#      SRL16                       : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 4
#      IBUF                        : 3
#      OBUF                        : 1
# Others                           : 1
#      UART                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250ecp132-4 

 Number of Slices:                        8  out of   2448     0%  
 Number of Slice Flip Flops:             13  out of   4896     0%  
 Number of 4 input LUTs:                 14  out of   4896     0%  
    Number used as logic:                11
    Number used as Shift registers:       3
 Number of IOs:                           5
 Number of bonded IOBs:                   5  out of     92     5%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLOCK_Y3                           | BUFGP                  | 16    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 4.014ns (Maximum Frequency: 249.128MHz)
   Minimum input arrival time before clock: 4.003ns
   Maximum output required time after clock: 4.283ns
   Maximum combinational path delay: 2.491ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLOCK_Y3'
  Clock period: 4.014ns (frequency: 249.128MHz)
  Total number of paths / destination ports: 53 / 31
-------------------------------------------------------------------------
Delay:               4.014ns (Levels of Logic = 0)
  Source:            Mshreg_USB_RS232_TXD_OBUF (FF)
  Destination:       USB_RS232_TXD_OBUF1 (FF)
  Source Clock:      CLOCK_Y3 rising
  Destination Clock: CLOCK_Y3 rising

  Data Path: Mshreg_USB_RS232_TXD_OBUF to USB_RS232_TXD_OBUF1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16:CLK->Q          1   3.706   0.000  Mshreg_USB_RS232_TXD_OBUF (Mshreg_USB_RS232_TXD_OBUF)
     FD:D                      0.308          USB_RS232_TXD_OBUF1
    ----------------------------------------
    Total                      4.014ns (4.014ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLOCK_Y3'
  Total number of paths / destination ports: 15 / 14
-------------------------------------------------------------------------
Offset:              4.003ns (Levels of Logic = 2)
  Source:            SEND (PAD)
  Destination:       uart_tx_fifo_data_in_0 (FF)
  Destination Clock: CLOCK_Y3 rising

  Data Path: SEND to uart_tx_fifo_data_in_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.706  SEND_IBUF (SEND_IBUF)
     LUT3:I0->O            9   0.704   0.820  uart_tx_fifo_data_in_stb_not000111 (state_not0001)
     FDRE:CE                   0.555          uart_tx_fifo_data_in_0
    ----------------------------------------
    Total                      4.003ns (2.477ns logic, 1.526ns route)
                                       (61.9% logic, 38.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLOCK_Y3'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            USB_RS232_TXD_OBUF1 (FF)
  Destination:       USB_RS232_TXD (PAD)
  Source Clock:      CLOCK_Y3 rising

  Data Path: USB_RS232_TXD_OBUF1 to USB_RS232_TXD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.420  USB_RS232_TXD_OBUF1 (USB_RS232_TXD_OBUF1)
     OBUF:I->O                 3.272          USB_RS232_TXD_OBUF (USB_RS232_TXD)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.491ns (Levels of Logic = 1)
  Source:            CLOCK_Y3 (PAD)
  Destination:       UART_inst1:CLOCK (PAD)

  Data Path: CLOCK_Y3 to UART_inst1:CLOCK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     BUFGP:I->O           16   1.457   1.034  CLOCK_Y3_BUFGP (CLOCK_Y3_BUFGP)
    UART:CLOCK                 0.000          UART_inst1
    ----------------------------------------
    Total                      2.491ns (1.457ns logic, 1.034ns route)
                                       (58.5% logic, 41.5% route)

=========================================================================
WARNING:Xst:616 - Invalid property "BAUD_RATE 115200": Did not attach to UART_inst1.
WARNING:Xst:616 - Invalid property "CLOCK_FREQUENCY 100000000": Did not attach to UART_inst1.
WARNING:Xst:616 - Invalid property "RX_FIFO_DEPTH 1023": Did not attach to UART_inst1.
WARNING:Xst:616 - Invalid property "TX_FIFO_DEPTH 1023": Did not attach to UART_inst1.


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 2.98 secs
 
--> 


Total memory usage is 166732 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   19 (   0 filtered)
Number of infos    :    3 (   0 filtered)

