<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv</a>
defines: 
time_elapsed: 0.084s
ram usage: 11052 KB
</pre>
<pre class="log">

sh scr.sh --lint-only -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK -Wpedantic -Wno-context -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv</a>
+ verilator --lint-only -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK -Wpedantic -Wno-context -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv</a>
%Error-UNSUPPORTED: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:3</a>:2: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;covergroup&#39;
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:3</a>:15: syntax error, unexpected &#39;(&#39;, expecting IDENTIFIER or randomize
%Error-UNSUPPORTED: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:4</a>:2: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;coverpoint&#39;
%Error-UNSUPPORTED: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:5</a>:2: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;coverpoint&#39;
%Error-UNSUPPORTED: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:6</a>:8: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;cross&#39;
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:6</a>:14: syntax error, unexpected IDENTIFIER, expecting assert or assume or cover or restrict
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:9</a>:9: syntax error, unexpected int, expecting IDENTIFIER or genvar or randomize
%Error-UNSUPPORTED: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:12</a>:3: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;bins&#39;
%Error-UNSUPPORTED: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:13</a>:3: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;bins&#39;
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:14</a>:27: syntax error, unexpected IDENTIFIER, expecting &#39;(&#39; or &#39;;&#39;
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:15</a>:9: syntax error, unexpected logic, expecting IDENTIFIER or genvar or randomize
%Error-UNSUPPORTED: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:19</a>:2: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endgroup&#39;
%Error-UNSUPPORTED: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:22</a>:2: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;covergroup&#39;
%Error-UNSUPPORTED: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:23</a>:2: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;cross&#39;
%Error-UNSUPPORTED: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:25</a>:2: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;ignore_bins&#39;
%Error-UNSUPPORTED: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:25</a>:23: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;binsof&#39;
%Error-UNSUPPORTED: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:25</a>:33: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;intersect&#39;
%Error-UNSUPPORTED: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:27</a>:2: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endgroup&#39;
%Error: Cannot continue
        ... See the manual and https://verilator.org for more assistance.
+ exit 1

</pre>
</body>