<def f='llvm/llvm/include/llvm/MC/MCInst.h' l='70' ll='73' type='void llvm::MCOperand::setReg(unsigned int Reg)'/>
<doc f='llvm/llvm/include/llvm/MC/MCInst.h' l='69'>/// Set the register number.</doc>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='732' u='c' c='_ZNK12_GLOBAL__N_117ThumbDisassembler23UpdateThumbVFPPredicateERN4llvm14MCDisassembler12DecodeStatusERNS1_6MCInstE'/>
<use f='llvm/llvm/lib/Target/Hexagon/Disassembler/HexagonDisassembler.cpp' l='495' u='c' c='_ZNK12_GLOBAL__N_119HexagonDisassembler20getSingleInstructionERN4llvm6MCInstES3_NS1_8ArrayRefIhEEmRNS1_11raw_ostreamES7_Rb'/>
<use f='llvm/llvm/lib/Target/Hexagon/Disassembler/HexagonDisassembler.cpp' l='506' u='c' c='_ZNK12_GLOBAL__N_119HexagonDisassembler20getSingleInstructionERN4llvm6MCInstES3_NS1_8ArrayRefIhEEmRNS1_11raw_ostreamES7_Rb'/>
<use f='llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp' l='116' u='c' c='_ZNK4llvm17MipsMCCodeEmitter18LowerCompactBranchERNS_6MCInstE'/>
<use f='llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp' l='117' u='c' c='_ZNK4llvm17MipsMCCodeEmitter18LowerCompactBranchERNS_6MCInstE'/>
