xmsc: -nocopyright -COMPILEONLY -cdslib /home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab20-simpledpi/./xcelium.d/run.lnx86.23.03.d/cdsrun.lib -hdlvar /home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab20-simpledpi/./xcelium.d/run.lnx86.23.03.d/hdlrun.var -work worklib
xmvlog: -nocopyright -cdslib /home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab20-simpledpi/./xcelium.d/run.lnx86.23.03.d/cdsrun.lib -hdlvar /home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab20-simpledpi/./xcelium.d/run.lnx86.23.03.d/hdlrun.var -work worklib
xmvhdl: -nocopyright -cdslib /home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab20-simpledpi/./xcelium.d/run.lnx86.23.03.d/cdsrun.lib -hdlvar /home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab20-simpledpi/./xcelium.d/run.lnx86.23.03.d/hdlrun.var -work worklib
xmelab: -nocopyright -cdslib /home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab20-simpledpi/./xcelium.d/run.lnx86.23.03.d/cdsrun.lib -hdlvar /home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab20-simpledpi/./xcelium.d/run.lnx86.23.03.d/hdlrun.var -work worklib
simplus: +tb_rc_dir+./xcelium.d/run.lnx86.23.03.d/xmsc_run +tb_run_dir+/home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab20-simpledpi +tb_trans_record
vspsim: -nocopyright
