Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4.1 (win64) Build 2117270 Tue Jan 30 15:32:00 MST 2018
| Date         : Mon Sep 23 16:25:33 2019
| Host         : Laptop-T470p running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file LED_TOP_control_sets_placed.rpt
| Design       : LED_TOP
| Device       : xc7a35ti
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |     9 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              15 |            5 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              16 |            5 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------+--------------------------------------------+-----------------------------------------+------------------+----------------+
|          Clock Signal         |                Enable Signal               |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+-------------------------------+--------------------------------------------+-----------------------------------------+------------------+----------------+
|  clk_wiz_0_inst/inst/clk_out1 | tick_generator_inst/rvTick5ms_q[3]_i_1_n_0 | tick_generator_inst/rvTick1s_q_reg[0]_0 |                2 |              4 |
|  clk_wiz_0_inst/inst/clk_out1 | tick_generator_inst/E[0]                   | tick_generator_inst/rvTick1s_q_reg[0]_0 |                1 |              4 |
|  clk_wiz_0_inst/inst/clk_out1 | tick_generator_inst/rvTick1s_q[7]_i_1_n_0  | tick_generator_inst/rvTick1s_q_reg[0]_0 |                2 |              8 |
|  clk_wiz_0_inst/inst/clk_out1 |                                            | tick_generator_inst/rvTick1s_q_reg[0]_0 |                5 |             15 |
+-------------------------------+--------------------------------------------+-----------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     2 |
| 8      |                     1 |
| 15     |                     1 |
+--------+-----------------------+


