{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1494227132659 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1494227132664 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 08 14:05:32 2017 " "Processing started: Mon May 08 14:05:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1494227132664 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494227132664 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Assignment_2 -c Assignment_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Assignment_2 -c Assignment_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494227132664 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1494227132991 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1494227132991 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU_CONTROL.v(23) " "Verilog HDL warning at ALU_CONTROL.v(23): extended using \"x\" or \"z\"" {  } { { "ALU_CONTROL.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/ALU_CONTROL.v" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1494227145296 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU_CONTROL.v(61) " "Verilog HDL warning at ALU_CONTROL.v(61): extended using \"x\" or \"z\"" {  } { { "ALU_CONTROL.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/ALU_CONTROL.v" 61 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1494227145296 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU_CONTROL.v(63) " "Verilog HDL warning at ALU_CONTROL.v(63): extended using \"x\" or \"z\"" {  } { { "ALU_CONTROL.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/ALU_CONTROL.v" 63 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1494227145296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_CONTROL " "Found entity 1: ALU_CONTROL" {  } { { "ALU_CONTROL.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/ALU_CONTROL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494227145297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494227145297 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(121) " "Verilog HDL warning at ALU.v(121): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/ALU.v" 121 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1494227145297 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(126) " "Verilog HDL warning at ALU.v(126): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/ALU.v" 126 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1494227145297 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(136) " "Verilog HDL warning at ALU.v(136): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/ALU.v" 136 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1494227145297 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(166) " "Verilog HDL warning at ALU.v(166): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/ALU.v" 166 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1494227145297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494227145297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494227145297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM " "Found entity 1: IMEM" {  } { { "IMEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494227145297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494227145297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file imem_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM_RAM " "Found entity 1: IMEM_RAM" {  } { { "IMEM_RAM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM_RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494227145297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494227145297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.v 1 1 " "Found 1 design units, including 1 entities, in source file reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "REG.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/REG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494227145297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494227145297 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.v " "Entity \"MUX\" obtained from \"MUX.v\" instead of from Quartus Prime megafunction library" {  } { { "MUX.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/MUX.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1494227145297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494227145297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494227145297 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DMEM.v(20) " "Verilog HDL warning at DMEM.v(20): extended using \"x\" or \"z\"" {  } { { "DMEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/DMEM.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1494227145297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMEM " "Found entity 1: DMEM" {  } { { "DMEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/DMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494227145297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494227145297 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "CONTROL.v(146) " "Verilog HDL warning at CONTROL.v(146): extended using \"x\" or \"z\"" {  } { { "CONTROL.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/CONTROL.v" 146 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1494227145297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL " "Found entity 1: CONTROL" {  } { { "CONTROL.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/CONTROL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494227145297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494227145297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER " "Found entity 1: ADDER" {  } { { "ADDER.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/ADDER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494227145297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494227145297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIGN_EXTEND " "Found entity 1: SIGN_EXTEND" {  } { { "SIGN_EXTEND.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SIGN_EXTEND.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494227145297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494227145297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_2.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFT_LEFT_2 " "Found entity 1: SHIFT_LEFT_2" {  } { { "SHIFT_LEFT_2.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SHIFT_LEFT_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494227145297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494227145297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_jump.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_jump.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER_JUMP " "Found entity 1: ADDER_JUMP" {  } { { "ADDER_JUMP.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/ADDER_JUMP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494227145297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494227145297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG_IF_ID " "Found entity 1: REG_IF_ID" {  } { { "REG_IF_ID.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/REG_IF_ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494227145297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494227145297 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "REG_ID_EXE REG_ID_EXE.v(23) " "Verilog Module Declaration warning at REG_ID_EXE.v(23): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"REG_ID_EXE\"" {  } { { "REG_ID_EXE.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/REG_ID_EXE.v" 23 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494227145297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_id_exe.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_id_exe.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG_ID_EXE " "Found entity 1: REG_ID_EXE" {  } { { "REG_ID_EXE.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/REG_ID_EXE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494227145297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494227145297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_exe_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_exe_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG_EXE_MEM " "Found entity 1: REG_EXE_MEM" {  } { { "REG_EXE_MEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/REG_EXE_MEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494227145297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494227145297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG_MEM_WB " "Found entity 1: REG_MEM_WB" {  } { { "REG_MEM_WB.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/REG_MEM_WB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494227145312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494227145312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exception_handle.v 1 1 " "Found 1 design units, including 1 entities, in source file exception_handle.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXCEPTION_HANDLE " "Found entity 1: EXCEPTION_HANDLE" {  } { { "EXCEPTION_HANDLE.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/EXCEPTION_HANDLE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494227145312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494227145312 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "SYSTEM.v(90) " "Verilog HDL Module Instantiation warning at SYSTEM.v(90): ignored dangling comma in List of Port Connections" {  } { { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 90 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1494227145312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system.v 1 1 " "Found 1 design units, including 1 entities, in source file system.v" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM " "Found entity 1: SYSTEM" {  } { { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494227145312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494227145312 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SYSTEM.v(67) " "Verilog HDL Instantiation warning at SYSTEM.v(67): instance has no name" {  } { { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 67 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1494227145312 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SYSTEM.v(90) " "Verilog HDL Instantiation warning at SYSTEM.v(90): instance has no name" {  } { { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 90 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1494227145312 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SYSTEM " "Elaborating entity \"SYSTEM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1494227145343 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SYS_leds SYSTEM.v(13) " "Output port \"SYS_leds\" at SYSTEM.v(13) has no driver" {  } { { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1494227145343 "|SYSTEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM IMEM:IMEM " "Elaborating entity \"IMEM\" for hierarchy \"IMEM:IMEM\"" {  } { { "SYSTEM.v" "IMEM" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494227145343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM_RAM IMEM:IMEM\|IMEM_RAM:RAM " "Elaborating entity \"IMEM_RAM\" for hierarchy \"IMEM:IMEM\|IMEM_RAM:RAM\"" {  } { { "IMEM.v" "RAM" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494227145359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\"" {  } { { "IMEM_RAM.v" "altsyncram_component" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM_RAM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494227145375 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\"" {  } { { "IMEM_RAM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM_RAM.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494227145390 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494227145390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494227145390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494227145390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494227145390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494227145390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494227145390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494227145390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494227145390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494227145390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494227145390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494227145390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494227145390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494227145390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494227145390 ""}  } { { "IMEM_RAM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM_RAM.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1494227145390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pjf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pjf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pjf1 " "Found entity 1: altsyncram_pjf1" {  } { { "db/altsyncram_pjf1.tdf" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494227145428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494227145428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pjf1 IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated " "Elaborating entity \"altsyncram_pjf1\" for hierarchy \"IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/soft/specific/quartus/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494227145428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG REG:REG " "Elaborating entity \"REG\" for hierarchy \"REG:REG\"" {  } { { "SYSTEM.v" "REG" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494227145428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMEM DMEM:DMEM " "Elaborating entity \"DMEM\" for hierarchy \"DMEM:DMEM\"" {  } { { "SYSTEM.v" "DMEM" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494227145444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL CONTROL:CONTROL " "Elaborating entity \"CONTROL\" for hierarchy \"CONTROL:CONTROL\"" {  } { { "SYSTEM.v" "CONTROL" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494227145444 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Exception CONTROL.v(17) " "Verilog HDL or VHDL warning at CONTROL.v(17): object \"Exception\" assigned a value but never read" {  } { { "CONTROL.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/CONTROL.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494227145444 "|SYSTEM|CONTROL:CONTROL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Jump CONTROL.v(17) " "Verilog HDL or VHDL warning at CONTROL.v(17): object \"Jump\" assigned a value but never read" {  } { { "CONTROL.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/CONTROL.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494227145444 "|SYSTEM|CONTROL:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 CONTROL.v(146) " "Verilog HDL assignment warning at CONTROL.v(146): truncated value with size 2 to match size of target (1)" {  } { { "CONTROL.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/CONTROL.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494227145444 "|SYSTEM|CONTROL:CONTROL"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "CONTROL.v(166) " "Verilog HDL Case Statement warning at CONTROL.v(166): case item expression covers a value already covered by a previous case item" {  } { { "CONTROL.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/CONTROL.v" 166 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1494227145444 "|SYSTEM|CONTROL:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegDst CONTROL.v(33) " "Verilog HDL Always Construct warning at CONTROL.v(33): inferring latch(es) for variable \"RegDst\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/CONTROL.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1494227145444 "|SYSTEM|CONTROL:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWrite CONTROL.v(33) " "Verilog HDL Always Construct warning at CONTROL.v(33): inferring latch(es) for variable \"RegWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/CONTROL.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1494227145444 "|SYSTEM|CONTROL:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUsrc CONTROL.v(33) " "Verilog HDL Always Construct warning at CONTROL.v(33): inferring latch(es) for variable \"ALUsrc\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/CONTROL.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1494227145444 "|SYSTEM|CONTROL:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUop CONTROL.v(33) " "Verilog HDL Always Construct warning at CONTROL.v(33): inferring latch(es) for variable \"ALUop\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/CONTROL.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1494227145444 "|SYSTEM|CONTROL:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mem2Reg CONTROL.v(33) " "Verilog HDL Always Construct warning at CONTROL.v(33): inferring latch(es) for variable \"Mem2Reg\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/CONTROL.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1494227145444 "|SYSTEM|CONTROL:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWrite CONTROL.v(33) " "Verilog HDL Always Construct warning at CONTROL.v(33): inferring latch(es) for variable \"MemWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/CONTROL.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1494227145444 "|SYSTEM|CONTROL:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemRead CONTROL.v(33) " "Verilog HDL Always Construct warning at CONTROL.v(33): inferring latch(es) for variable \"MemRead\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/CONTROL.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1494227145444 "|SYSTEM|CONTROL:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Branch CONTROL.v(33) " "Verilog HDL Always Construct warning at CONTROL.v(33): inferring latch(es) for variable \"Branch\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/CONTROL.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1494227145444 "|SYSTEM|CONTROL:CONTROL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "control_jump CONTROL.v(15) " "Output port \"control_jump\" at CONTROL.v(15) has no driver" {  } { { "CONTROL.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/CONTROL.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1494227145444 "|SYSTEM|CONTROL:CONTROL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "control_exception CONTROL.v(15) " "Output port \"control_exception\" at CONTROL.v(15) has no driver" {  } { { "CONTROL.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/CONTROL.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1494227145444 "|SYSTEM|CONTROL:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch CONTROL.v(33) " "Inferred latch for \"Branch\" at CONTROL.v(33)" {  } { { "CONTROL.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/CONTROL.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494227145444 "|SYSTEM|CONTROL:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRead CONTROL.v(33) " "Inferred latch for \"MemRead\" at CONTROL.v(33)" {  } { { "CONTROL.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/CONTROL.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494227145444 "|SYSTEM|CONTROL:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite CONTROL.v(33) " "Inferred latch for \"MemWrite\" at CONTROL.v(33)" {  } { { "CONTROL.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/CONTROL.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494227145444 "|SYSTEM|CONTROL:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem2Reg CONTROL.v(33) " "Inferred latch for \"Mem2Reg\" at CONTROL.v(33)" {  } { { "CONTROL.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/CONTROL.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494227145444 "|SYSTEM|CONTROL:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[0\] CONTROL.v(33) " "Inferred latch for \"ALUop\[0\]\" at CONTROL.v(33)" {  } { { "CONTROL.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/CONTROL.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494227145444 "|SYSTEM|CONTROL:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[1\] CONTROL.v(33) " "Inferred latch for \"ALUop\[1\]\" at CONTROL.v(33)" {  } { { "CONTROL.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/CONTROL.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494227145444 "|SYSTEM|CONTROL:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUsrc CONTROL.v(33) " "Inferred latch for \"ALUsrc\" at CONTROL.v(33)" {  } { { "CONTROL.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/CONTROL.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494227145444 "|SYSTEM|CONTROL:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite CONTROL.v(33) " "Inferred latch for \"RegWrite\" at CONTROL.v(33)" {  } { { "CONTROL.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/CONTROL.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494227145444 "|SYSTEM|CONTROL:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst CONTROL.v(33) " "Inferred latch for \"RegDst\" at CONTROL.v(33)" {  } { { "CONTROL.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/CONTROL.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494227145444 "|SYSTEM|CONTROL:CONTROL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_IF_ID REG_IF_ID:comb_3 " "Elaborating entity \"REG_IF_ID\" for hierarchy \"REG_IF_ID:comb_3\"" {  } { { "SYSTEM.v" "comb_3" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494227145444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_ID_EXE REG_ID_EXE:comb_4 " "Elaborating entity \"REG_ID_EXE\" for hierarchy \"REG_ID_EXE:comb_4\"" {  } { { "SYSTEM.v" "comb_4" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494227145444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_EXE_MEM REG_EXE_MEM:REG_EXE_MEM " "Elaborating entity \"REG_EXE_MEM\" for hierarchy \"REG_EXE_MEM:REG_EXE_MEM\"" {  } { { "SYSTEM.v" "REG_EXE_MEM" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494227145444 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "REG_EXE_MEM.v(48) " "Verilog HDL warning at REG_EXE_MEM.v(48): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "REG_EXE_MEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/REG_EXE_MEM.v" 48 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1494227145444 "|SYSTEM|REG_EXE_MEM:REG_EXE_MEM"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "REG_EXE_MEM.v(49) " "Verilog HDL warning at REG_EXE_MEM.v(49): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "REG_EXE_MEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/REG_EXE_MEM.v" 49 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1494227145444 "|SYSTEM|REG_EXE_MEM:REG_EXE_MEM"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "REG_EXE_MEM.v(50) " "Verilog HDL warning at REG_EXE_MEM.v(50): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "REG_EXE_MEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/REG_EXE_MEM.v" 50 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1494227145444 "|SYSTEM|REG_EXE_MEM:REG_EXE_MEM"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "REG_EXE_MEM.v(51) " "Verilog HDL warning at REG_EXE_MEM.v(51): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "REG_EXE_MEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/REG_EXE_MEM.v" 51 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1494227145444 "|SYSTEM|REG_EXE_MEM:REG_EXE_MEM"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "REG_EXE_MEM.v(52) " "Verilog HDL warning at REG_EXE_MEM.v(52): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "REG_EXE_MEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/REG_EXE_MEM.v" 52 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1494227145444 "|SYSTEM|REG_EXE_MEM:REG_EXE_MEM"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "REG_EXE_MEM.v(53) " "Verilog HDL warning at REG_EXE_MEM.v(53): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "REG_EXE_MEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/REG_EXE_MEM.v" 53 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1494227145444 "|SYSTEM|REG_EXE_MEM:REG_EXE_MEM"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "REG_EXE_MEM.v(54) " "Verilog HDL warning at REG_EXE_MEM.v(54): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "REG_EXE_MEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/REG_EXE_MEM.v" 54 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1494227145444 "|SYSTEM|REG_EXE_MEM:REG_EXE_MEM"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "REG_EXE_MEM.v(56) " "Verilog HDL warning at REG_EXE_MEM.v(56): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "REG_EXE_MEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/REG_EXE_MEM.v" 56 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1494227145444 "|SYSTEM|REG_EXE_MEM:REG_EXE_MEM"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "REG_EXE_MEM.v(57) " "Verilog HDL warning at REG_EXE_MEM.v(57): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "REG_EXE_MEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/REG_EXE_MEM.v" 57 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1494227145444 "|SYSTEM|REG_EXE_MEM:REG_EXE_MEM"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "REG_EXE_MEM.v(58) " "Verilog HDL warning at REG_EXE_MEM.v(58): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "REG_EXE_MEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/REG_EXE_MEM.v" 58 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1494227145444 "|SYSTEM|REG_EXE_MEM:REG_EXE_MEM"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "REG_EXE_MEM.v(59) " "Verilog HDL warning at REG_EXE_MEM.v(59): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "REG_EXE_MEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/REG_EXE_MEM.v" 59 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1494227145444 "|SYSTEM|REG_EXE_MEM:REG_EXE_MEM"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "REG_EXE_MEM.v(60) " "Verilog HDL warning at REG_EXE_MEM.v(60): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "REG_EXE_MEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/REG_EXE_MEM.v" 60 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1494227145444 "|SYSTEM|REG_EXE_MEM:REG_EXE_MEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_MEM_WB REG_MEM_WB:REG_MEM_WB " "Elaborating entity \"REG_MEM_WB\" for hierarchy \"REG_MEM_WB:REG_MEM_WB\"" {  } { { "SYSTEM.v" "REG_MEM_WB" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494227145444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:MUX_0 " "Elaborating entity \"MUX\" for hierarchy \"MUX:MUX_0\"" {  } { { "SYSTEM.v" "MUX_0" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494227145459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT_LEFT_2 SHIFT_LEFT_2:SL_0 " "Elaborating entity \"SHIFT_LEFT_2\" for hierarchy \"SHIFT_LEFT_2:SL_0\"" {  } { { "SYSTEM.v" "SL_0" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494227145459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER ADDER:ADDER_0 " "Elaborating entity \"ADDER\" for hierarchy \"ADDER:ADDER_0\"" {  } { { "SYSTEM.v" "ADDER_0" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494227145459 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 ADDER.v(10) " "Verilog HDL assignment warning at ADDER.v(10): truncated value with size 8 to match size of target (1)" {  } { { "ADDER.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/ADDER.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494227145459 "|SYSTEM|ADDER:ADDER_0"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[0\] " "Synthesized away node \"IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_pjf1.tdf" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "f:/soft/specific/quartus/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_RAM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM_RAM.v" 86 0 0 } } { "IMEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM.v" 7 0 0 } } { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494227145675 "|SYSTEM|IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[1\] " "Synthesized away node \"IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_pjf1.tdf" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "f:/soft/specific/quartus/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_RAM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM_RAM.v" 86 0 0 } } { "IMEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM.v" 7 0 0 } } { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494227145675 "|SYSTEM|IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[2\] " "Synthesized away node \"IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_pjf1.tdf" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "f:/soft/specific/quartus/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_RAM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM_RAM.v" 86 0 0 } } { "IMEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM.v" 7 0 0 } } { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494227145675 "|SYSTEM|IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[3\] " "Synthesized away node \"IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_pjf1.tdf" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf" 106 2 0 } } { "altsyncram.tdf" "" { Text "f:/soft/specific/quartus/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_RAM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM_RAM.v" 86 0 0 } } { "IMEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM.v" 7 0 0 } } { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494227145675 "|SYSTEM|IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[4\] " "Synthesized away node \"IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_pjf1.tdf" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf" 129 2 0 } } { "altsyncram.tdf" "" { Text "f:/soft/specific/quartus/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_RAM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM_RAM.v" 86 0 0 } } { "IMEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM.v" 7 0 0 } } { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494227145675 "|SYSTEM|IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[5\] " "Synthesized away node \"IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_pjf1.tdf" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf" 152 2 0 } } { "altsyncram.tdf" "" { Text "f:/soft/specific/quartus/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_RAM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM_RAM.v" 86 0 0 } } { "IMEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM.v" 7 0 0 } } { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494227145675 "|SYSTEM|IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[6\] " "Synthesized away node \"IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_pjf1.tdf" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf" 175 2 0 } } { "altsyncram.tdf" "" { Text "f:/soft/specific/quartus/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_RAM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM_RAM.v" 86 0 0 } } { "IMEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM.v" 7 0 0 } } { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494227145675 "|SYSTEM|IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[7\] " "Synthesized away node \"IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_pjf1.tdf" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf" 198 2 0 } } { "altsyncram.tdf" "" { Text "f:/soft/specific/quartus/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_RAM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM_RAM.v" 86 0 0 } } { "IMEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM.v" 7 0 0 } } { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494227145675 "|SYSTEM|IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[8\] " "Synthesized away node \"IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_pjf1.tdf" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf" 221 2 0 } } { "altsyncram.tdf" "" { Text "f:/soft/specific/quartus/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_RAM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM_RAM.v" 86 0 0 } } { "IMEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM.v" 7 0 0 } } { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494227145675 "|SYSTEM|IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[9\] " "Synthesized away node \"IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_pjf1.tdf" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "f:/soft/specific/quartus/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_RAM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM_RAM.v" 86 0 0 } } { "IMEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM.v" 7 0 0 } } { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494227145675 "|SYSTEM|IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[10\] " "Synthesized away node \"IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_pjf1.tdf" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf" 267 2 0 } } { "altsyncram.tdf" "" { Text "f:/soft/specific/quartus/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_RAM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM_RAM.v" 86 0 0 } } { "IMEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM.v" 7 0 0 } } { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494227145675 "|SYSTEM|IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[11\] " "Synthesized away node \"IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_pjf1.tdf" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf" 290 2 0 } } { "altsyncram.tdf" "" { Text "f:/soft/specific/quartus/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_RAM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM_RAM.v" 86 0 0 } } { "IMEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM.v" 7 0 0 } } { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494227145675 "|SYSTEM|IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[12\] " "Synthesized away node \"IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_pjf1.tdf" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf" 313 2 0 } } { "altsyncram.tdf" "" { Text "f:/soft/specific/quartus/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_RAM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM_RAM.v" 86 0 0 } } { "IMEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM.v" 7 0 0 } } { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494227145675 "|SYSTEM|IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[13\] " "Synthesized away node \"IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_pjf1.tdf" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "f:/soft/specific/quartus/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_RAM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM_RAM.v" 86 0 0 } } { "IMEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM.v" 7 0 0 } } { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494227145675 "|SYSTEM|IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[14\] " "Synthesized away node \"IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_pjf1.tdf" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf" 359 2 0 } } { "altsyncram.tdf" "" { Text "f:/soft/specific/quartus/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_RAM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM_RAM.v" 86 0 0 } } { "IMEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM.v" 7 0 0 } } { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494227145675 "|SYSTEM|IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[15\] " "Synthesized away node \"IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_pjf1.tdf" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "f:/soft/specific/quartus/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_RAM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM_RAM.v" 86 0 0 } } { "IMEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM.v" 7 0 0 } } { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494227145675 "|SYSTEM|IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[16\] " "Synthesized away node \"IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_pjf1.tdf" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf" 405 2 0 } } { "altsyncram.tdf" "" { Text "f:/soft/specific/quartus/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_RAM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM_RAM.v" 86 0 0 } } { "IMEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM.v" 7 0 0 } } { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494227145675 "|SYSTEM|IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[17\] " "Synthesized away node \"IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_pjf1.tdf" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf" 428 2 0 } } { "altsyncram.tdf" "" { Text "f:/soft/specific/quartus/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_RAM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM_RAM.v" 86 0 0 } } { "IMEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM.v" 7 0 0 } } { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494227145675 "|SYSTEM|IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[18\] " "Synthesized away node \"IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_pjf1.tdf" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf" 451 2 0 } } { "altsyncram.tdf" "" { Text "f:/soft/specific/quartus/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_RAM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM_RAM.v" 86 0 0 } } { "IMEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM.v" 7 0 0 } } { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494227145675 "|SYSTEM|IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[19\] " "Synthesized away node \"IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_pjf1.tdf" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "f:/soft/specific/quartus/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_RAM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM_RAM.v" 86 0 0 } } { "IMEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM.v" 7 0 0 } } { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494227145675 "|SYSTEM|IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[20\] " "Synthesized away node \"IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_pjf1.tdf" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf" 497 2 0 } } { "altsyncram.tdf" "" { Text "f:/soft/specific/quartus/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_RAM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM_RAM.v" 86 0 0 } } { "IMEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM.v" 7 0 0 } } { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494227145675 "|SYSTEM|IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[21\] " "Synthesized away node \"IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_pjf1.tdf" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf" 520 2 0 } } { "altsyncram.tdf" "" { Text "f:/soft/specific/quartus/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_RAM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM_RAM.v" 86 0 0 } } { "IMEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM.v" 7 0 0 } } { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494227145675 "|SYSTEM|IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[22\] " "Synthesized away node \"IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_pjf1.tdf" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf" 543 2 0 } } { "altsyncram.tdf" "" { Text "f:/soft/specific/quartus/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_RAM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM_RAM.v" 86 0 0 } } { "IMEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM.v" 7 0 0 } } { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494227145675 "|SYSTEM|IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[23\] " "Synthesized away node \"IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_pjf1.tdf" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "f:/soft/specific/quartus/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_RAM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM_RAM.v" 86 0 0 } } { "IMEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM.v" 7 0 0 } } { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494227145675 "|SYSTEM|IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[24\] " "Synthesized away node \"IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_pjf1.tdf" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf" 589 2 0 } } { "altsyncram.tdf" "" { Text "f:/soft/specific/quartus/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_RAM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM_RAM.v" 86 0 0 } } { "IMEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM.v" 7 0 0 } } { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494227145675 "|SYSTEM|IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[25\] " "Synthesized away node \"IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_pjf1.tdf" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf" 612 2 0 } } { "altsyncram.tdf" "" { Text "f:/soft/specific/quartus/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_RAM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM_RAM.v" 86 0 0 } } { "IMEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM.v" 7 0 0 } } { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494227145675 "|SYSTEM|IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[26\] " "Synthesized away node \"IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_pjf1.tdf" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf" 635 2 0 } } { "altsyncram.tdf" "" { Text "f:/soft/specific/quartus/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_RAM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM_RAM.v" 86 0 0 } } { "IMEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM.v" 7 0 0 } } { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494227145675 "|SYSTEM|IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[27\] " "Synthesized away node \"IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_pjf1.tdf" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf" 658 2 0 } } { "altsyncram.tdf" "" { Text "f:/soft/specific/quartus/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_RAM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM_RAM.v" 86 0 0 } } { "IMEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM.v" 7 0 0 } } { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494227145675 "|SYSTEM|IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[28\] " "Synthesized away node \"IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_pjf1.tdf" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "f:/soft/specific/quartus/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_RAM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM_RAM.v" 86 0 0 } } { "IMEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM.v" 7 0 0 } } { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494227145675 "|SYSTEM|IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[29\] " "Synthesized away node \"IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_pjf1.tdf" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf" 704 2 0 } } { "altsyncram.tdf" "" { Text "f:/soft/specific/quartus/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_RAM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM_RAM.v" 86 0 0 } } { "IMEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM.v" 7 0 0 } } { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494227145675 "|SYSTEM|IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[30\] " "Synthesized away node \"IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_pjf1.tdf" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf" 727 2 0 } } { "altsyncram.tdf" "" { Text "f:/soft/specific/quartus/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_RAM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM_RAM.v" 86 0 0 } } { "IMEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM.v" 7 0 0 } } { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494227145675 "|SYSTEM|IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[31\] " "Synthesized away node \"IMEM:IMEM\|IMEM_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_pjf1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_pjf1.tdf" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/db/altsyncram_pjf1.tdf" 750 2 0 } } { "altsyncram.tdf" "" { Text "f:/soft/specific/quartus/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_RAM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM_RAM.v" 86 0 0 } } { "IMEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/IMEM.v" 7 0 0 } } { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494227145675 "|SYSTEM|IMEM:IMEM|IMEM_RAM:RAM|altsyncram:altsyncram_component|altsyncram_pjf1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1494227145675 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1494227145675 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1494227146014 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SYS_leds\[0\] GND " "Pin \"SYS_leds\[0\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494227146029 "|SYSTEM|SYS_leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SYS_leds\[1\] GND " "Pin \"SYS_leds\[1\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494227146029 "|SYSTEM|SYS_leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SYS_leds\[2\] GND " "Pin \"SYS_leds\[2\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494227146029 "|SYSTEM|SYS_leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SYS_leds\[3\] GND " "Pin \"SYS_leds\[3\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494227146029 "|SYSTEM|SYS_leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SYS_leds\[4\] GND " "Pin \"SYS_leds\[4\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494227146029 "|SYSTEM|SYS_leds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SYS_leds\[5\] GND " "Pin \"SYS_leds\[5\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494227146029 "|SYSTEM|SYS_leds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SYS_leds\[6\] GND " "Pin \"SYS_leds\[6\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494227146029 "|SYSTEM|SYS_leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SYS_leds\[7\] GND " "Pin \"SYS_leds\[7\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494227146029 "|SYSTEM|SYS_leds[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SYS_leds\[8\] GND " "Pin \"SYS_leds\[8\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494227146029 "|SYSTEM|SYS_leds[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SYS_leds\[9\] GND " "Pin \"SYS_leds\[9\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494227146029 "|SYSTEM|SYS_leds[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SYS_leds\[10\] GND " "Pin \"SYS_leds\[10\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494227146029 "|SYSTEM|SYS_leds[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SYS_leds\[11\] GND " "Pin \"SYS_leds\[11\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494227146029 "|SYSTEM|SYS_leds[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SYS_leds\[12\] GND " "Pin \"SYS_leds\[12\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494227146029 "|SYSTEM|SYS_leds[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SYS_leds\[13\] GND " "Pin \"SYS_leds\[13\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494227146029 "|SYSTEM|SYS_leds[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SYS_leds\[14\] GND " "Pin \"SYS_leds\[14\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494227146029 "|SYSTEM|SYS_leds[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SYS_leds\[15\] GND " "Pin \"SYS_leds\[15\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494227146029 "|SYSTEM|SYS_leds[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SYS_leds\[16\] GND " "Pin \"SYS_leds\[16\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494227146029 "|SYSTEM|SYS_leds[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SYS_leds\[17\] GND " "Pin \"SYS_leds\[17\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494227146029 "|SYSTEM|SYS_leds[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SYS_leds\[18\] GND " "Pin \"SYS_leds\[18\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494227146029 "|SYSTEM|SYS_leds[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SYS_leds\[19\] GND " "Pin \"SYS_leds\[19\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494227146029 "|SYSTEM|SYS_leds[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SYS_leds\[20\] GND " "Pin \"SYS_leds\[20\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494227146029 "|SYSTEM|SYS_leds[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SYS_leds\[21\] GND " "Pin \"SYS_leds\[21\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494227146029 "|SYSTEM|SYS_leds[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SYS_leds\[22\] GND " "Pin \"SYS_leds\[22\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494227146029 "|SYSTEM|SYS_leds[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SYS_leds\[23\] GND " "Pin \"SYS_leds\[23\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494227146029 "|SYSTEM|SYS_leds[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SYS_leds\[24\] GND " "Pin \"SYS_leds\[24\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494227146029 "|SYSTEM|SYS_leds[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SYS_leds\[25\] GND " "Pin \"SYS_leds\[25\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494227146029 "|SYSTEM|SYS_leds[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SYS_leds\[26\] GND " "Pin \"SYS_leds\[26\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494227146029 "|SYSTEM|SYS_leds[26]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1494227146029 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/output_files/Assignment_2.map.smsg " "Generated suppressed messages file F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/output_files/Assignment_2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494227146076 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1494227146197 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494227146197 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SYS_clk " "No output dependent on input pin \"SYS_clk\"" {  } { { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494227146230 "|SYSTEM|SYS_clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SYS_reset " "No output dependent on input pin \"SYS_reset\"" {  } { { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494227146230 "|SYSTEM|SYS_reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SYS_load " "No output dependent on input pin \"SYS_load\"" {  } { { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494227146230 "|SYSTEM|SYS_load"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SYS_pc_val\[0\] " "No output dependent on input pin \"SYS_pc_val\[0\]\"" {  } { { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494227146230 "|SYSTEM|SYS_pc_val[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SYS_pc_val\[1\] " "No output dependent on input pin \"SYS_pc_val\[1\]\"" {  } { { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494227146230 "|SYSTEM|SYS_pc_val[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SYS_pc_val\[2\] " "No output dependent on input pin \"SYS_pc_val\[2\]\"" {  } { { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494227146230 "|SYSTEM|SYS_pc_val[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SYS_pc_val\[3\] " "No output dependent on input pin \"SYS_pc_val\[3\]\"" {  } { { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494227146230 "|SYSTEM|SYS_pc_val[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SYS_pc_val\[4\] " "No output dependent on input pin \"SYS_pc_val\[4\]\"" {  } { { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494227146230 "|SYSTEM|SYS_pc_val[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SYS_pc_val\[5\] " "No output dependent on input pin \"SYS_pc_val\[5\]\"" {  } { { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494227146230 "|SYSTEM|SYS_pc_val[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SYS_pc_val\[6\] " "No output dependent on input pin \"SYS_pc_val\[6\]\"" {  } { { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494227146230 "|SYSTEM|SYS_pc_val[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SYS_pc_val\[7\] " "No output dependent on input pin \"SYS_pc_val\[7\]\"" {  } { { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494227146230 "|SYSTEM|SYS_pc_val[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SYS_output_sel\[0\] " "No output dependent on input pin \"SYS_output_sel\[0\]\"" {  } { { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494227146230 "|SYSTEM|SYS_output_sel[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SYS_output_sel\[1\] " "No output dependent on input pin \"SYS_output_sel\[1\]\"" {  } { { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494227146230 "|SYSTEM|SYS_output_sel[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SYS_output_sel\[2\] " "No output dependent on input pin \"SYS_output_sel\[2\]\"" {  } { { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494227146230 "|SYSTEM|SYS_output_sel[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SYS_output_sel\[3\] " "No output dependent on input pin \"SYS_output_sel\[3\]\"" {  } { { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494227146230 "|SYSTEM|SYS_output_sel[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SYS_output_sel\[4\] " "No output dependent on input pin \"SYS_output_sel\[4\]\"" {  } { { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494227146230 "|SYSTEM|SYS_output_sel[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SYS_output_sel\[5\] " "No output dependent on input pin \"SYS_output_sel\[5\]\"" {  } { { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494227146230 "|SYSTEM|SYS_output_sel[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SYS_output_sel\[6\] " "No output dependent on input pin \"SYS_output_sel\[6\]\"" {  } { { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494227146230 "|SYSTEM|SYS_output_sel[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SYS_output_sel\[7\] " "No output dependent on input pin \"SYS_output_sel\[7\]\"" {  } { { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/SYSTEM.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494227146230 "|SYSTEM|SYS_output_sel[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1494227146230 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "46 " "Implemented 46 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1494227146230 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1494227146230 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1494227146230 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 117 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 117 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "919 " "Peak virtual memory: 919 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494227146277 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 08 14:05:46 2017 " "Processing ended: Mon May 08 14:05:46 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494227146277 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494227146277 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494227146277 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1494227146277 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1494227147983 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1494227147999 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 08 14:05:47 2017 " "Processing started: Mon May 08 14:05:47 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1494227147999 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1494227147999 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Assignment_2 -c Assignment_2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Assignment_2 -c Assignment_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1494227147999 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1494227148168 ""}
{ "Info" "0" "" "Project  = Assignment_2" {  } {  } 0 0 "Project  = Assignment_2" 0 0 "Fitter" 0 0 1494227148168 ""}
{ "Info" "0" "" "Revision = Assignment_2" {  } {  } 0 0 "Revision = Assignment_2" 0 0 "Fitter" 0 0 1494227148168 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1494227148400 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1494227148400 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Assignment_2 EP4CGX150DF31C7 " "Selected device EP4CGX150DF31C7 for design \"Assignment_2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1494227148400 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1494227148516 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1494227148516 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1494227149253 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1494227149253 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7 " "Device EP4CGX150DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1494227149370 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7AD " "Device EP4CGX150DF31I7AD is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1494227149370 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31C7 " "Device EP4CGX110DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1494227149370 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31I7 " "Device EP4CGX110DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1494227149370 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1494227149370 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AE7 " "Pin ~ALTERA_NCEO~ is reserved at location AE7" {  } { { "f:/soft/specific/quartus/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/soft/specific/quartus/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "temporary_test_loc" "" { Generic "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/" { { 0 { 0 ""} 0 123 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1494227149375 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A3 " "Pin ~ALTERA_DATA0~ is reserved at location A3" {  } { { "f:/soft/specific/quartus/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/soft/specific/quartus/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/" { { 0 { 0 ""} 0 125 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1494227149375 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ G9 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location G9" {  } { { "f:/soft/specific/quartus/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/soft/specific/quartus/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/" { { 0 { 0 ""} 0 127 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1494227149375 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ B4 " "Pin ~ALTERA_NCSO~ is reserved at location B4" {  } { { "f:/soft/specific/quartus/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/soft/specific/quartus/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/" { { 0 { 0 ""} 0 129 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1494227149375 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ B3 " "Pin ~ALTERA_DCLK~ is reserved at location B3" {  } { { "f:/soft/specific/quartus/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/soft/specific/quartus/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/" { { 0 { 0 ""} 0 131 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1494227149375 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1494227149375 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1494227149376 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "46 46 " "No exact pin location assignment(s) for 46 pins of 46 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1494227152016 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Assignment_2.sdc " "Synopsys Design Constraints File file not found: 'Assignment_2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1494227152381 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1494227152382 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1494227152383 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1494227152384 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1494227152386 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1494227152386 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1494227152387 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1494227152390 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1494227152391 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1494227152391 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1494227152393 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1494227152394 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1494227152395 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1494227152395 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1494227152396 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1494227152396 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1494227152396 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1494227152396 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "46 unused 2.5V 19 27 0 " "Number of I/O pins in group: 46 (unused VREF, 2.5V VCCIO, 19 input, 27 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1494227152402 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1494227152402 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1494227152402 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1494227152407 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1494227152407 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 81 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1494227152407 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3B does not use undetermined 0 2 " "I/O bank number 3B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1494227152407 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 0 2 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1494227152407 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 82 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  82 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1494227152407 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 66 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  66 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1494227152407 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 69 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1494227152407 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 80 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  80 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1494227152407 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1494227152407 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 81 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1494227152407 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8B does not use undetermined 0 2 " "I/O bank number 8B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1494227152407 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1494227152407 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1494227152407 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1494227152407 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494227152529 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1494227152537 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1494227160037 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494227160222 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1494227160275 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1494227161872 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494227161873 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1494227162340 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y33 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y33" {  } { { "loc" "" { Generic "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y33"} { { 12 { 0 ""} 0 23 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1494227171013 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1494227171013 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1494227171377 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1494227171377 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1494227171377 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494227171379 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1494227171628 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1494227171643 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1494227172130 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1494227172130 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1494227172594 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494227173196 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/output_files/Assignment_2.fit.smsg " "Generated suppressed messages file F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/output_files/Assignment_2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1494227173998 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1685 " "Peak virtual memory: 1685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494227174748 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 08 14:06:14 2017 " "Processing ended: Mon May 08 14:06:14 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494227174748 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494227174748 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494227174748 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1494227174748 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1494227176289 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1494227176295 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 08 14:06:16 2017 " "Processing started: Mon May 08 14:06:16 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1494227176295 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1494227176295 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Assignment_2 -c Assignment_2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Assignment_2 -c Assignment_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1494227176295 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1494227176787 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1494227180418 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1494227180550 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "847 " "Peak virtual memory: 847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494227180897 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 08 14:06:20 2017 " "Processing ended: Mon May 08 14:06:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494227180897 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494227180897 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494227180897 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1494227180897 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1494227181553 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1494227182169 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1494227182185 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 08 14:06:21 2017 " "Processing started: Mon May 08 14:06:21 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1494227182185 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494227182185 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Assignment_2 -c Assignment_2 " "Command: quartus_sta Assignment_2 -c Assignment_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494227182185 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1494227182354 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494227182486 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494227182486 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494227182555 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494227182555 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Assignment_2.sdc " "Synopsys Design Constraints File file not found: 'Assignment_2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494227183257 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494227183257 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494227183257 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494227183257 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494227183257 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494227183257 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1494227183257 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494227183257 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1494227183257 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494227183257 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494227183272 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494227183272 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494227183272 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494227183272 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494227183272 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1494227183272 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494227183304 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494227183642 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494227183673 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494227183673 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494227183673 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494227183673 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494227183673 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494227183689 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494227183689 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494227183689 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494227183689 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494227183689 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1494227183689 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494227183773 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494227183773 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494227183773 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494227183773 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494227183789 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494227183789 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494227183789 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494227183789 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494227183805 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494227184290 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494227184290 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "965 " "Peak virtual memory: 965 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494227184444 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 08 14:06:24 2017 " "Processing ended: Mon May 08 14:06:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494227184444 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494227184444 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494227184444 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494227184444 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494227185645 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1494227185649 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 08 14:06:25 2017 " "Processing started: Mon May 08 14:06:25 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1494227185649 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1494227185649 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Assignment_2 -c Assignment_2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Assignment_2 -c Assignment_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1494227185650 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1494227186084 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Assignment_2_7_1200mv_85c_slow.vo F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/simulation/modelsim/ simulation " "Generated file Assignment_2_7_1200mv_85c_slow.vo in folder \"F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1494227186253 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Assignment_2_7_1200mv_0c_slow.vo F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/simulation/modelsim/ simulation " "Generated file Assignment_2_7_1200mv_0c_slow.vo in folder \"F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1494227186285 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Assignment_2_min_1200mv_0c_fast.vo F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/simulation/modelsim/ simulation " "Generated file Assignment_2_min_1200mv_0c_fast.vo in folder \"F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1494227186322 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Assignment_2.vo F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/simulation/modelsim/ simulation " "Generated file Assignment_2.vo in folder \"F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1494227186354 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Assignment_2_7_1200mv_85c_v_slow.sdo F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/simulation/modelsim/ simulation " "Generated file Assignment_2_7_1200mv_85c_v_slow.sdo in folder \"F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1494227186369 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Assignment_2_7_1200mv_0c_v_slow.sdo F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/simulation/modelsim/ simulation " "Generated file Assignment_2_7_1200mv_0c_v_slow.sdo in folder \"F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1494227186400 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Assignment_2_min_1200mv_0c_v_fast.sdo F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/simulation/modelsim/ simulation " "Generated file Assignment_2_min_1200mv_0c_v_fast.sdo in folder \"F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1494227186423 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Assignment_2_v.sdo F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/simulation/modelsim/ simulation " "Generated file Assignment_2_v.sdo in folder \"F:/Document/Study/Semester 4th/Computer Architecture/Assignment_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1494227186454 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "819 " "Peak virtual memory: 819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494227186523 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 08 14:06:26 2017 " "Processing ended: Mon May 08 14:06:26 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494227186523 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494227186523 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494227186523 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1494227186523 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 130 s " "Quartus Prime Full Compilation was successful. 0 errors, 130 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1494227187223 ""}
