{"vcs1":{"timestamp_begin":1682334667.902586212, "rt":0.89, "ut":0.25, "st":0.14}}
{"vcselab":{"timestamp_begin":1682334668.832741560, "rt":1.30, "ut":0.20, "st":0.29}}
{"link":{"timestamp_begin":1682334670.162948923, "rt":2.11, "ut":0.07, "st":1.61}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682334667.598261356}
{"VCS_COMP_START_TIME": 1682334667.598261356}
{"VCS_COMP_END_TIME": 1682334672.962841787}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340884}}
{"stitch_vcselab": {"peak_mem": 238988}}
