
`include "/home/younis/caravel_tutorial/caravel_example/verilog/rtl/dynamic_node/include/network_define.v"
`include "/home/younis/caravel_tutorial/caravel_example/verilog/rtl/dynamic_node/include/define.tmp.v"


`include "/home/younis/caravel_tutorial/caravel_example/verilog/rtl/dynamic_node/dynamic_node_top.v"

`include "/home/younis/caravel_tutorial/caravel_example/verilog/rtl/dynamic_node/dynamic/dynamic_input_top_16.v"
`include "/home/younis/caravel_tutorial/caravel_example/verilog/rtl/dynamic_node/dynamic/dynamic_input_top_4.v"
`include "/home/younis/caravel_tutorial/caravel_example/verilog/rtl/dynamic_node/dynamic/dynamic_input_route_request_calc.v"
`include "/home/younis/caravel_tutorial/caravel_example/verilog/rtl/dynamic_node/dynamic/dynamic_input_control.v"
`include "/home/younis/caravel_tutorial/caravel_example/verilog/rtl/dynamic_node/dynamic/dynamic_output_top.v"
`include "/home/younis/caravel_tutorial/caravel_example/verilog/rtl/dynamic_node/dynamic/dynamic_output_datapath.v"
`include "/home/younis/caravel_tutorial/caravel_example/verilog/rtl/dynamic_node/dynamic/dynamic_output_control.v"

`include "/home/younis/caravel_tutorial/caravel_example/verilog/rtl/dynamic_node/components/bus_compare_equal.v"
`include "/home/younis/caravel_tutorial/caravel_example/verilog/rtl/dynamic_node/components/flip_bus.v"
`include "/home/younis/caravel_tutorial/caravel_example/verilog/rtl/dynamic_node/components/net_dff.v"
`include "/home/younis/caravel_tutorial/caravel_example/verilog/rtl/dynamic_node/components/one_of_eight.v"
`include "/home/younis/caravel_tutorial/caravel_example/verilog/rtl/dynamic_node/components/one_of_five.v"

`include "/home/younis/caravel_tutorial/caravel_example/verilog/rtl/dynamic_node/common/network_input_blk_multi_out.v"
`include "/home/younis/caravel_tutorial/caravel_example/verilog/rtl/dynamic_node/common/space_avail_top.v"


