Vivado Simulator 2018.2
Time resolution is 1 ps
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 53827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 53827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 54827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 54827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 55827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 55827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 56827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 56827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 57827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 57827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 58827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 58827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 59827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 59827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 60827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 60827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 61827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 61827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 62827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 62827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 63827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 63827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 64827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 64827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 65827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 65827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 66827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 66827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 67827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 67827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 68827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 68827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 69827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 69827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 70827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 70827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 71827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 71827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 72827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 72827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 73827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 73827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 74827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 74827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 75827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 75827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 76827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 76827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 77827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 77827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 78827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 78827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 79827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 79827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 80827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 80827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 81827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 81827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 82827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 82827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 83827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 83827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 84827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 84827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 85827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 85827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 86827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 86827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 87827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 87827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 88827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 88827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 89827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 89827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 90827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 90827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 91827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 91827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 92827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 92827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 93827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 93827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 94827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 94827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 95827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 95827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 96827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 96827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 97827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 97827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 98827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 98827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 99827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 99827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 100827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 100827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 101827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 101827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 102827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 102827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 103827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 103827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 104827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 104827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 105827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 105827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 106827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 106827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 107827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 107827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 108827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 108827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 109827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 109827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 110827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 110827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 111827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 111827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 112827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 112827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 113827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 113827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 114827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 114827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 115827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 115827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 116827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 116827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 117827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 117827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 118827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 118827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 119827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 119827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 120827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 120827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 121827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 121827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 122827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 122827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 123827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 123827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 124827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 124827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 125827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 125827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 126827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 126827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 127827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 127827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 128827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 128827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 129827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 129827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 130827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 130827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 131827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 131827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 132827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 132827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 133827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 133827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 134827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 134827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 135827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 135827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 136827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 136827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 137827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 137827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 138827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 138827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 139827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 139827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 140827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 140827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 141827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 141827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 142827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 142827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 143827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 143827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 144827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 144827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 145827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 145827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 146827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 146827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 147827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 147827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 148827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 148827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 149827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 149827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 150827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 150827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 151827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 151827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM0:tdp:RAMB36E1_TDP_inst: at simulation time 152202.5 ns.
 A read was performed on address 0200 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 152202500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM0/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 152827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 152827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 153827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 153827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 154827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 154827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 155827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 155827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 156827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 156827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 157827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 157827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 158827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 158827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 159827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 159827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 160827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 160827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 161827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 161827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 162827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 162827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 163827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 163827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 164827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 164827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 165827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 165827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 166827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 166827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 167827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 167827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 168827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 168827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 169827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 169827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 170827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 170827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 171827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 171827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 172827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 172827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 173827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 173827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 174827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 174827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 175827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 175827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 176827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 176827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 177827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 177827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 178827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 178827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 179827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 179827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 180827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 180827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 181827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 181827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 182827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 182827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 183827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 183827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 184827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 184827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 185827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 185827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 186827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 186827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 187827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 187827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 188827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 188827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 189827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 189827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 190827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 190827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 191827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 191827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 192827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 192827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 193827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 193827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 194827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 194827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 195827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 195827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 196827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 196827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 197827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 197827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 198827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 198827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 199827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 199827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 200827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 200827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 201827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 201827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 202827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 202827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 203827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 203827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 204827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 204827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 205827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 205827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 206827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 206827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 207827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 207827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 208827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 208827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 209827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 209827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 210827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 210827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 211827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 211827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 212827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 212827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 213827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 213827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 214827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 214827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 215827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 215827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 216827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 216827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 217827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 217827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 218827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 218827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 219827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 219827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 220827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 220827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 221827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 221827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 222827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 222827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 223827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 223827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 224827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 224827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 225827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 225827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 226827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 226827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 227827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 227827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 228827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 228827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 229827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 229827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 230827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 230827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 231827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 231827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 232827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 232827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 233827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 233827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 234827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 234827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 235827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 235827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 236827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 236827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 237827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 237827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 238827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 238827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 239827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 239827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 240827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 240827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 241827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 241827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 242827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 242827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 243827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 243827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 244827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 244827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 245827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 245827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 246827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 246827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 247827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 247827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 248827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 248827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 249827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 249827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 250827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 250827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 251827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 251827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 252827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 252827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 253827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 253827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 254827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 254827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 255827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 255827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 256827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 256827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 257827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 257827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 258827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 258827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 259827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 259827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 260827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 260827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 261827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 261827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 262827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 262827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 263827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 263827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 264827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 264827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 265827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 265827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 266827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 266827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 267827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 267827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 268827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 268827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 269827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 269827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 270827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 270827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 271827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 271827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 272827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 272827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 273827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 273827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 274827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 274827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 275827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 275827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 276827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 276827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 277827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 277827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 278827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 278827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 279827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 279827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 280827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 280827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 281827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 281827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 282827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 282827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 283827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 283827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 284827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 284827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 285827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 285827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 286827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 286827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 287827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 287827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 288827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 288827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 289827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 289827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 290827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 290827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 291827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 291827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 292827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 292827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 293827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 293827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 294827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 294827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 295827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 295827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 296827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 296827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 297827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 297827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 298827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 298827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 299827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 299827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 300827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 300827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 301827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 301827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 302827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 302827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 303827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 303827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 304827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 304827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 305827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 305827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 306827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 306827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 307827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 307827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 308827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 308827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 309827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 309827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 310827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 310827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 311827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 311827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 312827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 312827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 313827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 313827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 314827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 314827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 315827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 315827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 316827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 316827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 317827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 317827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 318827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 318827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 319827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 319827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 320827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 320827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 321827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 321827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 322827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 322827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 323827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 323827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 324827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 324827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 325827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 325827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 326827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 326827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 327827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 327827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 328827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 328827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 329827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 329827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 330827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 330827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 331827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 331827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 332827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 332827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 333827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 333827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 334827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 334827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 335827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 335827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 336827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 336827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 337827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 337827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 338827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 338827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 339827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 339827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 340827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 340827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 341827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 341827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 342827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 342827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 343827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 343827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 344827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 344827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 345827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 345827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 346827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 346827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 347827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 347827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 348827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 348827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 349827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 349827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 350827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 350827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 351827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 351827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 352827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 352827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 353827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 353827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 354827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 354827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 355827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 355827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 356827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 356827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 357827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 357827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 358827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 358827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 359827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 359827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 360827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 360827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 361827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 361827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 362827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 362827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 363827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 363827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 364827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 364827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 365827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 365827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 366827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 366827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 367827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 367827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 368827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 368827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 369827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 369827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 370827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 370827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 371827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 371827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 372827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 372827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 373827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 373827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 374827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 374827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 375827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 375827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 376827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 376827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 377827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 377827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 378827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 378827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 379827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 379827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 380827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 380827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 381827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 381827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 382827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 382827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 383827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 383827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 384827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 384827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 385827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 385827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 386827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 386827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 387827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 387827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 388827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 388827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 389827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 389827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 390827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 390827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 391827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 391827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 392827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 392827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 393827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 393827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 394827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 394827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 395827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 395827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 396827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 396827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 397827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 397827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 398827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 398827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 399827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 399827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 400827.5 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 400827500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
