=========== UNOPTIMIZED (Original) ===========


<<<<<<< HEAD
==1357649== Cachegrind, a cache and branch-prediction profiler
==1357649== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==1357649== Using Valgrind-3.18.1 and LibVEX; rerun with -h for copyright info
==1357649== Command: ./benchmark1_no_fplicm
==1357649== 
--1357649-- warning: L3 cache found, using its data for the LL simulation.
--1357649-- warning: specified LL cache: line_size 64  assoc 20  total_size 15,728,640
--1357649-- warning: simulated LL cache: line_size 64  assoc 30  total_size 15,728,640
==1357649== 
==1357649== I   refs:      162,146
==1357649== I1  misses:      1,380
==1357649== LLi misses:      1,357
==1357649== I1  miss rate:    0.85%
==1357649== LLi miss rate:    0.84%
==1357649== 
==1357649== D   refs:       54,656  (39,234 rd   + 15,422 wr)
==1357649== D1  misses:      2,457  ( 1,779 rd   +    678 wr)
==1357649== LLd misses:      2,053  ( 1,434 rd   +    619 wr)
==1357649== D1  miss rate:     4.5% (   4.5%     +    4.4%  )
==1357649== LLd miss rate:     3.8% (   3.7%     +    4.0%  )
==1357649== 
==1357649== LL refs:         3,837  ( 3,159 rd   +    678 wr)
==1357649== LL misses:       3,410  ( 2,791 rd   +    619 wr)
==1357649== LL miss rate:      1.6% (   1.4%     +    4.0%  )
=======
==1573063== Cachegrind, a cache and branch-prediction profiler
==1573063== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==1573063== Using Valgrind-3.18.1 and LibVEX; rerun with -h for copyright info
==1573063== Command: ./benchmark1_no_fplicm
==1573063== 
--1573063-- warning: L3 cache found, using its data for the LL simulation.
--1573063-- warning: specified LL cache: line_size 64  assoc 20  total_size 15,728,640
--1573063-- warning: simulated LL cache: line_size 64  assoc 30  total_size 15,728,640
==1573063== 
==1573063== I   refs:      161,546
==1573063== I1  misses:      1,378
==1573063== LLi misses:      1,352
==1573063== I1  miss rate:    0.85%
==1573063== LLi miss rate:    0.84%
==1573063== 
==1573063== D   refs:       54,547  (39,125 rd   + 15,422 wr)
==1573063== D1  misses:      2,456  ( 1,779 rd   +    677 wr)
==1573063== LLd misses:      2,050  ( 1,431 rd   +    619 wr)
==1573063== D1  miss rate:     4.5% (   4.5%     +    4.4%  )
==1573063== LLd miss rate:     3.8% (   3.7%     +    4.0%  )
==1573063== 
==1573063== LL refs:         3,834  ( 3,157 rd   +    677 wr)
==1573063== LL misses:       3,402  ( 2,783 rd   +    619 wr)
==1573063== LL miss rate:      1.6% (   1.4%     +    4.0%  )
>>>>>>> 3650ec4 (fix err)


=========== UNOPTIMIZED (Profile) ===========


<<<<<<< HEAD
==1357655== Cachegrind, a cache and branch-prediction profiler
==1357655== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==1357655== Using Valgrind-3.18.1 and LibVEX; rerun with -h for copyright info
==1357655== Command: ./benchmark1_prof
==1357655== 
--1357655-- warning: L3 cache found, using its data for the LL simulation.
--1357655-- warning: specified LL cache: line_size 64  assoc 20  total_size 15,728,640
--1357655-- warning: simulated LL cache: line_size 64  assoc 30  total_size 15,728,640
==1357655== 
==1357655== I   refs:      182,080
==1357655== I1  misses:      1,688
==1357655== LLi misses:      1,613
==1357655== I1  miss rate:    0.93%
==1357655== LLi miss rate:    0.89%
==1357655== 
==1357655== D   refs:       63,372  (45,096 rd   + 18,276 wr)
==1357655== D1  misses:      2,695  ( 1,989 rd   +    706 wr)
==1357655== LLd misses:      2,177  ( 1,534 rd   +    643 wr)
==1357655== D1  miss rate:     4.3% (   4.4%     +    3.9%  )
==1357655== LLd miss rate:     3.4% (   3.4%     +    3.5%  )
==1357655== 
==1357655== LL refs:         4,383  ( 3,677 rd   +    706 wr)
==1357655== LL misses:       3,790  ( 3,147 rd   +    643 wr)
==1357655== LL miss rate:      1.5% (   1.4%     +    3.5%  )
=======
==1573064== Cachegrind, a cache and branch-prediction profiler
==1573064== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==1573064== Using Valgrind-3.18.1 and LibVEX; rerun with -h for copyright info
==1573064== Command: ./benchmark1_prof
==1573064== 
--1573064-- warning: L3 cache found, using its data for the LL simulation.
--1573064-- warning: specified LL cache: line_size 64  assoc 20  total_size 15,728,640
--1573064-- warning: simulated LL cache: line_size 64  assoc 30  total_size 15,728,640
==1573064== 
==1573064== I   refs:      182,002
==1573064== I1  misses:      1,718
==1573064== LLi misses:      1,614
==1573064== I1  miss rate:    0.94%
==1573064== LLi miss rate:    0.89%
==1573064== 
==1573064== D   refs:       62,992  (44,809 rd   + 18,183 wr)
==1573064== D1  misses:      2,683  ( 1,980 rd   +    703 wr)
==1573064== LLd misses:      2,170  ( 1,528 rd   +    642 wr)
==1573064== D1  miss rate:     4.3% (   4.4%     +    3.9%  )
==1573064== LLd miss rate:     3.4% (   3.4%     +    3.5%  )
==1573064== 
==1573064== LL refs:         4,401  ( 3,698 rd   +    703 wr)
==1573064== LL misses:       3,784  ( 3,142 rd   +    642 wr)
==1573064== LL miss rate:      1.5% (   1.4%     +    3.5%  )
>>>>>>> 3650ec4 (fix err)


=========== OPTIMIZED ===========


<<<<<<< HEAD
==1357656== Cachegrind, a cache and branch-prediction profiler
==1357656== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==1357656== Using Valgrind-3.18.1 and LibVEX; rerun with -h for copyright info
==1357656== Command: ./benchmark1_fplicm
==1357656== 
--1357656-- warning: L3 cache found, using its data for the LL simulation.
--1357656-- warning: specified LL cache: line_size 64  assoc 20  total_size 15,728,640
--1357656-- warning: simulated LL cache: line_size 64  assoc 30  total_size 15,728,640
==1357656== 
==1357656== I   refs:      162,312
==1357656== I1  misses:      1,381
==1357656== LLi misses:      1,358
==1357656== I1  miss rate:    0.85%
==1357656== LLi miss rate:    0.84%
==1357656== 
==1357656== D   refs:       54,762  (39,288 rd   + 15,474 wr)
==1357656== D1  misses:      2,458  ( 1,780 rd   +    678 wr)
==1357656== LLd misses:      2,054  ( 1,434 rd   +    620 wr)
==1357656== D1  miss rate:     4.5% (   4.5%     +    4.4%  )
==1357656== LLd miss rate:     3.8% (   3.6%     +    4.0%  )
==1357656== 
==1357656== LL refs:         3,839  ( 3,161 rd   +    678 wr)
==1357656== LL misses:       3,412  ( 2,792 rd   +    620 wr)
==1357656== LL miss rate:      1.6% (   1.4%     +    4.0%  )
======== TIME ==========

1. Performance of unoptimized code
0.00user 0.00system 0:00.00elapsed 89%CPU (0avgtext+0avgdata 1796maxresident)k
0inputs+0outputs (0major+77minor)pagefaults 0swaps
=======
==1573065== Cachegrind, a cache and branch-prediction profiler
==1573065== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==1573065== Using Valgrind-3.18.1 and LibVEX; rerun with -h for copyright info
==1573065== Command: ./benchmark1_fplicm
==1573065== 
--1573065-- warning: L3 cache found, using its data for the LL simulation.
--1573065-- warning: specified LL cache: line_size 64  assoc 20  total_size 15,728,640
--1573065-- warning: simulated LL cache: line_size 64  assoc 30  total_size 15,728,640
==1573065== 
==1573065== I   refs:      161,712
==1573065== I1  misses:      1,378
==1573065== LLi misses:      1,352
==1573065== I1  miss rate:    0.85%
==1573065== LLi miss rate:    0.84%
==1573065== 
==1573065== D   refs:       54,653  (39,179 rd   + 15,474 wr)
==1573065== D1  misses:      2,448  ( 1,779 rd   +    669 wr)
==1573065== LLd misses:      2,052  ( 1,431 rd   +    621 wr)
==1573065== D1  miss rate:     4.5% (   4.5%     +    4.3%  )
==1573065== LLd miss rate:     3.8% (   3.7%     +    4.0%  )
==1573065== 
==1573065== LL refs:         3,826  ( 3,157 rd   +    669 wr)
==1573065== LL misses:       3,404  ( 2,783 rd   +    621 wr)
==1573065== LL miss rate:      1.6% (   1.4%     +    4.0%  )
======== TIME ==========

1. Performance of unoptimized code
0.00user 0.00system 0:00.00elapsed 90%CPU (0avgtext+0avgdata 1920maxresident)k
0inputs+0outputs (0major+79minor)pagefaults 0swaps
>>>>>>> 3650ec4 (fix err)



2. Performance of optimized code
0.00user 0.00system 0:00.00elapsed 89%CPU (0avgtext+0avgdata 1868maxresident)k
<<<<<<< HEAD
0inputs+0outputs (0major+79minor)pagefaults 0swaps
=======
0inputs+0outputs (0major+78minor)pagefaults 0swaps
>>>>>>> 3650ec4 (fix err)
