// Seed: 821283875
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    output id_3,
    output id_4,
    input id_5,
    output logic id_6,
    output logic id_7,
    input id_8
);
  logic id_9;
  logic id_10;
endmodule
`timescale 1ps / 1ps timeunit 1ps;
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input id_12;
  input id_11;
  output id_10;
  inout id_9;
  output id_8;
  input id_7;
  input id_6;
  inout id_5;
  inout id_4;
  input id_3;
  inout id_2;
  inout id_1;
endmodule
