{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Web Edition " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 01 16:48:41 2007 " "Info: Processing started: Sat Sep 01 16:48:41 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off add_half -c add_half " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off add_half -c add_half" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "a cout 14.300 ns Longest " "Info: Longest tpd from source pin \"a\" to destination pin \"cout\" is 14.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns a 1 PIN PIN_126 2 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_126; Fanout = 2; PIN Node = 'a'" {  } { { "c:/program files/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a } "NODE_NAME" } } { "add_half.bdf" "" { Schematic "c:/mydesign/add_half/add_half.bdf" { { 64 -56 112 80 "a" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.200 ns) 6.300 ns inst 2 COMB LC6_D7 1 " "Info: 2: + IC(2.700 ns) + CELL(2.200 ns) = 6.300 ns; Loc. = LC6_D7; Fanout = 1; COMB Node = 'inst'" {  } { { "c:/program files/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { a inst } "NODE_NAME" } } { "add_half.bdf" "" { Schematic "c:/mydesign/add_half/add_half.bdf" { { 120 144 208 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(6.300 ns) 14.300 ns cout 3 PIN PIN_89 0 " "Info: 3: + IC(1.700 ns) + CELL(6.300 ns) = 14.300 ns; Loc. = PIN_89; Fanout = 0; PIN Node = 'cout'" {  } { { "c:/program files/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { inst cout } "NODE_NAME" } } { "add_half.bdf" "" { Schematic "c:/mydesign/add_half/add_half.bdf" { { 136 224 400 152 "cout" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.900 ns ( 69.23 % ) " "Info: Total cell delay = 9.900 ns ( 69.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.400 ns ( 30.77 % ) " "Info: Total interconnect delay = 4.400 ns ( 30.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.300 ns" { a inst cout } "NODE_NAME" } } { "c:/program files/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "14.300 ns" { a a~out inst cout } { 0.000ns 0.000ns 2.700ns 1.700ns } { 0.000ns 1.400ns 2.200ns 6.300ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "108 " "Info: Allocated 108 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 01 16:48:42 2007 " "Info: Processing ended: Sat Sep 01 16:48:42 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
