<!DOCTYPE html>
<html lang="en-US">
  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width,initial-scale=1">
    <title>11.verilog HDL组合电路之数字编码器 | liehuf-notes</title>
    <meta name="generator" content="VuePress 1.8.0">
    <link rel="icon" href="https://cdn.jsdelivr.net/gh/eryajf/tu/img/image_20220720_132133.ico">
    <script language="javascript" type="text/javascript" src="/liehuf-notes/js/pgmanor-self.js"></script>
    <script async="true" src="https://www.googletagmanager.com/gtag/js?id=G-LPRG9SPLFF"></script>
    <script>
      window.dataLayer = window.dataLayer || [];
      function gtag(){dataLayer.push(arguments);}
      gtag('js', new Date());
      gtag('config', 'G-LPRG9SPLFF');
    </script>
    <meta name="description" content="vdoing博客主题模板">
    <meta name="keywords" content="猎户f,golang,vue,go-web,go-admin,go-ldap-admin">
    <meta name="theme-color" content="#11a8cd">
    <meta name="referrer" content="no-referrer-when-downgrade">
    
    <link rel="preload" href="/liehuf-notes/assets/css/0.styles.2d312bae.css" as="style"><link rel="preload" href="/liehuf-notes/assets/js/app.d59c909d.js" as="script"><link rel="preload" href="/liehuf-notes/assets/js/2.2ada9c0c.js" as="script"><link rel="preload" href="/liehuf-notes/assets/js/18.da99e958.js" as="script"><link rel="prefetch" href="/liehuf-notes/assets/js/10.dedd9db7.js"><link rel="prefetch" href="/liehuf-notes/assets/js/11.5ace9e3d.js"><link rel="prefetch" href="/liehuf-notes/assets/js/12.9e3c3b00.js"><link rel="prefetch" href="/liehuf-notes/assets/js/13.b269655e.js"><link rel="prefetch" href="/liehuf-notes/assets/js/14.4a383235.js"><link rel="prefetch" href="/liehuf-notes/assets/js/15.2377ebcd.js"><link rel="prefetch" href="/liehuf-notes/assets/js/16.1c4b5c00.js"><link rel="prefetch" href="/liehuf-notes/assets/js/17.15c9a6c6.js"><link rel="prefetch" href="/liehuf-notes/assets/js/19.05792923.js"><link rel="prefetch" href="/liehuf-notes/assets/js/20.ea86d1ec.js"><link rel="prefetch" href="/liehuf-notes/assets/js/21.b82a1432.js"><link rel="prefetch" href="/liehuf-notes/assets/js/22.3496c361.js"><link rel="prefetch" href="/liehuf-notes/assets/js/23.45c25a78.js"><link rel="prefetch" href="/liehuf-notes/assets/js/3.df1c424b.js"><link rel="prefetch" href="/liehuf-notes/assets/js/4.b5718ca9.js"><link rel="prefetch" href="/liehuf-notes/assets/js/5.6d4532f3.js"><link rel="prefetch" href="/liehuf-notes/assets/js/6.8d686972.js"><link rel="prefetch" href="/liehuf-notes/assets/js/7.8fd545e3.js"><link rel="prefetch" href="/liehuf-notes/assets/js/8.0f3889af.js"><link rel="prefetch" href="/liehuf-notes/assets/js/9.11aa1955.js">
    <link rel="stylesheet" href="/liehuf-notes/assets/css/0.styles.2d312bae.css">
  </head>
  <body class="theme-mode-light">
    <div id="app" data-server-rendered="true"><div class="theme-container sidebar-open have-rightmenu"><header class="navbar blur"><div title="目录" class="sidebar-button"><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" role="img" viewBox="0 0 448 512" class="icon"><path fill="currentColor" d="M436 124H12c-6.627 0-12-5.373-12-12V80c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12zm0 160H12c-6.627 0-12-5.373-12-12v-32c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12zm0 160H12c-6.627 0-12-5.373-12-12v-32c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12z"></path></svg></div> <a href="/liehuf-notes/" class="home-link router-link-active"><img src="/liehuf-notes/img/bar.png" alt="liehuf-notes" class="logo"> <span class="site-name can-hide">liehuf-notes</span></a> <div class="links"><div class="search-box"><input aria-label="Search" autocomplete="off" spellcheck="false" value=""> <!----></div> <nav class="nav-links can-hide"><div class="nav-item"><a href="/liehuf-notes/" class="nav-link">首页</a></div><div class="nav-item"><a href="/liehuf-notes/pages/Verilog/" class="nav-link">Verilog</a></div><div class="nav-item"><a href="/liehuf-notes/pages/Embedded/" class="nav-link">单片机</a></div><div class="nav-item"><a href="/liehuf-notes/message-board/" class="nav-link">留言板</a></div><div class="nav-item"><a href="https://github.com/liehuf/" target="_blank" rel="noopener noreferrer" class="nav-link external">
  我的博客
  <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></div> <a href="https://github.com/liehuf/liehuf-notes" target="_blank" rel="noopener noreferrer" class="repo-link">
    GitHub
    <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></nav></div></header> <div class="sidebar-mask"></div> <div class="sidebar-hover-trigger"></div> <aside class="sidebar" style="display:none;"><!----> <nav class="nav-links"><div class="nav-item"><a href="/liehuf-notes/" class="nav-link">首页</a></div><div class="nav-item"><a href="/liehuf-notes/pages/Verilog/" class="nav-link">Verilog</a></div><div class="nav-item"><a href="/liehuf-notes/pages/Embedded/" class="nav-link">单片机</a></div><div class="nav-item"><a href="/liehuf-notes/message-board/" class="nav-link">留言板</a></div><div class="nav-item"><a href="https://github.com/liehuf/" target="_blank" rel="noopener noreferrer" class="nav-link external">
  我的博客
  <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></div> <a href="https://github.com/liehuf/liehuf-notes" target="_blank" rel="noopener noreferrer" class="repo-link">
    GitHub
    <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></nav>  <ul class="sidebar-links"><li><a href="/liehuf-notes/pages/Verilog_01/" class="sidebar-link">01.Verilog HDL语言基本要素</a></li><li><a href="/liehuf-notes/pages/Verilog_02/" class="sidebar-link">02.Verilog HDL基本数据类型</a></li><li><a href="/liehuf-notes/pages/Verilog_03/" class="sidebar-link">03.Verilog HDL运算符和表达式</a></li><li><a href="/liehuf-notes/pages/Verilog_04/" class="sidebar-link">04.Verilog HDL模块</a></li><li><a href="/liehuf-notes/pages/Verilog_05/" class="sidebar-link">05.Verilog HDL程序设计和描述方式</a></li><li><a href="/liehuf-notes/pages/Verilog_06/" class="sidebar-link">06.Verilog HDL程序设计思想概览</a></li><li><a href="/liehuf-notes/pages/Verilog_07/" class="sidebar-link">07.Verilog HDL组合电路设计的方法</a></li><li><a href="/liehuf-notes/pages/Verilog_08/" class="sidebar-link">08.verilog HDL组合电路之数字加法器</a></li><li><a href="/liehuf-notes/pages/Verilog_09/" class="sidebar-link">09.Verilog HDL组合电路之数据比较器</a></li><li><a href="/liehuf-notes/pages/Verilog_10/" class="sidebar-link">10.Verilog HDL组合电路之数据选择器</a></li><li><a href="/liehuf-notes/pages/Verilog_11/" aria-current="page" class="active sidebar-link">11.verilog HDL组合电路之数字编码器</a><ul class="sidebar-sub-headers"><li class="sidebar-sub-header level2"><a href="/liehuf-notes/pages/Verilog_11/#_1-功能说明" class="sidebar-link">1. 功能说明</a></li><li class="sidebar-sub-header level2"><a href="/liehuf-notes/pages/Verilog_11/#_2-编码器的分类与实现" class="sidebar-link">2. 编码器的分类与实现</a><ul class="sidebar-sub-headers"><li class="sidebar-sub-header level3"><a href="/liehuf-notes/pages/Verilog_11/#_2-1-普通编码器-basic-encoder" class="sidebar-link">2.1 普通编码器（Basic Encoder）</a></li><li class="sidebar-sub-header level3"><a href="/liehuf-notes/pages/Verilog_11/#_2-2-优先编码器-priority-encoder" class="sidebar-link">2.2 优先编码器（Priority Encoder）</a></li><li class="sidebar-sub-header level3"><a href="/liehuf-notes/pages/Verilog_11/#_2-3-二进制转bcd编码器-binary-to-bcd-encoder" class="sidebar-link">2.3 二进制转BCD编码器（Binary to BCD Encoder）</a></li></ul></li></ul></li><li><a href="/liehuf-notes/pages/Verilog_12/" class="sidebar-link">12.verilog HDL组合电路之数字译码器</a></li><li><a href="/liehuf-notes/pages/Verilog_13/" class="sidebar-link">13.verilog HDL组合电路之奇偶校验器</a></li></ul> </aside> <div><main class="page"><div class="theme-vdoing-wrapper "><div class="articleInfo-wrap" data-v-06225672><div class="articleInfo" data-v-06225672><ul class="breadcrumbs" data-v-06225672><li data-v-06225672><a href="/liehuf-notes/" title="首页" class="iconfont icon-home router-link-active" data-v-06225672></a></li> <li data-v-06225672><span data-v-06225672>Verilog</span></li></ul> <div class="info" data-v-06225672><div title="作者" class="author iconfont icon-touxiang" data-v-06225672><a href="https://github.com/liehuf/" target="_blank" title="作者" class="beLink" data-v-06225672>猎户f</a></div> <div title="创建时间" class="date iconfont icon-riqi" data-v-06225672><a href="javascript:;" data-v-06225672>2025-08-07</a></div> <!----></div></div></div> <!----> <div class="content-wrapper"><div class="right-menu-wrapper"><div class="right-menu-margin"><div class="right-menu-title">目录</div> <div class="right-menu-content"></div></div></div> <h1><img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAB4AAAAeCAYAAAA7MK6iAAAAAXNSR0IArs4c6QAABGpJREFUSA3tVVtoXFUU3fvOI53UlmCaKIFmwEhsE7QK0ipFEdHEKpXaZGrp15SINsXUWvBDpBgQRKi0+KKoFeJHfZA+ED9KKoIU2gYD9UejTW4rVIzm0VSTziPzuNu1z507dibTTjL4U/DAzLn3nL3X2o91ziX6f9wMFdh6Jvbm9nNSV0msViVO6tN1Rm7NMu2OpeJ9lWBUTDxrJbYTS0hInuwciu9eLHlFxCLCZEk3MegsJmZ5K/JD6t7FkFdEvGUo1g7qJoG3MHImqRIn8/nzY1K9UPKKiJmtnUqHVE3Gbuay6vJE/N2FEmuxFjW2nUuE0yQXRRxLiTUAzs36zhZvOXJPdX850EVnnLZkB8prodQoM5JGj7Xk2mvC7JB8tG04Ef5PiXtG0UtxupRQSfTnBoCy554x18yJHI6I+G5Eru4LHmPJZEQsrvPUbMiA8G/WgMK7w7I+ez7++o2ANfbrjvaOl1tFMs+htG3IrZH9/hDX1Pr8Tc0UvH8tcX29KzAgIGcEkINyW5BF9x891hw6VYqgJHEk0huccS7vh3C6gTiODL+26huuBtbct8eZnqLML8PkxGYpuPZBqtqwkSjgc4mB5gbgig5i+y0UDK35LMxXisn9xQtK+nd26gTIHsHe/oblK/b29fUmN/8Y+9jAQrnBp56m1LcDlDp9irKTExSKduXJVWSqdBMA08pEJnEIOB3FPPMybu/oeV8zFeYN3xx576Q6RH+VmplE4ncQV5v+5rzSoyOU7PuEAg8g803PwBJ0CExno/jcMbN8tONYeOmHiuUNryvm3fRUy4tMPVLdAGkUhNWuggGrJcXPv+ouCjz0MKUHz1J2/E8IC9nqTabcxgaBYM0hPhD5Y65FsbxRQKxCQrDjDctW7PUM3HuZunFyifSAqEfuzCp48Il24luWUWZoyJCaPR82jE0+kFA643wRFVni4RYSq3ohJO2pZ7B5dO4xkDWbEpossJPLSrPjYID8rS2UHTlvyNxqIGsg674XJJ7vnh5L7PNwC4hh2sjCI96mzszOTpxLF0T7l88Yz7lAuK6OnL8gXLOnTvpzSb22YG8W7us3jSebFHeeqnXRG1vt+MoUM84LQIBmMsCTAcOauTh0T0l0neQK7m2bLMt2mGxU3HYssS0J2cdv5wljlPsrIuZLAG/2DOZIXgCYT8uMGZN+e2kSirfxZOPCsC0f24nTZzspnVn9VePS1Z5vubmAGGXG8ZFno9Hel0yfA5ZPhF7Dh972BQJ2qCpgH67lmWtBYbvk6sz02wjky2vXyz0XErP/kFB619js1BtwfOV4OPRqOQBjy3Qbk18vigUPPSD5ceHnwck7W9bhAqZdd7SuG7w4/P2F/GaJh8c7e9qgow+Q7cGBo+98WsLkuktFqiZabtXuQTu/Y5ETbR0v7tNSFnvrmu6pjdoan2KjMu8q/Hmj1EfCO2ZGfEIbIXKUlw8qaX9/b2oeSJmFksSeT/Fn0V3nSypChh4Gjh74ybO9aeZ/AN2dwciu2/MhAAAAAElFTkSuQmCC">11.verilog HDL组合电路之数字编码器<!----></h1> <!----> <div class="theme-vdoing-content content__default"><h1 id="数字编码器-encoder模块的实现"><a href="#数字编码器-encoder模块的实现" class="header-anchor">#</a> <strong>数字编码器：Encoder模块的实现</strong></h1> <h2 id="_1-功能说明"><a href="#_1-功能说明" class="header-anchor">#</a> <strong>1. 功能说明</strong></h2> <p>编码器的作用是：</p> <blockquote><p><strong>将多个输入线路中“有效”的一个信号，转换为对应的二进制编码输出。</strong></p></blockquote> <p>从硬件直觉讲，你可以把它看成“反向的多路选择器”——选择器是从输入中挑一个送出去，编码器是从多个输入中判断“哪个激活”，然后生成一个编码值。</p> <hr> <h2 id="_2-编码器的分类与实现"><a href="#_2-编码器的分类与实现" class="header-anchor">#</a> <strong>2. 编码器的分类与实现</strong></h2> <p>编码器不止一种，常见有三类：</p> <h3 id="_2-1-普通编码器-basic-encoder"><a href="#_2-1-普通编码器-basic-encoder" class="header-anchor">#</a> <strong>2.1 普通编码器（Basic Encoder）</strong></h3> <ul><li><strong>要求</strong>：同一时刻只能有一个输入是有效的（即为1）</li> <li><strong>功能</strong>：直接将有效输入的位置转换为二进制输出</li></ul> <h4 id="✅-示例-8线-3线普通编码器"><a href="#✅-示例-8线-3线普通编码器" class="header-anchor">#</a> ✅ 示例：<strong>8线-3线普通编码器</strong></h4> <table><thead><tr><th>输入编号（IN）</th> <th>二进制输出（Y）</th></tr></thead> <tbody><tr><td>IN[0]=1</td> <td>000</td></tr> <tr><td>IN[1]=1</td> <td>001</td></tr> <tr><td>IN[2]=1</td> <td>010</td></tr> <tr><td>IN[3]=1</td> <td>011</td></tr> <tr><td>IN[4]=1</td> <td>100</td></tr> <tr><td>IN[5]=1</td> <td>101</td></tr> <tr><td>IN[6]=1</td> <td>110</td></tr> <tr><td>IN[7]=1</td> <td>111</td></tr></tbody></table> <h4 id="🔧-verilog代码"><a href="#🔧-verilog代码" class="header-anchor">#</a> 🔧 Verilog代码</h4> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">module</span> encoder8to3 <span class="token punctuation">(</span>
    <span class="token keyword">input</span> <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> IN<span class="token punctuation">,</span>
    <span class="token keyword">output</span> <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> Y
<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token important">always @</span><span class="token punctuation">(</span><span class="token operator">*</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
        <span class="token keyword">case</span> <span class="token punctuation">(</span>IN<span class="token punctuation">)</span>
            <span class="token number">8'b0000_0001</span><span class="token punctuation">:</span> Y <span class="token operator">=</span> <span class="token number">3'b000</span><span class="token punctuation">;</span>
            <span class="token number">8'b0000_0010</span><span class="token punctuation">:</span> Y <span class="token operator">=</span> <span class="token number">3'b001</span><span class="token punctuation">;</span>
            <span class="token number">8'b0000_0100</span><span class="token punctuation">:</span> Y <span class="token operator">=</span> <span class="token number">3'b010</span><span class="token punctuation">;</span>
            <span class="token number">8'b0000_1000</span><span class="token punctuation">:</span> Y <span class="token operator">=</span> <span class="token number">3'b011</span><span class="token punctuation">;</span>
            <span class="token number">8'b0001_0000</span><span class="token punctuation">:</span> Y <span class="token operator">=</span> <span class="token number">3'b100</span><span class="token punctuation">;</span>
            <span class="token number">8'b0010_0000</span><span class="token punctuation">:</span> Y <span class="token operator">=</span> <span class="token number">3'b101</span><span class="token punctuation">;</span>
            <span class="token number">8'b0100_0000</span><span class="token punctuation">:</span> Y <span class="token operator">=</span> <span class="token number">3'b110</span><span class="token punctuation">;</span>
            <span class="token number">8'b1000_0000</span><span class="token punctuation">:</span> Y <span class="token operator">=</span> <span class="token number">3'b111</span><span class="token punctuation">;</span>
            <span class="token keyword">default</span><span class="token punctuation">:</span>      Y <span class="token operator">=</span> <span class="token number">3'b000</span><span class="token punctuation">;</span> <span class="token comment">// 默认输出，防止综合报警</span>
        <span class="token keyword">endcase</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>

</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br><span class="line-number">10</span><br><span class="line-number">11</span><br><span class="line-number">12</span><br><span class="line-number">13</span><br><span class="line-number">14</span><br><span class="line-number">15</span><br><span class="line-number">16</span><br><span class="line-number">17</span><br><span class="line-number">18</span><br><span class="line-number">19</span><br></div></div><h4 id="💡-注意"><a href="#💡-注意" class="header-anchor">#</a> 💡 注意</h4> <ul><li>多个输入为1会导致编码冲突，因此只能有一个输入为高电平。</li> <li>不满足时默认输出可能错误，实际应用中要加输入检查。</li></ul> <h3 id="_2-2-优先编码器-priority-encoder"><a href="#_2-2-优先编码器-priority-encoder" class="header-anchor">#</a> <strong>2.2 优先编码器（Priority Encoder）</strong></h3> <ul><li><strong>特点</strong>：多个输入同时有效时，<strong>按编号优先级高的先输出</strong>。</li> <li><strong>常用于</strong>：中断管理、抢占式调度。</li></ul> <h4 id="✅-示例-8线-3线优先编码器-高位优先"><a href="#✅-示例-8线-3线优先编码器-高位优先" class="header-anchor">#</a> ✅ 示例：<strong>8线-3线优先编码器（高位优先）</strong></h4> <table><thead><tr><th>IN[7:0]</th> <th>Y输出</th></tr></thead> <tbody><tr><td>0000_0001</td> <td>000</td></tr> <tr><td>0000_0011</td> <td>001</td></tr> <tr><td>1000_0001</td> <td>111</td></tr> <tr><td>0001_1111</td> <td>100</td></tr> <tr><td>...</td> <td>...</td></tr></tbody></table> <h4 id="🔧-verilog代码-2"><a href="#🔧-verilog代码-2" class="header-anchor">#</a> 🔧 Verilog代码</h4> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">module</span> priority_encoder8to3 <span class="token punctuation">(</span>
    <span class="token keyword">input</span> <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> IN<span class="token punctuation">,</span>
    <span class="token keyword">output</span> <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> Y
<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token important">always @</span><span class="token punctuation">(</span><span class="token operator">*</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
        <span class="token keyword">casex</span> <span class="token punctuation">(</span>IN<span class="token punctuation">)</span>
            <span class="token number">8'b1xxxxxxx</span><span class="token punctuation">:</span> Y <span class="token operator">=</span> <span class="token number">3'b111</span><span class="token punctuation">;</span>
            <span class="token number">8'b01xxxxxx</span><span class="token punctuation">:</span> Y <span class="token operator">=</span> <span class="token number">3'b110</span><span class="token punctuation">;</span>
            <span class="token number">8'b001xxxxx</span><span class="token punctuation">:</span> Y <span class="token operator">=</span> <span class="token number">3'b101</span><span class="token punctuation">;</span>
            <span class="token number">8'b0001xxxx</span><span class="token punctuation">:</span> Y <span class="token operator">=</span> <span class="token number">3'b100</span><span class="token punctuation">;</span>
            <span class="token number">8'b00001xxx</span><span class="token punctuation">:</span> Y <span class="token operator">=</span> <span class="token number">3'b011</span><span class="token punctuation">;</span>
            <span class="token number">8'b000001xx</span><span class="token punctuation">:</span> Y <span class="token operator">=</span> <span class="token number">3'b010</span><span class="token punctuation">;</span>
            <span class="token number">8'b0000001x</span><span class="token punctuation">:</span> Y <span class="token operator">=</span> <span class="token number">3'b001</span><span class="token punctuation">;</span>
            <span class="token number">8'b00000001</span><span class="token punctuation">:</span> Y <span class="token operator">=</span> <span class="token number">3'b000</span><span class="token punctuation">;</span>
            <span class="token keyword">default</span><span class="token punctuation">:</span>     Y <span class="token operator">=</span> <span class="token number">3'b000</span><span class="token punctuation">;</span>
        <span class="token keyword">endcase</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br><span class="line-number">10</span><br><span class="line-number">11</span><br><span class="line-number">12</span><br><span class="line-number">13</span><br><span class="line-number">14</span><br><span class="line-number">15</span><br><span class="line-number">16</span><br><span class="line-number">17</span><br><span class="line-number">18</span><br></div></div><h4 id="💡-casex说明"><a href="#💡-casex说明" class="header-anchor">#</a> 💡 casex说明：</h4> <ul><li><code>casex</code> 允许使用 <code>x</code> 表示“无关位”，在优先编码中很方便。</li> <li>越靠前的匹配项优先级越高，符合“优先”语义。</li></ul> <hr> <h3 id="_2-3-二进制转bcd编码器-binary-to-bcd-encoder"><a href="#_2-3-二进制转bcd编码器-binary-to-bcd-encoder" class="header-anchor">#</a> <strong>2.3 二进制转BCD编码器（Binary to BCD Encoder）</strong></h3> <ul><li><strong>作用</strong>：将普通二进制数转换为BCD码（8421码或余3码等）</li> <li><strong>常用于</strong>：数码管显示、七段码驱动</li></ul> <h4 id="✅-示例-4位二进制转8421bcd"><a href="#✅-示例-4位二进制转8421bcd" class="header-anchor">#</a> ✅ 示例：<strong>4位二进制转8421BCD</strong></h4> <ul><li>输入范围：<code>0000</code><s><code>1001</code>（0</s>9）</li> <li>输出即为对应的4位BCD码，其实和原输入一样（只是明确为BCD）</li></ul> <h4 id="🔧-verilog代码-例-显示0-9"><a href="#🔧-verilog代码-例-显示0-9" class="header-anchor">#</a> 🔧 Verilog代码（例：显示0~9）</h4> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">module</span> binary_to_bcd <span class="token punctuation">(</span>
    <span class="token keyword">input</span> <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> bin<span class="token punctuation">,</span>
    <span class="token keyword">output</span> <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> bcd
<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token important">always @</span><span class="token punctuation">(</span><span class="token operator">*</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
        <span class="token keyword">if</span> <span class="token punctuation">(</span>bin <span class="token operator">&lt;</span> <span class="token number">10</span><span class="token punctuation">)</span>
            bcd <span class="token operator">=</span> bin<span class="token punctuation">;</span> <span class="token comment">// 直接映射</span>
        <span class="token keyword">else</span>
            bcd <span class="token operator">=</span> <span class="token number">4'b0000</span><span class="token punctuation">;</span> <span class="token comment">// 超过9则清零（可自定义处理）</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br><span class="line-number">10</span><br><span class="line-number">11</span><br></div></div><h4 id="💡-扩展应用"><a href="#💡-扩展应用" class="header-anchor">#</a> 💡 扩展应用</h4> <ul><li>结合 <code>数码管译码器</code>，可用在计数器、时间显示、输入设备反馈等场景。</li></ul></div></div> <!----> <div class="page-edit"><div class="edit-link"><a href="https://github.com/liehuf/liehuf-notes/edit/main/docs/01.Verilog/11.verilog HDL组合电路之数字编码器.md" target="_blank" rel="noopener noreferrer">帮助我们改善此页面</a> <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></div> <!----> <div class="last-updated"><span class="prefix">上次更新:</span> <span class="time">2025/08/07, 13:28:22</span></div></div> <div class="page-nav-wapper"><div class="page-nav-centre-wrap"><a href="/liehuf-notes/pages/Verilog_10/" class="page-nav-centre page-nav-centre-prev"><div class="tooltip">10.Verilog HDL组合电路之数据选择器</div></a> <a href="/liehuf-notes/pages/Verilog_12/" class="page-nav-centre page-nav-centre-next"><div class="tooltip">12.verilog HDL组合电路之数字译码器</div></a></div> <div class="page-nav"><p class="inner"><span class="prev">
        ←
        <a href="/liehuf-notes/pages/Verilog_10/" class="prev">10.Verilog HDL组合电路之数据选择器</a></span> <span class="next"><a href="/liehuf-notes/pages/Verilog_12/">12.verilog HDL组合电路之数字译码器</a>→
      </span></p></div></div></div> <!----></main></div> <div class="footer"><div class="icons"><a href="https://github.com/liehuf" title="GitHub" target="_blank" class="iconfont icon-github"></a><a href="mailto:17715076182@163.com" title="发邮件" target="_blank" class="iconfont icon-youjian"></a><a href="https://blog.csdn.net/liehuf" title="CSDN" target="_blank" class="iconfont icon-csdn"></a><a href="https://www.zhihu.com/people/44-97-46-49" title="知乎" target="_blank" class="iconfont icon-zhihu"></a></div> 
  Theme by
  <a href="https://github.com/xugaoyi/vuepress-theme-vdoing" target="_blank" title="本站主题">Vdoing</a> 
    | Copyright © 2025-2025
    <span>liehuf | <a href="https://github.com/liehuf/liehuf-notes/blob/main/LICENSE" target="_blank">MIT License</a></span></div> <div class="buttons"><div title="返回顶部" class="button blur go-to-top iconfont icon-fanhuidingbu" style="display:none;"></div> <div title="去评论" class="button blur go-to-comment iconfont icon-pinglun" style="display:none;"></div> <div title="主题模式" class="button blur theme-mode-but iconfont icon-zhuti"><ul class="select-box" style="display:none;"><li class="iconfont icon-zidong">
          跟随系统
        </li><li class="iconfont icon-rijianmoshi">
          浅色模式
        </li><li class="iconfont icon-yejianmoshi">
          深色模式
        </li><li class="iconfont icon-yuedu">
          阅读模式
        </li></ul></div></div> <!----> <!----> <!----></div><div class="global-ui"></div></div>
    <script src="/liehuf-notes/assets/js/app.d59c909d.js" defer></script><script src="/liehuf-notes/assets/js/2.2ada9c0c.js" defer></script><script src="/liehuf-notes/assets/js/18.da99e958.js" defer></script>
  </body>
</html>
