Ahn, M. and Paek, Y. 2009. Fast code generation for embedded processors with aliased heterogeneous registers. Trans. high Perform. Embed. Archit. Compilers. 149--172.
G.-H. Asadi , V. S. Mehdi , B. Tahoori , D. Kaeli, Balancing Performance and Reliability in the Memory Hierarchy, Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software, 2005, p.269-279, March 20-22, 2005[doi>10.1109/ISPASS.2005.1430581]
Todd M. Austin, DIVA: a reliable substrate for deep submicron microarchitecture design, Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, p.196-207, November 16-18, 1999, Haifa, Israel
Robert Baumann, Soft Errors in Advanced Computer Systems, IEEE Design & Test, v.22 n.3, p.258-266, May 2005[doi>10.1109/MDT.2005.69]
Bolchini, C. 2003. A software methodology for detecting hardware faults in vliw data paths. IEEE Trans. Reliabil. 52, 4, 458--468.
Demid Borodin , B. H. H. (Ben) Juurlink, Instruction precomputation with memoization for fault detection, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Mohamed A. Gomaa , T. N. Vijaykumar, Opportunistic Transient-Fault Detection, Proceedings of the 32nd annual international symposium on Computer Architecture, p.172-183, June 04-08, 2005[doi>10.1109/ISCA.2005.38]
Hazucha, P. and Svensson, C. 2000. Impact of cmos technology scaling on the atmospheric neutron soft error rate. IEEE Trans. Nucl. Sci. 47, 6, 2586--2594.
Holm, J. and Banerjee, P. 1992. Low cost concurrent error detection in a vliw architecture using replicated instructions. In Proceedings of the International Conference on Parallel Processing. 192--195.
Jie S. Hu , Feihui Li , Vijay Degalahal , Mahmut Kandemir , N. Vijaykrishnan , Mary J. Irwin, Compiler-Directed Instruction Duplication for Soft Error Detection, Proceedings of the conference on Design, Automation and Test in Europe, p.1056-1057, March 07-11, 2005[doi>10.1109/DATE.2005.98]
Jie Hu , Feihui Li , Vijay Degalahal , Mahmut Kandemir , N. Vijaykrishnan , Mary J. Irwin, Compiler-assisted soft error detection under performance and energy constraints in embedded systems, ACM Transactions on Embedded Computing Systems (TECS), v.8 n.4, p.1-30, July 2009[doi>10.1145/1550987.1550990]
Soontae Kim, Area-efficient error protection for caches, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Jongwon Lee , Jonghee M. Youn , Jihoon Lee , Minwook Ahn , Yunheung Paek, Dynamic Operands Insertion for VLIW Architecture with a Reduced Bit-width Instruction Set, Proceedings of the 2012 IEEE 26th International Parallel and Distributed Processing Symposium, p.119-130, May 21-25, 2012[doi>10.1109/IPDPS.2012.21]
Kyoungwoo Lee , Aviral Shrivastava , Ilya Issenin , Nikil Dutt , Nalini Venkatasubramanian, Mitigating soft error failures for multimedia applications by selective data protection, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176760.1176810]
Kyoungwoo Lee , Aviral Shrivastava , Ilya Issenin , Nikil Dutt , Nalini Venkatasubramanian, Partially protected caches to reduce failures due to soft errors in multimedia applications, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.9, p.1343-1347, September 2009[doi>10.1109/TVLSI.2008.2002427]
Sheng Li , Jung Ho Ahn , Richard D. Strong , Jay B. Brockman , Dean M. Tullsen , Norman P. Jouppi, McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669172]
Lyons, D. 2000. Sun screen: Soft error issue in sun enterprise servers. members.forbes.com/global/2000/1113/0323026a.html.
McMahon, F. H. 1986. The Livermore fortran kernels: A computer test of the numerical performance range. Tech. rep. UCRL-53745, Lawrence Livermore National Laboratory.
Albert Meixner , Michael E. Bauer , Daniel Sorin, Argus: Low-Cost, Comprehensive Error Detection in Simple Cores, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.210-222, December 01-05, 2007[doi>10.1109/MICRO.2007.8]
MIPS Technology, Inc. 2001. MIPS32 Architecture for Programmers. Vol. 1: Introduction to the MIPS32 Architecture. MIPS Technology, Inc., Mountain View, CA.
Subhasish Mitra , Norbert Seifert , Ming Zhang , Quan Shi , Kee Sup Kim, Robust System Design with Built-In Soft-Error Resilience, Computer, v.38 n.2, p.43-52, February 2005[doi>10.1109/MC.2005.70]
Steven S. Muchnick, Advanced compiler design and implementation, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1998
Shubu Mukherjee, Architecture Design for Soft Errors, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2008
Shubhendu S. Mukherjee , Joel Emer , Steven K. Reinhardt, The Soft Error Problem: An Architectural Perspective, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.243-247, February 12-16, 2005[doi>10.1109/HPCA.2005.37]
Shubhendu S. Mukherjee , Christopher Weaver , Joel Emer , Steven K. Reinhardt , Todd Austin, A Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.29, December 03-05, 2003
Nithin Nakka , Karthik Pattabiraman , Ravishankar Iyer, Processor-Level Selective Replication, Proceedings of the 37th Annual IEEE/IFIP International Conference on Dependable Systems and Networks, p.544-553, June 25-28, 2007[doi>10.1109/DSN.2007.75]
Vimal K. Reddy , Eric Rotenberg , Sailashri Parthasarathy, Understanding prediction-based partial redundant threading for low-overhead, high- coverage fault tolerance, ACM SIGOPS Operating Systems Review, v.40 n.5, December 2006[doi>10.1145/1168917.1168869]
Semeen Rehman , Muhammad Shafique , Florian Kriebel , Jörg Henkel, Reliable software for unreliable hardware: embedded code generation aiming at reliability, Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 09-14, 2011, Taipei, Taiwan[doi>10.1145/2039370.2039408]
Steven K. Reinhardt , Shubhendu S. Mukherjee, Transient fault detection via simultaneous multithreading, ACM SIGARCH Computer Architecture News, v.28 n.2, p.25-36, May 2000[doi>10.1145/342001.339652]
George A. Reis , Jonathan Chang , David I. August, Automatic Instruction-Level Software-Only Recovery, IEEE Micro, v.27 n.1, p.36-47, January 2007[doi>10.1109/MM.2007.4]
George A. Reis , Jonathan Chang , Neil Vachharajani , Ram Rangan , David I. August, SWIFT: Software Implemented Fault Tolerance, Proceedings of the international symposium on Code generation and optimization, p.243-254, March 20-23, 2005[doi>10.1109/CGO.2005.34]
George A. Reis , Jonathan Chang , Neil Vachharajani , Ram Rangan , David I. August , Shubhendu S. Mukherjee, Software-controlled fault tolerance, ACM Transactions on Architecture and Code Optimization (TACO), v.2 n.4, p.366-396, December 2005[doi>10.1145/1113841.1113843]
George A. Reis , Jonathan Chang , Neil Vachharajani , Ram Rangan , David I. August , Shubhendu S. Mukherjee, Design and Evaluation of Hybrid Fault-Detection Systems, Proceedings of the 32nd annual international symposium on Computer Architecture, p.148-159, June 04-08, 2005[doi>10.1109/ISCA.2005.21]
Aviral Shrivastava , Jongeun Lee , Reiley Jeyapaul, Cache vulnerability equations for protecting data in embedded processor caches from soft errors, ACM SIGPLAN Notices, v.45 n.4, April 2010[doi>10.1145/1755951.1755910]
Niranjan Kumar Soundararajan , Angshuman Parashar , Anand Sivasubramaniam, Mechanisms for bounding vulnerabilities of processor structures, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250725]
Synopsys Inc. 2001. Design Compiler Reference Manual. Synopsys Inc., Mountain View, CA.
Tremblay, M. and Tamir, Y. 1989. Support for fault tolerance in vlsi processors. In Proceedings of the IEEE International Symposium on Circuits and Systems. IEEE, 388--392.
Xavier Vera , Jaume Abella , Javier Carretero , Antonio González, Selective replication: A lightweight technique for soft errors, ACM Transactions on Computer Systems (TOCS), v.27 n.4, p.1-30, December 2009[doi>10.1145/1658357.1658359]
Nicholas J. Wang , Sanjay J. Patel, ReStore: Symptom-Based Soft Error Detection in Microprocessors, IEEE Transactions on Dependable and Secure Computing, v.3 n.3, p.188-201, July 2006[doi>10.1109/TDSC.2006.40]
Nicholas J. Wang , Justin Quek , Todd M. Rafacz , Sanjay J. patel, Characterizing the Effects of Transient Faults on a High-Performance Processor Pipeline, Proceedings of the 2004 International Conference on Dependable Systems and Networks, p.61, June 28-July 01, 2004
Wang, S., Hu, J., and Ziavras, S. 2006. On the characterization of data cache vulnerability in high-performance embedded microprocessors. In Proceedings of the International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (IC-SAMOS'06). IEEE, 14--20.
Wrobel, F., Palau, J., Calvet, M., Bersillon, O., and Duarte, H. 2001. Simulation of nucleon-induced nuclear reactions in a simplified sram structure: Scaling effects on seu and mbu cross sections. IEEE Trans. Nucl. Sci. 48, 6, 1946--1952.
Hongtao Zhong , Kevin Fan , Scott Mahlke , Michael Schlansker, A Distributed Control Path Architecture for VLIW Processors, Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques, p.197-206, September 17-21, 2005[doi>10.1109/PACT.2005.5]
Zivojnovic, V., Velarde, J., Schlager, C., and Meyr, H. 1994. DSPstone: A dsp-oriented benchmarking methodology. In Proceedings of the International Conference on Signal Processing and Technology.
