$comment
	File created using the following command:
		vcd file ula.msim.vcd -direction
$end
$date
	Fri Jul 14 03:57:37 2023
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ula_vlg_vec_tst $end
$var reg 16 ! A [15:0] $end
$var reg 16 " B [15:0] $end
$var reg 1 # x $end
$var reg 1 $ y $end
$var reg 1 % z $end
$var wire 1 & comp_gt $end
$var wire 1 ' S [15] $end
$var wire 1 ( S [14] $end
$var wire 1 ) S [13] $end
$var wire 1 * S [12] $end
$var wire 1 + S [11] $end
$var wire 1 , S [10] $end
$var wire 1 - S [9] $end
$var wire 1 . S [8] $end
$var wire 1 / S [7] $end
$var wire 1 0 S [6] $end
$var wire 1 1 S [5] $end
$var wire 1 2 S [4] $end
$var wire 1 3 S [3] $end
$var wire 1 4 S [2] $end
$var wire 1 5 S [1] $end
$var wire 1 6 S [0] $end
$var wire 1 7 sampler $end
$scope module i1 $end
$var wire 1 8 gnd $end
$var wire 1 9 vcc $end
$var wire 1 : unknown $end
$var tri1 1 ; devclrn $end
$var tri1 1 < devpor $end
$var tri1 1 = devoe $end
$var wire 1 > extensor_al0|gen_abext:3:inst_abext|ia~0_combout $end
$var wire 1 ? sum_16_0|inst0_full_adder_16bits|gen_fa:2:fa|co~0_combout $end
$var wire 1 @ sum_16_0|inst0_full_adder_16bits|gen_fa:3:fa|co~0_combout $end
$var wire 1 A sum_16_0|inst0_full_adder_16bits|gen_fa:4:fa|co~0_combout $end
$var wire 1 B extensor_al0|gen_abext:7:inst_abext|ia~0_combout $end
$var wire 1 C sum_16_0|inst0_full_adder_16bits|gen_fa:7:fa|co~0_combout $end
$var wire 1 D sum_16_0|inst0_full_adder_16bits|gen_fa:9:fa|co~0_combout $end
$var wire 1 E extensor_al0|gen_abext:14:inst_abext|ia~0_combout $end
$var wire 1 F extensor_al0|gen_abext:1:inst_abext|ia~8_combout $end
$var wire 1 G y~combout $end
$var wire 1 H x~combout $end
$var wire 1 I z~combout $end
$var wire 1 J sum_16_0|inst0_full_adder_16bits|inst0_fa|s~3_combout $end
$var wire 1 K sum_16_0|inst0_full_adder_16bits|inst0_fa|s~2_combout $end
$var wire 1 L sum_16_0|inst0_full_adder_16bits|inst0_fa|s~combout $end
$var wire 1 M sum_16_0|inst0_full_adder_16bits|inst0_fa|co~0_combout $end
$var wire 1 N sum_16_0|inst0_full_adder_16bits|inst0_fa|co~1_combout $end
$var wire 1 O extensor_al0|gen_abext:1:inst_abext|ib~0_combout $end
$var wire 1 P extensor_al0|gen_abext:1:inst_abext|ia~9_combout $end
$var wire 1 Q sum_16_0|inst0_full_adder_16bits|gen_fa:1:fa|s~combout $end
$var wire 1 R extensor_al0|gen_abext:2:inst_abext|ib~0_combout $end
$var wire 1 S sum_16_0|inst0_full_adder_16bits|gen_fa:1:fa|co~2_combout $end
$var wire 1 T sum_16_0|inst0_full_adder_16bits|gen_fa:1:fa|co~3_combout $end
$var wire 1 U extensor_al0|gen_abext:2:inst_abext|ia~0_combout $end
$var wire 1 V extensor_al0|gen_abext:2:inst_abext|ia~1_combout $end
$var wire 1 W sum_16_0|inst0_full_adder_16bits|gen_fa:2:fa|s~combout $end
$var wire 1 X sum_16_0|inst0_full_adder_16bits|gen_fa:2:fa|co~1_combout $end
$var wire 1 Y extensor_al0|gen_abext:3:inst_abext|ib~0_combout $end
$var wire 1 Z extensor_al0|gen_abext:3:inst_abext|ia~1_combout $end
$var wire 1 [ sum_16_0|inst0_full_adder_16bits|gen_fa:3:fa|s~combout $end
$var wire 1 \ extensor_al0|gen_abext:4:inst_abext|ib~0_combout $end
$var wire 1 ] sum_16_0|inst0_full_adder_16bits|gen_fa:3:fa|co~1_combout $end
$var wire 1 ^ extensor_al0|gen_abext:4:inst_abext|ia~0_combout $end
$var wire 1 _ extensor_al0|gen_abext:4:inst_abext|ia~1_combout $end
$var wire 1 ` sum_16_0|inst0_full_adder_16bits|gen_fa:4:fa|s~combout $end
$var wire 1 a sum_16_0|inst0_full_adder_16bits|gen_fa:4:fa|co~1_combout $end
$var wire 1 b extensor_al0|gen_abext:5:inst_abext|ib~0_combout $end
$var wire 1 c extensor_al0|gen_abext:5:inst_abext|ia~0_combout $end
$var wire 1 d extensor_al0|gen_abext:5:inst_abext|ia~1_combout $end
$var wire 1 e sum_16_0|inst0_full_adder_16bits|gen_fa:5:fa|s~combout $end
$var wire 1 f extensor_al0|gen_abext:6:inst_abext|ia~0_combout $end
$var wire 1 g extensor_al0|gen_abext:6:inst_abext|ia~1_combout $end
$var wire 1 h sum_16_0|inst0_full_adder_16bits|gen_fa:5:fa|co~0_combout $end
$var wire 1 i sum_16_0|inst0_full_adder_16bits|gen_fa:5:fa|co~1_combout $end
$var wire 1 j extensor_al0|gen_abext:6:inst_abext|ib~0_combout $end
$var wire 1 k sum_16_0|inst0_full_adder_16bits|gen_fa:6:fa|s~combout $end
$var wire 1 l extensor_al0|gen_abext:7:inst_abext|ia~1_combout $end
$var wire 1 m sum_16_0|inst0_full_adder_16bits|gen_fa:6:fa|co~0_combout $end
$var wire 1 n sum_16_0|inst0_full_adder_16bits|gen_fa:6:fa|co~1_combout $end
$var wire 1 o extensor_al0|gen_abext:7:inst_abext|ib~0_combout $end
$var wire 1 p sum_16_0|inst0_full_adder_16bits|gen_fa:7:fa|s~combout $end
$var wire 1 q sum_16_0|inst0_full_adder_16bits|gen_fa:7:fa|co~1_combout $end
$var wire 1 r extensor_al0|gen_abext:8:inst_abext|ib~0_combout $end
$var wire 1 s extensor_al0|gen_abext:8:inst_abext|ia~0_combout $end
$var wire 1 t extensor_al0|gen_abext:8:inst_abext|ia~1_combout $end
$var wire 1 u sum_16_0|inst0_full_adder_16bits|gen_fa:8:fa|s~combout $end
$var wire 1 v extensor_al0|gen_abext:9:inst_abext|ib~0_combout $end
$var wire 1 w extensor_al0|gen_abext:9:inst_abext|ia~0_combout $end
$var wire 1 x extensor_al0|gen_abext:9:inst_abext|ia~1_combout $end
$var wire 1 y sum_16_0|inst0_full_adder_16bits|gen_fa:8:fa|co~0_combout $end
$var wire 1 z sum_16_0|inst0_full_adder_16bits|gen_fa:8:fa|co~1_combout $end
$var wire 1 { sum_16_0|inst0_full_adder_16bits|gen_fa:9:fa|s~combout $end
$var wire 1 | extensor_al0|gen_abext:10:inst_abext|ia~0_combout $end
$var wire 1 } extensor_al0|gen_abext:10:inst_abext|ia~1_combout $end
$var wire 1 ~ extensor_al0|gen_abext:10:inst_abext|ib~0_combout $end
$var wire 1 !! sum_16_0|inst0_full_adder_16bits|gen_fa:9:fa|co~1_combout $end
$var wire 1 "! sum_16_0|inst0_full_adder_16bits|gen_fa:10:fa|s~combout $end
$var wire 1 #! extensor_al0|gen_abext:11:inst_abext|ia~0_combout $end
$var wire 1 $! extensor_al0|gen_abext:11:inst_abext|ia~1_combout $end
$var wire 1 %! sum_16_0|inst0_full_adder_16bits|gen_fa:10:fa|co~0_combout $end
$var wire 1 &! sum_16_0|inst0_full_adder_16bits|gen_fa:10:fa|co~1_combout $end
$var wire 1 '! extensor_al0|gen_abext:11:inst_abext|ib~0_combout $end
$var wire 1 (! sum_16_0|inst0_full_adder_16bits|gen_fa:11:fa|s~combout $end
$var wire 1 )! sum_16_0|inst0_full_adder_16bits|gen_fa:11:fa|co~0_combout $end
$var wire 1 *! sum_16_0|inst0_full_adder_16bits|gen_fa:11:fa|co~1_combout $end
$var wire 1 +! extensor_al0|gen_abext:12:inst_abext|ib~0_combout $end
$var wire 1 ,! extensor_al0|gen_abext:12:inst_abext|ia~0_combout $end
$var wire 1 -! extensor_al0|gen_abext:12:inst_abext|ia~1_combout $end
$var wire 1 .! sum_16_0|inst0_full_adder_16bits|gen_fa:12:fa|s~combout $end
$var wire 1 /! sum_16_0|inst0_full_adder_16bits|gen_fa:12:fa|co~0_combout $end
$var wire 1 0! sum_16_0|inst0_full_adder_16bits|gen_fa:12:fa|co~1_combout $end
$var wire 1 1! extensor_al0|gen_abext:13:inst_abext|ib~0_combout $end
$var wire 1 2! extensor_al0|gen_abext:13:inst_abext|ia~0_combout $end
$var wire 1 3! extensor_al0|gen_abext:13:inst_abext|ia~1_combout $end
$var wire 1 4! sum_16_0|inst0_full_adder_16bits|gen_fa:13:fa|s~combout $end
$var wire 1 5! sum_16_0|inst0_full_adder_16bits|gen_fa:13:fa|co~0_combout $end
$var wire 1 6! sum_16_0|inst0_full_adder_16bits|gen_fa:13:fa|co~1_combout $end
$var wire 1 7! extensor_al0|gen_abext:14:inst_abext|ib~0_combout $end
$var wire 1 8! extensor_al0|gen_abext:14:inst_abext|ia~1_combout $end
$var wire 1 9! sum_16_0|inst0_full_adder_16bits|gen_fa:14:fa|s~combout $end
$var wire 1 :! sum_16_0|inst0_full_adder_16bits|inst1_fa|s~4_combout $end
$var wire 1 ;! sum_16_0|inst0_full_adder_16bits|inst1_fa|s~5_combout $end
$var wire 1 <! sum_16_0|inst0_full_adder_16bits|inst1_fa|s~8_combout $end
$var wire 1 =! sum_16_0|inst0_full_adder_16bits|inst1_fa|s~9_combout $end
$var wire 1 >! sum_16_0|inst0_full_adder_16bits|inst1_fa|s~7_combout $end
$var wire 1 ?! sum_16_0|inst0_full_adder_16bits|inst1_fa|s~6_combout $end
$var wire 1 @! comparator|LessThan0~1_cout $end
$var wire 1 A! comparator|LessThan0~3_cout $end
$var wire 1 B! comparator|LessThan0~5_cout $end
$var wire 1 C! comparator|LessThan0~7_cout $end
$var wire 1 D! comparator|LessThan0~9_cout $end
$var wire 1 E! comparator|LessThan0~11_cout $end
$var wire 1 F! comparator|LessThan0~13_cout $end
$var wire 1 G! comparator|LessThan0~15_cout $end
$var wire 1 H! comparator|LessThan0~17_cout $end
$var wire 1 I! comparator|LessThan0~19_cout $end
$var wire 1 J! comparator|LessThan0~21_cout $end
$var wire 1 K! comparator|LessThan0~23_cout $end
$var wire 1 L! comparator|LessThan0~25_cout $end
$var wire 1 M! comparator|LessThan0~27_cout $end
$var wire 1 N! comparator|LessThan0~29_cout $end
$var wire 1 O! comparator|LessThan0~30_combout $end
$var wire 1 P! B~combout [15] $end
$var wire 1 Q! B~combout [14] $end
$var wire 1 R! B~combout [13] $end
$var wire 1 S! B~combout [12] $end
$var wire 1 T! B~combout [11] $end
$var wire 1 U! B~combout [10] $end
$var wire 1 V! B~combout [9] $end
$var wire 1 W! B~combout [8] $end
$var wire 1 X! B~combout [7] $end
$var wire 1 Y! B~combout [6] $end
$var wire 1 Z! B~combout [5] $end
$var wire 1 [! B~combout [4] $end
$var wire 1 \! B~combout [3] $end
$var wire 1 ]! B~combout [2] $end
$var wire 1 ^! B~combout [1] $end
$var wire 1 _! B~combout [0] $end
$var wire 1 `! A~combout [15] $end
$var wire 1 a! A~combout [14] $end
$var wire 1 b! A~combout [13] $end
$var wire 1 c! A~combout [12] $end
$var wire 1 d! A~combout [11] $end
$var wire 1 e! A~combout [10] $end
$var wire 1 f! A~combout [9] $end
$var wire 1 g! A~combout [8] $end
$var wire 1 h! A~combout [7] $end
$var wire 1 i! A~combout [6] $end
$var wire 1 j! A~combout [5] $end
$var wire 1 k! A~combout [4] $end
$var wire 1 l! A~combout [3] $end
$var wire 1 m! A~combout [2] $end
$var wire 1 n! A~combout [1] $end
$var wire 1 o! A~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1010110000 !
b1000000000000101 "
0#
0$
0%
0&
16
05
14
03
12
11
00
1/
0.
1-
0,
0+
0*
0)
0(
1'
x7
08
19
x:
1;
1<
1=
0>
1?
0@
0A
0B
0C
0D
0E
1F
0G
0H
0I
0J
1K
1L
0M
0N
1O
0P
1Q
0R
0S
0T
0U
0V
0W
0X
1Y
0Z
1[
1\
0]
0^
1_
0`
0a
1b
0c
1d
0e
0f
0g
0h
0i
1j
1k
1l
0m
0n
1o
0p
0q
1r
0s
0t
1u
1v
0w
1x
0y
0z
0{
0|
0}
1~
0!!
1"!
0#!
0$!
0%!
0&!
1'!
1(!
0)!
0*!
1+!
0,!
0-!
1.!
0/!
00!
11!
02!
03!
14!
05!
06!
17!
08!
19!
1:!
0;!
1<!
1=!
0>!
0?!
0@!
1A!
0B!
1C!
1D!
0E!
1F!
0G!
1H!
0I!
1J!
0K!
1L!
0M!
1N!
0O!
1_!
0^!
1]!
0\!
0[!
0Z!
0Y!
0X!
0W!
0V!
0U!
0T!
0S!
0R!
0Q!
1P!
0o!
0n!
0m!
0l!
1k!
1j!
0i!
1h!
0g!
1f!
0e!
0d!
0c!
0b!
0a!
0`!
$end
#100000
1%
1I
07
1>!
07!
15!
01!
1/!
0+!
1)!
0'!
1%!
0~
1y
1w
0v
0r
0o
1m
0j
1h
1c
0b
1^
0\
0Y
1U
1S
1R
1P
0O
1M
0F
1D
1C
1B
1A
1@
0?
1?!
09!
04!
0.!
0(!
0"!
1{
0u
1p
0k
1i
1e
1`
0[
1T
1W
0P
1!!
1q
1a
1n
1k
0W
0T
0Q
1&!
1"!
1z
1u
0e
0'
1(
1)
1*
1+
1,
0-
1.
0/
10
01
02
13
04
0p
1W
1*!
1(!
0{
00
14
15
0,
0.
11
10!
1.!
1/
04
0+
1-
16!
14!
0*
0?!
19!
0)
1'
0(
#200000
1$
0%
1G
0I
17
1;!
0:!
17!
05!
11!
0/!
1+!
0)!
1'!
0%!
1~
0y
1v
1r
1o
0m
1j
0h
1b
1\
1Y
0S
1O
0M
0D
0C
0A
0@
0>!
0<!
09!
06!
04!
00!
0.!
0*!
0(!
0&!
0"!
0z
1{
0u
1p
0n
0k
1e
0`
1[
1Q
0a
0=!
19!
14!
1.!
1(!
0!!
0{
0q
0p
0i
0e
1(
1)
1*
1+
1,
0-
1.
0/
10
01
12
03
05
1?!
1"!
1u
1k
0(
0)
0*
0+
1-
1/
11
0'
0,
0.
00
#300000
1%
1I
07
12!
1,!
1#!
1|
0w
1s
1f
0c
0^
0K
1J
1E
0B
1>
0L
06
#400000
1#
0$
0%
1H
0G
0I
17
1<!
0;!
1:!
18!
13!
1-!
1$!
1}
0x
1t
0l
1g
0d
0_
1Z
1V
02!
0,!
0#!
0|
0s
0f
0U
0E
1?
0>
1=!
0<!
09!
04!
0.!
0(!
0"!
1{
0u
1p
0k
1e
1`
0[
0W
03!
0-!
0$!
0}
0t
0g
0V
08!
0Z
0?!
0=!
14!
1.!
1(!
1"!
1u
1k
1W
19!
1[
1(
1)
1*
1+
1,
0-
1.
0/
10
01
02
13
14
1?!
1'
0)
0*
0+
0,
0.
00
04
0(
03
0'
#500000
b1000001010110000 !
b1100001010110000 !
b1110001010110000 !
b1110000010110000 !
b1110000110110000 !
b1110000100110000 !
b1110000100010000 !
b1110000100000000 !
b1110000100001000 !
b1110000100001100 !
b1110000100001110 !
b1110000100001111 !
b101 "
1%
0P!
1o!
1n!
1m!
1l!
0k!
0j!
0h!
1g!
0f!
1b!
1a!
1`!
1I
07
1O!
1M
1L
0A!
1P
1U
0C!
1>
0D!
1s
12!
1E
1<!
15!
1/!
1)!
1%!
1y
1m
1h
1S
1K
1D
1C
1A
1@
0?
1N
1B!
0Q
1V
1D!
1Z
1E!
1t
13!
18!
1=!
1&
16
0W
0E!
0[
0F!
0u
04!
0?!
09!
15
1F!
1G!
14
13
1.
1)
1'
1(
0G!
#600000
1$
0%
1G
0I
17
1;!
05!
0/!
0)!
0%!
0y
0m
0h
0U
0S
0J
0D
0C
0A
0@
0<!
0=!
1<!
0V
0L
1?!
1=!
1W
06
0?!
0'
04
1'
#700000
1%
1I
07
0<!
02!
1,!
1#!
1|
1w
0s
1f
1c
1^
0M
1F
0E
1B
0>
0=!
03!
1-!
1$!
1}
1x
0t
1g
1d
1_
0N
0P
08!
1l
0Z
1?!
14!
0.!
0(!
0"!
0{
1u
0k
0e
0`
1Q
19!
0p
1[
0'
0)
1*
1+
1,
1-
0.
10
11
12
05
0(
1/
03
#800000
0#
0$
0%
0H
0G
0I
17
1<!
0;!
18!
13!
0-!
0$!
0}
0x
1t
0l
0g
0d
0_
1Z
1V
0R
0,!
0#!
0|
0w
0f
0c
0^
1U
1P
1M
0B
1?
1=!
09!
04!
1.!
1(!
1"!
1{
0u
1p
1k
1e
1`
0[
1X
0Q
1N
0?!
1]
1[
1T
1Q
1(
1)
0*
0+
0,
0-
1.
0/
00
01
02
13
15
0`
0W
1'
03
05
12
14
#900000
1%
1I
07
1>!
07!
15!
12!
01!
1/!
0+!
1)!
0'!
1%!
0~
1y
0v
1s
0r
0o
1m
0j
1h
0b
0\
0Y
1S
1R
0O
0F
1E
1D
1C
1A
1@
0?
1>
19!
16!
14!
0.!
0(!
0"!
1z
0{
1u
0p
0k
0e
1`
0[
1W
0Q
1a
09!
1!!
1{
1i
1e
0(
0)
1*
1+
1,
1-
0.
1/
10
11
02
13
04
15
1&!
1"!
1n
1k
1(
0-
01
1*!
1(!
1q
1p
0,
00
10!
1.!
0u
0+
0/
04!
0*
1.
1)
#1000000
