// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s (
        ap_clk,
        ap_rst,
        data_0_val,
        data_1_val,
        data_2_val,
        data_3_val,
        data_4_val,
        data_5_val,
        data_6_val,
        data_7_val,
        data_8_val,
        data_9_val,
        data_10_val,
        data_11_val,
        data_12_val,
        data_13_val,
        data_14_val,
        data_15_val,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [15:0] data_0_val;
input  [15:0] data_1_val;
input  [15:0] data_2_val;
input  [15:0] data_3_val;
input  [15:0] data_4_val;
input  [15:0] data_5_val;
input  [15:0] data_6_val;
input  [15:0] data_7_val;
input  [15:0] data_8_val;
input  [15:0] data_9_val;
input  [15:0] data_10_val;
input  [15:0] data_11_val;
input  [15:0] data_12_val;
input  [15:0] data_13_val;
input  [15:0] data_14_val;
input  [15:0] data_15_val;
output  [32:0] ap_return_0;
output  [32:0] ap_return_1;
output  [32:0] ap_return_2;
output  [32:0] ap_return_3;
output  [32:0] ap_return_4;
output  [32:0] ap_return_5;
output  [32:0] ap_return_6;
output  [32:0] ap_return_7;
output  [32:0] ap_return_8;
output  [32:0] ap_return_9;
output  [32:0] ap_return_10;
output  [32:0] ap_return_11;
output  [32:0] ap_return_12;
output  [32:0] ap_return_13;
output  [32:0] ap_return_14;
output  [32:0] ap_return_15;
input   ap_ce;

wire   [11:0] invert_sqr_table_address0;
wire   [15:0] invert_sqr_table_q0;
wire  signed [18:0] sub_ln85_fu_439_p2;
reg  signed [18:0] sub_ln85_reg_1513;
wire    ap_block_pp0_stage0_11001;
reg  signed [18:0] sub_ln85_reg_1513_pp0_iter1_reg;
reg  signed [18:0] sub_ln85_reg_1513_pp0_iter2_reg;
wire  signed [18:0] sub_ln85_1_fu_445_p2;
reg  signed [18:0] sub_ln85_1_reg_1519;
reg  signed [18:0] sub_ln85_1_reg_1519_pp0_iter1_reg;
reg  signed [18:0] sub_ln85_1_reg_1519_pp0_iter2_reg;
wire  signed [18:0] sub_ln85_2_fu_451_p2;
reg  signed [18:0] sub_ln85_2_reg_1525;
reg  signed [18:0] sub_ln85_2_reg_1525_pp0_iter1_reg;
reg  signed [18:0] sub_ln85_2_reg_1525_pp0_iter2_reg;
wire  signed [18:0] sub_ln85_3_fu_457_p2;
reg  signed [18:0] sub_ln85_3_reg_1531;
reg  signed [18:0] sub_ln85_3_reg_1531_pp0_iter1_reg;
reg  signed [18:0] sub_ln85_3_reg_1531_pp0_iter2_reg;
wire  signed [18:0] sub_ln85_4_fu_463_p2;
reg  signed [18:0] sub_ln85_4_reg_1537;
reg  signed [18:0] sub_ln85_4_reg_1537_pp0_iter1_reg;
reg  signed [18:0] sub_ln85_4_reg_1537_pp0_iter2_reg;
wire  signed [18:0] sub_ln85_5_fu_469_p2;
reg  signed [18:0] sub_ln85_5_reg_1543;
reg  signed [18:0] sub_ln85_5_reg_1543_pp0_iter1_reg;
reg  signed [18:0] sub_ln85_5_reg_1543_pp0_iter2_reg;
wire  signed [18:0] sub_ln85_6_fu_475_p2;
reg  signed [18:0] sub_ln85_6_reg_1549;
reg  signed [18:0] sub_ln85_6_reg_1549_pp0_iter1_reg;
reg  signed [18:0] sub_ln85_6_reg_1549_pp0_iter2_reg;
wire  signed [18:0] sub_ln85_7_fu_481_p2;
reg  signed [18:0] sub_ln85_7_reg_1555;
reg  signed [18:0] sub_ln85_7_reg_1555_pp0_iter1_reg;
reg  signed [18:0] sub_ln85_7_reg_1555_pp0_iter2_reg;
wire  signed [18:0] sub_ln85_8_fu_487_p2;
reg  signed [18:0] sub_ln85_8_reg_1561;
reg  signed [18:0] sub_ln85_8_reg_1561_pp0_iter1_reg;
reg  signed [18:0] sub_ln85_8_reg_1561_pp0_iter2_reg;
wire  signed [18:0] sub_ln85_9_fu_493_p2;
reg  signed [18:0] sub_ln85_9_reg_1567;
reg  signed [18:0] sub_ln85_9_reg_1567_pp0_iter1_reg;
reg  signed [18:0] sub_ln85_9_reg_1567_pp0_iter2_reg;
wire  signed [18:0] sub_ln85_10_fu_499_p2;
reg  signed [18:0] sub_ln85_10_reg_1573;
reg  signed [18:0] sub_ln85_10_reg_1573_pp0_iter1_reg;
reg  signed [18:0] sub_ln85_10_reg_1573_pp0_iter2_reg;
wire  signed [18:0] sub_ln85_11_fu_505_p2;
reg  signed [18:0] sub_ln85_11_reg_1579;
reg  signed [18:0] sub_ln85_11_reg_1579_pp0_iter1_reg;
reg  signed [18:0] sub_ln85_11_reg_1579_pp0_iter2_reg;
wire  signed [18:0] sub_ln85_12_fu_511_p2;
reg  signed [18:0] sub_ln85_12_reg_1585;
reg  signed [18:0] sub_ln85_12_reg_1585_pp0_iter1_reg;
reg  signed [18:0] sub_ln85_12_reg_1585_pp0_iter2_reg;
wire  signed [18:0] sub_ln85_13_fu_517_p2;
reg  signed [18:0] sub_ln85_13_reg_1591;
reg  signed [18:0] sub_ln85_13_reg_1591_pp0_iter1_reg;
reg  signed [18:0] sub_ln85_13_reg_1591_pp0_iter2_reg;
wire  signed [18:0] sub_ln85_14_fu_523_p2;
reg  signed [18:0] sub_ln85_14_reg_1597;
reg  signed [18:0] sub_ln85_14_reg_1597_pp0_iter1_reg;
reg  signed [18:0] sub_ln85_14_reg_1597_pp0_iter2_reg;
wire  signed [18:0] sub_ln85_15_fu_529_p2;
reg  signed [18:0] sub_ln85_15_reg_1603;
reg  signed [18:0] sub_ln85_15_reg_1603_pp0_iter1_reg;
reg  signed [18:0] sub_ln85_15_reg_1603_pp0_iter2_reg;
wire   [18:0] add_ln87_3_fu_851_p2;
reg   [18:0] add_ln87_3_reg_1609;
wire   [18:0] add_ln87_6_fu_869_p2;
reg   [18:0] add_ln87_6_reg_1614;
wire   [18:0] add_ln87_14_fu_911_p2;
reg   [18:0] add_ln87_14_reg_1619;
wire   [63:0] zext_ln95_fu_1040_p1;
wire    ap_block_pp0_stage0;
reg    invert_sqr_table_ce0_local;
wire   [18:0] shl_ln_fu_215_p3;
wire   [18:0] sum_cache_fu_207_p3;
wire   [18:0] shl_ln79_1_fu_223_p3;
wire   [18:0] shl_ln79_2_fu_231_p3;
wire   [18:0] add_ln79_2_fu_341_p2;
wire   [18:0] add_ln79_1_fu_335_p2;
wire   [18:0] shl_ln79_3_fu_239_p3;
wire   [18:0] shl_ln79_4_fu_247_p3;
wire   [18:0] shl_ln79_5_fu_255_p3;
wire   [18:0] shl_ln79_6_fu_263_p3;
wire   [18:0] add_ln79_5_fu_359_p2;
wire   [18:0] add_ln79_4_fu_353_p2;
wire   [18:0] add_ln79_6_fu_365_p2;
wire   [18:0] add_ln79_3_fu_347_p2;
wire   [18:0] shl_ln79_7_fu_271_p3;
wire   [18:0] shl_ln79_8_fu_279_p3;
wire   [18:0] shl_ln79_9_fu_287_p3;
wire   [18:0] shl_ln79_s_fu_295_p3;
wire   [18:0] add_ln79_9_fu_383_p2;
wire   [18:0] add_ln79_8_fu_377_p2;
wire   [18:0] shl_ln79_10_fu_303_p3;
wire   [18:0] shl_ln79_11_fu_311_p3;
wire   [18:0] shl_ln79_12_fu_319_p3;
wire   [18:0] shl_ln79_13_fu_327_p3;
wire   [18:0] add_ln79_12_fu_401_p2;
wire   [18:0] add_ln79_11_fu_395_p2;
wire   [18:0] add_ln79_13_fu_407_p2;
wire   [18:0] add_ln79_10_fu_389_p2;
wire   [18:0] add_ln79_14_fu_413_p2;
wire   [18:0] add_ln79_7_fu_371_p2;
wire   [18:0] add_ln79_fu_419_p2;
wire   [14:0] mean_fu_425_p4;
wire  signed [18:0] sext_ln81_fu_435_p1;
wire  signed [18:0] mul_ln86_fu_538_p0;
wire  signed [31:0] sext_ln86_fu_535_p1;
wire  signed [18:0] mul_ln86_fu_538_p1;
wire   [31:0] mul_ln86_fu_538_p2;
wire  signed [18:0] mul_ln86_1_fu_557_p0;
wire  signed [31:0] sext_ln86_1_fu_554_p1;
wire  signed [18:0] mul_ln86_1_fu_557_p1;
wire   [31:0] mul_ln86_1_fu_557_p2;
wire  signed [18:0] mul_ln86_2_fu_576_p0;
wire  signed [31:0] sext_ln86_2_fu_573_p1;
wire  signed [18:0] mul_ln86_2_fu_576_p1;
wire   [31:0] mul_ln86_2_fu_576_p2;
wire  signed [18:0] mul_ln86_3_fu_595_p0;
wire  signed [31:0] sext_ln86_3_fu_592_p1;
wire  signed [18:0] mul_ln86_3_fu_595_p1;
wire   [31:0] mul_ln86_3_fu_595_p2;
wire  signed [18:0] mul_ln86_4_fu_614_p0;
wire  signed [31:0] sext_ln86_4_fu_611_p1;
wire  signed [18:0] mul_ln86_4_fu_614_p1;
wire   [31:0] mul_ln86_4_fu_614_p2;
wire  signed [18:0] mul_ln86_5_fu_633_p0;
wire  signed [31:0] sext_ln86_5_fu_630_p1;
wire  signed [18:0] mul_ln86_5_fu_633_p1;
wire   [31:0] mul_ln86_5_fu_633_p2;
wire  signed [18:0] mul_ln86_6_fu_652_p0;
wire  signed [31:0] sext_ln86_6_fu_649_p1;
wire  signed [18:0] mul_ln86_6_fu_652_p1;
wire   [31:0] mul_ln86_6_fu_652_p2;
wire  signed [18:0] mul_ln86_7_fu_671_p0;
wire  signed [31:0] sext_ln86_7_fu_668_p1;
wire  signed [18:0] mul_ln86_7_fu_671_p1;
wire   [31:0] mul_ln86_7_fu_671_p2;
wire  signed [18:0] mul_ln86_8_fu_690_p0;
wire  signed [31:0] sext_ln86_8_fu_687_p1;
wire  signed [18:0] mul_ln86_8_fu_690_p1;
wire   [31:0] mul_ln86_8_fu_690_p2;
wire  signed [18:0] mul_ln86_9_fu_709_p0;
wire  signed [31:0] sext_ln86_9_fu_706_p1;
wire  signed [18:0] mul_ln86_9_fu_709_p1;
wire   [31:0] mul_ln86_9_fu_709_p2;
wire  signed [18:0] mul_ln86_10_fu_728_p0;
wire  signed [31:0] sext_ln86_10_fu_725_p1;
wire  signed [18:0] mul_ln86_10_fu_728_p1;
wire   [31:0] mul_ln86_10_fu_728_p2;
wire  signed [18:0] mul_ln86_11_fu_747_p0;
wire  signed [31:0] sext_ln86_11_fu_744_p1;
wire  signed [18:0] mul_ln86_11_fu_747_p1;
wire   [31:0] mul_ln86_11_fu_747_p2;
wire  signed [18:0] mul_ln86_12_fu_766_p0;
wire  signed [31:0] sext_ln86_12_fu_763_p1;
wire  signed [18:0] mul_ln86_12_fu_766_p1;
wire   [31:0] mul_ln86_12_fu_766_p2;
wire  signed [18:0] mul_ln86_13_fu_785_p0;
wire  signed [31:0] sext_ln86_13_fu_782_p1;
wire  signed [18:0] mul_ln86_13_fu_785_p1;
wire   [31:0] mul_ln86_13_fu_785_p2;
wire  signed [18:0] mul_ln86_14_fu_804_p0;
wire  signed [31:0] sext_ln86_14_fu_801_p1;
wire  signed [18:0] mul_ln86_14_fu_804_p1;
wire   [31:0] mul_ln86_14_fu_804_p2;
wire  signed [18:0] mul_ln86_15_fu_823_p0;
wire  signed [31:0] sext_ln86_15_fu_820_p1;
wire  signed [18:0] mul_ln86_15_fu_823_p1;
wire   [31:0] mul_ln86_15_fu_823_p2;
wire   [18:0] diff_13_fu_791_p4;
wire   [18:0] diff_14_fu_810_p4;
wire   [18:0] diff_12_fu_772_p4;
wire   [18:0] diff_11_fu_753_p4;
wire   [18:0] add_ln87_2_fu_845_p2;
wire   [18:0] add_ln87_1_fu_839_p2;
wire   [18:0] diff_8_fu_696_p4;
wire   [18:0] diff_7_fu_677_p4;
wire   [18:0] diff_10_fu_734_p4;
wire   [18:0] diff_9_fu_715_p4;
wire   [18:0] add_ln87_5_fu_863_p2;
wire   [18:0] add_ln87_4_fu_857_p2;
wire   [18:0] diff_16_fu_544_p4;
wire   [18:0] diff_2_fu_582_p4;
wire   [18:0] diff_fu_563_p4;
wire   [18:0] diff_4_fu_620_p4;
wire   [18:0] add_ln87_9_fu_881_p2;
wire   [18:0] add_ln87_8_fu_875_p2;
wire   [18:0] diff_3_fu_601_p4;
wire   [18:0] diff_6_fu_658_p4;
wire   [18:0] diff_5_fu_639_p4;
wire   [18:0] diff_15_fu_829_p4;
wire   [18:0] add_ln87_12_fu_899_p2;
wire   [18:0] add_ln87_11_fu_893_p2;
wire   [18:0] add_ln87_13_fu_905_p2;
wire   [18:0] add_ln87_10_fu_887_p2;
wire   [18:0] add_ln87_7_fu_917_p2;
wire   [18:0] add_ln87_fu_921_p2;
wire   [13:0] tmp_1_fu_926_p4;
wire   [0:0] tmp_3_fu_948_p3;
wire   [12:0] tmp_2_fu_956_p3;
wire  signed [14:0] sext_ln91_fu_936_p1;
wire   [0:0] icmp_ln91_fu_964_p2;
wire   [14:0] add_ln91_fu_970_p2;
wire   [0:0] tmp_fu_940_p3;
wire   [14:0] select_ln91_fu_976_p3;
wire   [14:0] index_fu_984_p3;
wire   [0:0] tmp_4_fu_996_p3;
wire   [13:0] trunc_ln91_fu_992_p1;
wire   [13:0] index_1_fu_1004_p3;
wire   [1:0] tmp_5_fu_1016_p4;
wire   [0:0] icmp_ln94_fu_1026_p2;
wire   [11:0] trunc_ln91_1_fu_1012_p1;
wire   [11:0] index_2_fu_1032_p3;
wire  signed [15:0] mul_ln99_fu_1052_p1;
wire  signed [34:0] conv7_i76_fu_1045_p1;
wire   [34:0] mul_ln99_fu_1052_p2;
wire   [31:0] trunc_ln1_fu_1058_p4;
wire  signed [15:0] mul_ln99_1_fu_1075_p1;
wire   [34:0] mul_ln99_1_fu_1075_p2;
wire   [31:0] trunc_ln99_1_fu_1081_p4;
wire  signed [15:0] mul_ln99_2_fu_1098_p1;
wire   [34:0] mul_ln99_2_fu_1098_p2;
wire   [31:0] trunc_ln99_2_fu_1104_p4;
wire  signed [15:0] mul_ln99_3_fu_1121_p1;
wire   [34:0] mul_ln99_3_fu_1121_p2;
wire   [31:0] trunc_ln99_3_fu_1127_p4;
wire  signed [15:0] mul_ln99_4_fu_1144_p1;
wire   [34:0] mul_ln99_4_fu_1144_p2;
wire   [31:0] trunc_ln99_4_fu_1150_p4;
wire  signed [15:0] mul_ln99_5_fu_1167_p1;
wire   [34:0] mul_ln99_5_fu_1167_p2;
wire   [31:0] trunc_ln99_5_fu_1173_p4;
wire  signed [15:0] mul_ln99_6_fu_1190_p1;
wire   [34:0] mul_ln99_6_fu_1190_p2;
wire   [31:0] trunc_ln99_6_fu_1196_p4;
wire  signed [15:0] mul_ln99_7_fu_1213_p1;
wire   [34:0] mul_ln99_7_fu_1213_p2;
wire   [31:0] trunc_ln99_7_fu_1219_p4;
wire  signed [15:0] mul_ln99_8_fu_1236_p1;
wire   [34:0] mul_ln99_8_fu_1236_p2;
wire   [31:0] trunc_ln99_8_fu_1242_p4;
wire  signed [15:0] mul_ln99_9_fu_1259_p1;
wire   [34:0] mul_ln99_9_fu_1259_p2;
wire   [31:0] trunc_ln99_9_fu_1265_p4;
wire  signed [15:0] mul_ln99_10_fu_1282_p1;
wire   [34:0] mul_ln99_10_fu_1282_p2;
wire   [31:0] trunc_ln99_s_fu_1288_p4;
wire  signed [15:0] mul_ln99_11_fu_1305_p1;
wire   [34:0] mul_ln99_11_fu_1305_p2;
wire   [31:0] trunc_ln99_10_fu_1311_p4;
wire  signed [15:0] mul_ln99_12_fu_1328_p1;
wire   [34:0] mul_ln99_12_fu_1328_p2;
wire   [31:0] trunc_ln99_11_fu_1334_p4;
wire  signed [15:0] mul_ln99_13_fu_1351_p1;
wire   [34:0] mul_ln99_13_fu_1351_p2;
wire   [31:0] trunc_ln99_12_fu_1357_p4;
wire  signed [15:0] mul_ln99_14_fu_1374_p1;
wire   [34:0] mul_ln99_14_fu_1374_p2;
wire   [31:0] trunc_ln99_13_fu_1380_p4;
wire  signed [15:0] mul_ln99_15_fu_1397_p1;
wire   [34:0] mul_ln99_15_fu_1397_p2;
wire   [31:0] trunc_ln99_14_fu_1403_p4;
wire  signed [32:0] sext_ln99_1_fu_1068_p1;
wire  signed [32:0] sext_ln99_3_fu_1091_p1;
wire  signed [32:0] sext_ln99_5_fu_1114_p1;
wire  signed [32:0] sext_ln99_7_fu_1137_p1;
wire  signed [32:0] sext_ln99_9_fu_1160_p1;
wire  signed [32:0] sext_ln99_11_fu_1183_p1;
wire  signed [32:0] sext_ln99_13_fu_1206_p1;
wire  signed [32:0] sext_ln99_15_fu_1229_p1;
wire  signed [32:0] sext_ln99_17_fu_1252_p1;
wire  signed [32:0] sext_ln99_19_fu_1275_p1;
wire  signed [32:0] sext_ln99_21_fu_1298_p1;
wire  signed [32:0] sext_ln99_23_fu_1321_p1;
wire  signed [32:0] sext_ln99_25_fu_1344_p1;
wire  signed [32:0] sext_ln99_27_fu_1367_p1;
wire  signed [32:0] sext_ln99_29_fu_1390_p1;
wire  signed [32:0] sext_ln99_31_fu_1413_p1;
reg   [15:0] data_0_val_int_reg;
reg   [15:0] data_1_val_int_reg;
reg   [15:0] data_2_val_int_reg;
reg   [15:0] data_3_val_int_reg;
reg   [15:0] data_4_val_int_reg;
reg   [15:0] data_5_val_int_reg;
reg   [15:0] data_6_val_int_reg;
reg   [15:0] data_7_val_int_reg;
reg   [15:0] data_8_val_int_reg;
reg   [15:0] data_9_val_int_reg;
reg   [15:0] data_10_val_int_reg;
reg   [15:0] data_11_val_int_reg;
reg   [15:0] data_12_val_int_reg;
reg   [15:0] data_13_val_int_reg;
reg   [15:0] data_14_val_int_reg;
reg   [15:0] data_15_val_int_reg;
wire    ap_ce_reg;

myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb #(
    .DataWidth( 16 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
invert_sqr_table_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(invert_sqr_table_address0),
    .ce0(invert_sqr_table_ce0_local),
    .q0(invert_sqr_table_q0)
);

myproject_mul_19s_19s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 32 ))
mul_19s_19s_32_1_1_U482(
    .din0(mul_ln86_fu_538_p0),
    .din1(mul_ln86_fu_538_p1),
    .dout(mul_ln86_fu_538_p2)
);

myproject_mul_19s_19s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 32 ))
mul_19s_19s_32_1_1_U483(
    .din0(mul_ln86_1_fu_557_p0),
    .din1(mul_ln86_1_fu_557_p1),
    .dout(mul_ln86_1_fu_557_p2)
);

myproject_mul_19s_19s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 32 ))
mul_19s_19s_32_1_1_U484(
    .din0(mul_ln86_2_fu_576_p0),
    .din1(mul_ln86_2_fu_576_p1),
    .dout(mul_ln86_2_fu_576_p2)
);

myproject_mul_19s_19s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 32 ))
mul_19s_19s_32_1_1_U485(
    .din0(mul_ln86_3_fu_595_p0),
    .din1(mul_ln86_3_fu_595_p1),
    .dout(mul_ln86_3_fu_595_p2)
);

myproject_mul_19s_19s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 32 ))
mul_19s_19s_32_1_1_U486(
    .din0(mul_ln86_4_fu_614_p0),
    .din1(mul_ln86_4_fu_614_p1),
    .dout(mul_ln86_4_fu_614_p2)
);

myproject_mul_19s_19s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 32 ))
mul_19s_19s_32_1_1_U487(
    .din0(mul_ln86_5_fu_633_p0),
    .din1(mul_ln86_5_fu_633_p1),
    .dout(mul_ln86_5_fu_633_p2)
);

myproject_mul_19s_19s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 32 ))
mul_19s_19s_32_1_1_U488(
    .din0(mul_ln86_6_fu_652_p0),
    .din1(mul_ln86_6_fu_652_p1),
    .dout(mul_ln86_6_fu_652_p2)
);

myproject_mul_19s_19s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 32 ))
mul_19s_19s_32_1_1_U489(
    .din0(mul_ln86_7_fu_671_p0),
    .din1(mul_ln86_7_fu_671_p1),
    .dout(mul_ln86_7_fu_671_p2)
);

myproject_mul_19s_19s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 32 ))
mul_19s_19s_32_1_1_U490(
    .din0(mul_ln86_8_fu_690_p0),
    .din1(mul_ln86_8_fu_690_p1),
    .dout(mul_ln86_8_fu_690_p2)
);

myproject_mul_19s_19s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 32 ))
mul_19s_19s_32_1_1_U491(
    .din0(mul_ln86_9_fu_709_p0),
    .din1(mul_ln86_9_fu_709_p1),
    .dout(mul_ln86_9_fu_709_p2)
);

myproject_mul_19s_19s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 32 ))
mul_19s_19s_32_1_1_U492(
    .din0(mul_ln86_10_fu_728_p0),
    .din1(mul_ln86_10_fu_728_p1),
    .dout(mul_ln86_10_fu_728_p2)
);

myproject_mul_19s_19s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 32 ))
mul_19s_19s_32_1_1_U493(
    .din0(mul_ln86_11_fu_747_p0),
    .din1(mul_ln86_11_fu_747_p1),
    .dout(mul_ln86_11_fu_747_p2)
);

myproject_mul_19s_19s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 32 ))
mul_19s_19s_32_1_1_U494(
    .din0(mul_ln86_12_fu_766_p0),
    .din1(mul_ln86_12_fu_766_p1),
    .dout(mul_ln86_12_fu_766_p2)
);

myproject_mul_19s_19s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 32 ))
mul_19s_19s_32_1_1_U495(
    .din0(mul_ln86_13_fu_785_p0),
    .din1(mul_ln86_13_fu_785_p1),
    .dout(mul_ln86_13_fu_785_p2)
);

myproject_mul_19s_19s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 32 ))
mul_19s_19s_32_1_1_U496(
    .din0(mul_ln86_14_fu_804_p0),
    .din1(mul_ln86_14_fu_804_p1),
    .dout(mul_ln86_14_fu_804_p2)
);

myproject_mul_19s_19s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 32 ))
mul_19s_19s_32_1_1_U497(
    .din0(mul_ln86_15_fu_823_p0),
    .din1(mul_ln86_15_fu_823_p1),
    .dout(mul_ln86_15_fu_823_p2)
);

myproject_mul_19s_16s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 35 ))
mul_19s_16s_35_1_1_U498(
    .din0(sub_ln85_reg_1513_pp0_iter2_reg),
    .din1(mul_ln99_fu_1052_p1),
    .dout(mul_ln99_fu_1052_p2)
);

myproject_mul_19s_16s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 35 ))
mul_19s_16s_35_1_1_U499(
    .din0(sub_ln85_1_reg_1519_pp0_iter2_reg),
    .din1(mul_ln99_1_fu_1075_p1),
    .dout(mul_ln99_1_fu_1075_p2)
);

myproject_mul_19s_16s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 35 ))
mul_19s_16s_35_1_1_U500(
    .din0(sub_ln85_2_reg_1525_pp0_iter2_reg),
    .din1(mul_ln99_2_fu_1098_p1),
    .dout(mul_ln99_2_fu_1098_p2)
);

myproject_mul_19s_16s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 35 ))
mul_19s_16s_35_1_1_U501(
    .din0(sub_ln85_3_reg_1531_pp0_iter2_reg),
    .din1(mul_ln99_3_fu_1121_p1),
    .dout(mul_ln99_3_fu_1121_p2)
);

myproject_mul_19s_16s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 35 ))
mul_19s_16s_35_1_1_U502(
    .din0(sub_ln85_4_reg_1537_pp0_iter2_reg),
    .din1(mul_ln99_4_fu_1144_p1),
    .dout(mul_ln99_4_fu_1144_p2)
);

myproject_mul_19s_16s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 35 ))
mul_19s_16s_35_1_1_U503(
    .din0(sub_ln85_5_reg_1543_pp0_iter2_reg),
    .din1(mul_ln99_5_fu_1167_p1),
    .dout(mul_ln99_5_fu_1167_p2)
);

myproject_mul_19s_16s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 35 ))
mul_19s_16s_35_1_1_U504(
    .din0(sub_ln85_6_reg_1549_pp0_iter2_reg),
    .din1(mul_ln99_6_fu_1190_p1),
    .dout(mul_ln99_6_fu_1190_p2)
);

myproject_mul_19s_16s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 35 ))
mul_19s_16s_35_1_1_U505(
    .din0(sub_ln85_7_reg_1555_pp0_iter2_reg),
    .din1(mul_ln99_7_fu_1213_p1),
    .dout(mul_ln99_7_fu_1213_p2)
);

myproject_mul_19s_16s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 35 ))
mul_19s_16s_35_1_1_U506(
    .din0(sub_ln85_8_reg_1561_pp0_iter2_reg),
    .din1(mul_ln99_8_fu_1236_p1),
    .dout(mul_ln99_8_fu_1236_p2)
);

myproject_mul_19s_16s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 35 ))
mul_19s_16s_35_1_1_U507(
    .din0(sub_ln85_9_reg_1567_pp0_iter2_reg),
    .din1(mul_ln99_9_fu_1259_p1),
    .dout(mul_ln99_9_fu_1259_p2)
);

myproject_mul_19s_16s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 35 ))
mul_19s_16s_35_1_1_U508(
    .din0(sub_ln85_10_reg_1573_pp0_iter2_reg),
    .din1(mul_ln99_10_fu_1282_p1),
    .dout(mul_ln99_10_fu_1282_p2)
);

myproject_mul_19s_16s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 35 ))
mul_19s_16s_35_1_1_U509(
    .din0(sub_ln85_11_reg_1579_pp0_iter2_reg),
    .din1(mul_ln99_11_fu_1305_p1),
    .dout(mul_ln99_11_fu_1305_p2)
);

myproject_mul_19s_16s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 35 ))
mul_19s_16s_35_1_1_U510(
    .din0(sub_ln85_12_reg_1585_pp0_iter2_reg),
    .din1(mul_ln99_12_fu_1328_p1),
    .dout(mul_ln99_12_fu_1328_p2)
);

myproject_mul_19s_16s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 35 ))
mul_19s_16s_35_1_1_U511(
    .din0(sub_ln85_13_reg_1591_pp0_iter2_reg),
    .din1(mul_ln99_13_fu_1351_p1),
    .dout(mul_ln99_13_fu_1351_p2)
);

myproject_mul_19s_16s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 35 ))
mul_19s_16s_35_1_1_U512(
    .din0(sub_ln85_14_reg_1597_pp0_iter2_reg),
    .din1(mul_ln99_14_fu_1374_p1),
    .dout(mul_ln99_14_fu_1374_p2)
);

myproject_mul_19s_16s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 35 ))
mul_19s_16s_35_1_1_U513(
    .din0(sub_ln85_15_reg_1603_pp0_iter2_reg),
    .din1(mul_ln99_15_fu_1397_p1),
    .dout(mul_ln99_15_fu_1397_p2)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        add_ln87_14_reg_1619 <= add_ln87_14_fu_911_p2;
        add_ln87_3_reg_1609 <= add_ln87_3_fu_851_p2;
        add_ln87_6_reg_1614 <= add_ln87_6_fu_869_p2;
        sub_ln85_10_reg_1573 <= sub_ln85_10_fu_499_p2;
        sub_ln85_10_reg_1573_pp0_iter1_reg <= sub_ln85_10_reg_1573;
        sub_ln85_10_reg_1573_pp0_iter2_reg <= sub_ln85_10_reg_1573_pp0_iter1_reg;
        sub_ln85_11_reg_1579 <= sub_ln85_11_fu_505_p2;
        sub_ln85_11_reg_1579_pp0_iter1_reg <= sub_ln85_11_reg_1579;
        sub_ln85_11_reg_1579_pp0_iter2_reg <= sub_ln85_11_reg_1579_pp0_iter1_reg;
        sub_ln85_12_reg_1585 <= sub_ln85_12_fu_511_p2;
        sub_ln85_12_reg_1585_pp0_iter1_reg <= sub_ln85_12_reg_1585;
        sub_ln85_12_reg_1585_pp0_iter2_reg <= sub_ln85_12_reg_1585_pp0_iter1_reg;
        sub_ln85_13_reg_1591 <= sub_ln85_13_fu_517_p2;
        sub_ln85_13_reg_1591_pp0_iter1_reg <= sub_ln85_13_reg_1591;
        sub_ln85_13_reg_1591_pp0_iter2_reg <= sub_ln85_13_reg_1591_pp0_iter1_reg;
        sub_ln85_14_reg_1597 <= sub_ln85_14_fu_523_p2;
        sub_ln85_14_reg_1597_pp0_iter1_reg <= sub_ln85_14_reg_1597;
        sub_ln85_14_reg_1597_pp0_iter2_reg <= sub_ln85_14_reg_1597_pp0_iter1_reg;
        sub_ln85_15_reg_1603 <= sub_ln85_15_fu_529_p2;
        sub_ln85_15_reg_1603_pp0_iter1_reg <= sub_ln85_15_reg_1603;
        sub_ln85_15_reg_1603_pp0_iter2_reg <= sub_ln85_15_reg_1603_pp0_iter1_reg;
        sub_ln85_1_reg_1519 <= sub_ln85_1_fu_445_p2;
        sub_ln85_1_reg_1519_pp0_iter1_reg <= sub_ln85_1_reg_1519;
        sub_ln85_1_reg_1519_pp0_iter2_reg <= sub_ln85_1_reg_1519_pp0_iter1_reg;
        sub_ln85_2_reg_1525 <= sub_ln85_2_fu_451_p2;
        sub_ln85_2_reg_1525_pp0_iter1_reg <= sub_ln85_2_reg_1525;
        sub_ln85_2_reg_1525_pp0_iter2_reg <= sub_ln85_2_reg_1525_pp0_iter1_reg;
        sub_ln85_3_reg_1531 <= sub_ln85_3_fu_457_p2;
        sub_ln85_3_reg_1531_pp0_iter1_reg <= sub_ln85_3_reg_1531;
        sub_ln85_3_reg_1531_pp0_iter2_reg <= sub_ln85_3_reg_1531_pp0_iter1_reg;
        sub_ln85_4_reg_1537 <= sub_ln85_4_fu_463_p2;
        sub_ln85_4_reg_1537_pp0_iter1_reg <= sub_ln85_4_reg_1537;
        sub_ln85_4_reg_1537_pp0_iter2_reg <= sub_ln85_4_reg_1537_pp0_iter1_reg;
        sub_ln85_5_reg_1543 <= sub_ln85_5_fu_469_p2;
        sub_ln85_5_reg_1543_pp0_iter1_reg <= sub_ln85_5_reg_1543;
        sub_ln85_5_reg_1543_pp0_iter2_reg <= sub_ln85_5_reg_1543_pp0_iter1_reg;
        sub_ln85_6_reg_1549 <= sub_ln85_6_fu_475_p2;
        sub_ln85_6_reg_1549_pp0_iter1_reg <= sub_ln85_6_reg_1549;
        sub_ln85_6_reg_1549_pp0_iter2_reg <= sub_ln85_6_reg_1549_pp0_iter1_reg;
        sub_ln85_7_reg_1555 <= sub_ln85_7_fu_481_p2;
        sub_ln85_7_reg_1555_pp0_iter1_reg <= sub_ln85_7_reg_1555;
        sub_ln85_7_reg_1555_pp0_iter2_reg <= sub_ln85_7_reg_1555_pp0_iter1_reg;
        sub_ln85_8_reg_1561 <= sub_ln85_8_fu_487_p2;
        sub_ln85_8_reg_1561_pp0_iter1_reg <= sub_ln85_8_reg_1561;
        sub_ln85_8_reg_1561_pp0_iter2_reg <= sub_ln85_8_reg_1561_pp0_iter1_reg;
        sub_ln85_9_reg_1567 <= sub_ln85_9_fu_493_p2;
        sub_ln85_9_reg_1567_pp0_iter1_reg <= sub_ln85_9_reg_1567;
        sub_ln85_9_reg_1567_pp0_iter2_reg <= sub_ln85_9_reg_1567_pp0_iter1_reg;
        sub_ln85_reg_1513 <= sub_ln85_fu_439_p2;
        sub_ln85_reg_1513_pp0_iter1_reg <= sub_ln85_reg_1513;
        sub_ln85_reg_1513_pp0_iter2_reg <= sub_ln85_reg_1513_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        data_0_val_int_reg <= data_0_val;
        data_10_val_int_reg <= data_10_val;
        data_11_val_int_reg <= data_11_val;
        data_12_val_int_reg <= data_12_val;
        data_13_val_int_reg <= data_13_val;
        data_14_val_int_reg <= data_14_val;
        data_15_val_int_reg <= data_15_val;
        data_1_val_int_reg <= data_1_val;
        data_2_val_int_reg <= data_2_val;
        data_3_val_int_reg <= data_3_val;
        data_4_val_int_reg <= data_4_val;
        data_5_val_int_reg <= data_5_val;
        data_6_val_int_reg <= data_6_val;
        data_7_val_int_reg <= data_7_val;
        data_8_val_int_reg <= data_8_val;
        data_9_val_int_reg <= data_9_val;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        invert_sqr_table_ce0_local = 1'b1;
    end else begin
        invert_sqr_table_ce0_local = 1'b0;
    end
end

assign add_ln79_10_fu_389_p2 = (add_ln79_9_fu_383_p2 + add_ln79_8_fu_377_p2);

assign add_ln79_11_fu_395_p2 = (shl_ln79_10_fu_303_p3 + shl_ln79_11_fu_311_p3);

assign add_ln79_12_fu_401_p2 = (shl_ln79_12_fu_319_p3 + shl_ln79_13_fu_327_p3);

assign add_ln79_13_fu_407_p2 = (add_ln79_12_fu_401_p2 + add_ln79_11_fu_395_p2);

assign add_ln79_14_fu_413_p2 = (add_ln79_13_fu_407_p2 + add_ln79_10_fu_389_p2);

assign add_ln79_1_fu_335_p2 = (shl_ln_fu_215_p3 + sum_cache_fu_207_p3);

assign add_ln79_2_fu_341_p2 = (shl_ln79_1_fu_223_p3 + shl_ln79_2_fu_231_p3);

assign add_ln79_3_fu_347_p2 = (add_ln79_2_fu_341_p2 + add_ln79_1_fu_335_p2);

assign add_ln79_4_fu_353_p2 = (shl_ln79_3_fu_239_p3 + shl_ln79_4_fu_247_p3);

assign add_ln79_5_fu_359_p2 = (shl_ln79_5_fu_255_p3 + shl_ln79_6_fu_263_p3);

assign add_ln79_6_fu_365_p2 = (add_ln79_5_fu_359_p2 + add_ln79_4_fu_353_p2);

assign add_ln79_7_fu_371_p2 = (add_ln79_6_fu_365_p2 + add_ln79_3_fu_347_p2);

assign add_ln79_8_fu_377_p2 = (shl_ln79_7_fu_271_p3 + shl_ln79_8_fu_279_p3);

assign add_ln79_9_fu_383_p2 = (shl_ln79_9_fu_287_p3 + shl_ln79_s_fu_295_p3);

assign add_ln79_fu_419_p2 = (add_ln79_14_fu_413_p2 + add_ln79_7_fu_371_p2);

assign add_ln87_10_fu_887_p2 = (add_ln87_9_fu_881_p2 + add_ln87_8_fu_875_p2);

assign add_ln87_11_fu_893_p2 = (diff_3_fu_601_p4 + diff_6_fu_658_p4);

assign add_ln87_12_fu_899_p2 = (diff_5_fu_639_p4 + diff_15_fu_829_p4);

assign add_ln87_13_fu_905_p2 = (add_ln87_12_fu_899_p2 + add_ln87_11_fu_893_p2);

assign add_ln87_14_fu_911_p2 = (add_ln87_13_fu_905_p2 + add_ln87_10_fu_887_p2);

assign add_ln87_1_fu_839_p2 = (diff_13_fu_791_p4 + diff_14_fu_810_p4);

assign add_ln87_2_fu_845_p2 = (diff_12_fu_772_p4 + diff_11_fu_753_p4);

assign add_ln87_3_fu_851_p2 = (add_ln87_2_fu_845_p2 + add_ln87_1_fu_839_p2);

assign add_ln87_4_fu_857_p2 = (diff_8_fu_696_p4 + diff_7_fu_677_p4);

assign add_ln87_5_fu_863_p2 = (diff_10_fu_734_p4 + diff_9_fu_715_p4);

assign add_ln87_6_fu_869_p2 = (add_ln87_5_fu_863_p2 + add_ln87_4_fu_857_p2);

assign add_ln87_7_fu_917_p2 = (add_ln87_6_reg_1614 + add_ln87_3_reg_1609);

assign add_ln87_8_fu_875_p2 = (diff_16_fu_544_p4 + diff_2_fu_582_p4);

assign add_ln87_9_fu_881_p2 = (diff_fu_563_p4 + diff_4_fu_620_p4);

assign add_ln87_fu_921_p2 = (add_ln87_14_reg_1619 + add_ln87_7_fu_917_p2);

assign add_ln91_fu_970_p2 = ($signed(sext_ln91_fu_936_p1) + $signed(15'd1));

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return_0 = sext_ln99_1_fu_1068_p1;

assign ap_return_1 = sext_ln99_3_fu_1091_p1;

assign ap_return_10 = sext_ln99_21_fu_1298_p1;

assign ap_return_11 = sext_ln99_23_fu_1321_p1;

assign ap_return_12 = sext_ln99_25_fu_1344_p1;

assign ap_return_13 = sext_ln99_27_fu_1367_p1;

assign ap_return_14 = sext_ln99_29_fu_1390_p1;

assign ap_return_15 = sext_ln99_31_fu_1413_p1;

assign ap_return_2 = sext_ln99_5_fu_1114_p1;

assign ap_return_3 = sext_ln99_7_fu_1137_p1;

assign ap_return_4 = sext_ln99_9_fu_1160_p1;

assign ap_return_5 = sext_ln99_11_fu_1183_p1;

assign ap_return_6 = sext_ln99_13_fu_1206_p1;

assign ap_return_7 = sext_ln99_15_fu_1229_p1;

assign ap_return_8 = sext_ln99_17_fu_1252_p1;

assign ap_return_9 = sext_ln99_19_fu_1275_p1;

assign conv7_i76_fu_1045_p1 = $signed(invert_sqr_table_q0);

assign diff_10_fu_734_p4 = {{mul_ln86_10_fu_728_p2[31:13]}};

assign diff_11_fu_753_p4 = {{mul_ln86_11_fu_747_p2[31:13]}};

assign diff_12_fu_772_p4 = {{mul_ln86_12_fu_766_p2[31:13]}};

assign diff_13_fu_791_p4 = {{mul_ln86_13_fu_785_p2[31:13]}};

assign diff_14_fu_810_p4 = {{mul_ln86_14_fu_804_p2[31:13]}};

assign diff_15_fu_829_p4 = {{mul_ln86_15_fu_823_p2[31:13]}};

assign diff_16_fu_544_p4 = {{mul_ln86_fu_538_p2[31:13]}};

assign diff_2_fu_582_p4 = {{mul_ln86_2_fu_576_p2[31:13]}};

assign diff_3_fu_601_p4 = {{mul_ln86_3_fu_595_p2[31:13]}};

assign diff_4_fu_620_p4 = {{mul_ln86_4_fu_614_p2[31:13]}};

assign diff_5_fu_639_p4 = {{mul_ln86_5_fu_633_p2[31:13]}};

assign diff_6_fu_658_p4 = {{mul_ln86_6_fu_652_p2[31:13]}};

assign diff_7_fu_677_p4 = {{mul_ln86_7_fu_671_p2[31:13]}};

assign diff_8_fu_696_p4 = {{mul_ln86_8_fu_690_p2[31:13]}};

assign diff_9_fu_715_p4 = {{mul_ln86_9_fu_709_p2[31:13]}};

assign diff_fu_563_p4 = {{mul_ln86_1_fu_557_p2[31:13]}};

assign icmp_ln91_fu_964_p2 = ((tmp_2_fu_956_p3 != 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln94_fu_1026_p2 = ((tmp_5_fu_1016_p4 != 2'd0) ? 1'b1 : 1'b0);

assign index_1_fu_1004_p3 = ((tmp_4_fu_996_p3[0:0] == 1'b1) ? 14'd0 : trunc_ln91_fu_992_p1);

assign index_2_fu_1032_p3 = ((icmp_ln94_fu_1026_p2[0:0] == 1'b1) ? 12'd4095 : trunc_ln91_1_fu_1012_p1);

assign index_fu_984_p3 = ((tmp_fu_940_p3[0:0] == 1'b1) ? select_ln91_fu_976_p3 : sext_ln91_fu_936_p1);

assign invert_sqr_table_address0 = zext_ln95_fu_1040_p1;

assign mean_fu_425_p4 = {{add_ln79_fu_419_p2[18:4]}};

assign mul_ln86_10_fu_728_p0 = sext_ln86_10_fu_725_p1;

assign mul_ln86_10_fu_728_p1 = sext_ln86_10_fu_725_p1;

assign mul_ln86_11_fu_747_p0 = sext_ln86_11_fu_744_p1;

assign mul_ln86_11_fu_747_p1 = sext_ln86_11_fu_744_p1;

assign mul_ln86_12_fu_766_p0 = sext_ln86_12_fu_763_p1;

assign mul_ln86_12_fu_766_p1 = sext_ln86_12_fu_763_p1;

assign mul_ln86_13_fu_785_p0 = sext_ln86_13_fu_782_p1;

assign mul_ln86_13_fu_785_p1 = sext_ln86_13_fu_782_p1;

assign mul_ln86_14_fu_804_p0 = sext_ln86_14_fu_801_p1;

assign mul_ln86_14_fu_804_p1 = sext_ln86_14_fu_801_p1;

assign mul_ln86_15_fu_823_p0 = sext_ln86_15_fu_820_p1;

assign mul_ln86_15_fu_823_p1 = sext_ln86_15_fu_820_p1;

assign mul_ln86_1_fu_557_p0 = sext_ln86_1_fu_554_p1;

assign mul_ln86_1_fu_557_p1 = sext_ln86_1_fu_554_p1;

assign mul_ln86_2_fu_576_p0 = sext_ln86_2_fu_573_p1;

assign mul_ln86_2_fu_576_p1 = sext_ln86_2_fu_573_p1;

assign mul_ln86_3_fu_595_p0 = sext_ln86_3_fu_592_p1;

assign mul_ln86_3_fu_595_p1 = sext_ln86_3_fu_592_p1;

assign mul_ln86_4_fu_614_p0 = sext_ln86_4_fu_611_p1;

assign mul_ln86_4_fu_614_p1 = sext_ln86_4_fu_611_p1;

assign mul_ln86_5_fu_633_p0 = sext_ln86_5_fu_630_p1;

assign mul_ln86_5_fu_633_p1 = sext_ln86_5_fu_630_p1;

assign mul_ln86_6_fu_652_p0 = sext_ln86_6_fu_649_p1;

assign mul_ln86_6_fu_652_p1 = sext_ln86_6_fu_649_p1;

assign mul_ln86_7_fu_671_p0 = sext_ln86_7_fu_668_p1;

assign mul_ln86_7_fu_671_p1 = sext_ln86_7_fu_668_p1;

assign mul_ln86_8_fu_690_p0 = sext_ln86_8_fu_687_p1;

assign mul_ln86_8_fu_690_p1 = sext_ln86_8_fu_687_p1;

assign mul_ln86_9_fu_709_p0 = sext_ln86_9_fu_706_p1;

assign mul_ln86_9_fu_709_p1 = sext_ln86_9_fu_706_p1;

assign mul_ln86_fu_538_p0 = sext_ln86_fu_535_p1;

assign mul_ln86_fu_538_p1 = sext_ln86_fu_535_p1;

assign mul_ln99_10_fu_1282_p1 = conv7_i76_fu_1045_p1;

assign mul_ln99_11_fu_1305_p1 = conv7_i76_fu_1045_p1;

assign mul_ln99_12_fu_1328_p1 = conv7_i76_fu_1045_p1;

assign mul_ln99_13_fu_1351_p1 = conv7_i76_fu_1045_p1;

assign mul_ln99_14_fu_1374_p1 = conv7_i76_fu_1045_p1;

assign mul_ln99_15_fu_1397_p1 = conv7_i76_fu_1045_p1;

assign mul_ln99_1_fu_1075_p1 = conv7_i76_fu_1045_p1;

assign mul_ln99_2_fu_1098_p1 = conv7_i76_fu_1045_p1;

assign mul_ln99_3_fu_1121_p1 = conv7_i76_fu_1045_p1;

assign mul_ln99_4_fu_1144_p1 = conv7_i76_fu_1045_p1;

assign mul_ln99_5_fu_1167_p1 = conv7_i76_fu_1045_p1;

assign mul_ln99_6_fu_1190_p1 = conv7_i76_fu_1045_p1;

assign mul_ln99_7_fu_1213_p1 = conv7_i76_fu_1045_p1;

assign mul_ln99_8_fu_1236_p1 = conv7_i76_fu_1045_p1;

assign mul_ln99_9_fu_1259_p1 = conv7_i76_fu_1045_p1;

assign mul_ln99_fu_1052_p1 = conv7_i76_fu_1045_p1;

assign select_ln91_fu_976_p3 = ((icmp_ln91_fu_964_p2[0:0] == 1'b1) ? add_ln91_fu_970_p2 : sext_ln91_fu_936_p1);

assign sext_ln81_fu_435_p1 = $signed(mean_fu_425_p4);

assign sext_ln86_10_fu_725_p1 = sub_ln85_10_reg_1573;

assign sext_ln86_11_fu_744_p1 = sub_ln85_11_reg_1579;

assign sext_ln86_12_fu_763_p1 = sub_ln85_12_reg_1585;

assign sext_ln86_13_fu_782_p1 = sub_ln85_13_reg_1591;

assign sext_ln86_14_fu_801_p1 = sub_ln85_14_reg_1597;

assign sext_ln86_15_fu_820_p1 = sub_ln85_15_reg_1603;

assign sext_ln86_1_fu_554_p1 = sub_ln85_1_reg_1519;

assign sext_ln86_2_fu_573_p1 = sub_ln85_2_reg_1525;

assign sext_ln86_3_fu_592_p1 = sub_ln85_3_reg_1531;

assign sext_ln86_4_fu_611_p1 = sub_ln85_4_reg_1537;

assign sext_ln86_5_fu_630_p1 = sub_ln85_5_reg_1543;

assign sext_ln86_6_fu_649_p1 = sub_ln85_6_reg_1549;

assign sext_ln86_7_fu_668_p1 = sub_ln85_7_reg_1555;

assign sext_ln86_8_fu_687_p1 = sub_ln85_8_reg_1561;

assign sext_ln86_9_fu_706_p1 = sub_ln85_9_reg_1567;

assign sext_ln86_fu_535_p1 = sub_ln85_reg_1513;

assign sext_ln91_fu_936_p1 = $signed(tmp_1_fu_926_p4);

assign sext_ln99_11_fu_1183_p1 = $signed(trunc_ln99_5_fu_1173_p4);

assign sext_ln99_13_fu_1206_p1 = $signed(trunc_ln99_6_fu_1196_p4);

assign sext_ln99_15_fu_1229_p1 = $signed(trunc_ln99_7_fu_1219_p4);

assign sext_ln99_17_fu_1252_p1 = $signed(trunc_ln99_8_fu_1242_p4);

assign sext_ln99_19_fu_1275_p1 = $signed(trunc_ln99_9_fu_1265_p4);

assign sext_ln99_1_fu_1068_p1 = $signed(trunc_ln1_fu_1058_p4);

assign sext_ln99_21_fu_1298_p1 = $signed(trunc_ln99_s_fu_1288_p4);

assign sext_ln99_23_fu_1321_p1 = $signed(trunc_ln99_10_fu_1311_p4);

assign sext_ln99_25_fu_1344_p1 = $signed(trunc_ln99_11_fu_1334_p4);

assign sext_ln99_27_fu_1367_p1 = $signed(trunc_ln99_12_fu_1357_p4);

assign sext_ln99_29_fu_1390_p1 = $signed(trunc_ln99_13_fu_1380_p4);

assign sext_ln99_31_fu_1413_p1 = $signed(trunc_ln99_14_fu_1403_p4);

assign sext_ln99_3_fu_1091_p1 = $signed(trunc_ln99_1_fu_1081_p4);

assign sext_ln99_5_fu_1114_p1 = $signed(trunc_ln99_2_fu_1104_p4);

assign sext_ln99_7_fu_1137_p1 = $signed(trunc_ln99_3_fu_1127_p4);

assign sext_ln99_9_fu_1160_p1 = $signed(trunc_ln99_4_fu_1150_p4);

assign shl_ln79_10_fu_303_p3 = {{data_12_val_int_reg}, {3'd0}};

assign shl_ln79_11_fu_311_p3 = {{data_13_val_int_reg}, {3'd0}};

assign shl_ln79_12_fu_319_p3 = {{data_14_val_int_reg}, {3'd0}};

assign shl_ln79_13_fu_327_p3 = {{data_15_val_int_reg}, {3'd0}};

assign shl_ln79_1_fu_223_p3 = {{data_2_val_int_reg}, {3'd0}};

assign shl_ln79_2_fu_231_p3 = {{data_3_val_int_reg}, {3'd0}};

assign shl_ln79_3_fu_239_p3 = {{data_4_val_int_reg}, {3'd0}};

assign shl_ln79_4_fu_247_p3 = {{data_5_val_int_reg}, {3'd0}};

assign shl_ln79_5_fu_255_p3 = {{data_6_val_int_reg}, {3'd0}};

assign shl_ln79_6_fu_263_p3 = {{data_7_val_int_reg}, {3'd0}};

assign shl_ln79_7_fu_271_p3 = {{data_8_val_int_reg}, {3'd0}};

assign shl_ln79_8_fu_279_p3 = {{data_9_val_int_reg}, {3'd0}};

assign shl_ln79_9_fu_287_p3 = {{data_10_val_int_reg}, {3'd0}};

assign shl_ln79_s_fu_295_p3 = {{data_11_val_int_reg}, {3'd0}};

assign shl_ln_fu_215_p3 = {{data_1_val_int_reg}, {3'd0}};

assign sub_ln85_10_fu_499_p2 = ($signed(shl_ln79_9_fu_287_p3) - $signed(sext_ln81_fu_435_p1));

assign sub_ln85_11_fu_505_p2 = ($signed(shl_ln79_s_fu_295_p3) - $signed(sext_ln81_fu_435_p1));

assign sub_ln85_12_fu_511_p2 = ($signed(shl_ln79_10_fu_303_p3) - $signed(sext_ln81_fu_435_p1));

assign sub_ln85_13_fu_517_p2 = ($signed(shl_ln79_11_fu_311_p3) - $signed(sext_ln81_fu_435_p1));

assign sub_ln85_14_fu_523_p2 = ($signed(shl_ln79_12_fu_319_p3) - $signed(sext_ln81_fu_435_p1));

assign sub_ln85_15_fu_529_p2 = ($signed(shl_ln79_13_fu_327_p3) - $signed(sext_ln81_fu_435_p1));

assign sub_ln85_1_fu_445_p2 = ($signed(shl_ln_fu_215_p3) - $signed(sext_ln81_fu_435_p1));

assign sub_ln85_2_fu_451_p2 = ($signed(shl_ln79_1_fu_223_p3) - $signed(sext_ln81_fu_435_p1));

assign sub_ln85_3_fu_457_p2 = ($signed(shl_ln79_2_fu_231_p3) - $signed(sext_ln81_fu_435_p1));

assign sub_ln85_4_fu_463_p2 = ($signed(shl_ln79_3_fu_239_p3) - $signed(sext_ln81_fu_435_p1));

assign sub_ln85_5_fu_469_p2 = ($signed(shl_ln79_4_fu_247_p3) - $signed(sext_ln81_fu_435_p1));

assign sub_ln85_6_fu_475_p2 = ($signed(shl_ln79_5_fu_255_p3) - $signed(sext_ln81_fu_435_p1));

assign sub_ln85_7_fu_481_p2 = ($signed(shl_ln79_6_fu_263_p3) - $signed(sext_ln81_fu_435_p1));

assign sub_ln85_8_fu_487_p2 = ($signed(shl_ln79_7_fu_271_p3) - $signed(sext_ln81_fu_435_p1));

assign sub_ln85_9_fu_493_p2 = ($signed(shl_ln79_8_fu_279_p3) - $signed(sext_ln81_fu_435_p1));

assign sub_ln85_fu_439_p2 = ($signed(sum_cache_fu_207_p3) - $signed(sext_ln81_fu_435_p1));

assign sum_cache_fu_207_p3 = {{data_0_val_int_reg}, {3'd0}};

assign tmp_1_fu_926_p4 = {{add_ln87_fu_921_p2[18:5]}};

assign tmp_2_fu_956_p3 = {{tmp_3_fu_948_p3}, {12'd0}};

assign tmp_3_fu_948_p3 = add_ln87_fu_921_p2[32'd4];

assign tmp_4_fu_996_p3 = index_fu_984_p3[32'd14];

assign tmp_5_fu_1016_p4 = {{index_1_fu_1004_p3[13:12]}};

assign tmp_fu_940_p3 = add_ln87_fu_921_p2[32'd18];

assign trunc_ln1_fu_1058_p4 = {{mul_ln99_fu_1052_p2[34:3]}};

assign trunc_ln91_1_fu_1012_p1 = index_1_fu_1004_p3[11:0];

assign trunc_ln91_fu_992_p1 = index_fu_984_p3[13:0];

assign trunc_ln99_10_fu_1311_p4 = {{mul_ln99_11_fu_1305_p2[34:3]}};

assign trunc_ln99_11_fu_1334_p4 = {{mul_ln99_12_fu_1328_p2[34:3]}};

assign trunc_ln99_12_fu_1357_p4 = {{mul_ln99_13_fu_1351_p2[34:3]}};

assign trunc_ln99_13_fu_1380_p4 = {{mul_ln99_14_fu_1374_p2[34:3]}};

assign trunc_ln99_14_fu_1403_p4 = {{mul_ln99_15_fu_1397_p2[34:3]}};

assign trunc_ln99_1_fu_1081_p4 = {{mul_ln99_1_fu_1075_p2[34:3]}};

assign trunc_ln99_2_fu_1104_p4 = {{mul_ln99_2_fu_1098_p2[34:3]}};

assign trunc_ln99_3_fu_1127_p4 = {{mul_ln99_3_fu_1121_p2[34:3]}};

assign trunc_ln99_4_fu_1150_p4 = {{mul_ln99_4_fu_1144_p2[34:3]}};

assign trunc_ln99_5_fu_1173_p4 = {{mul_ln99_5_fu_1167_p2[34:3]}};

assign trunc_ln99_6_fu_1196_p4 = {{mul_ln99_6_fu_1190_p2[34:3]}};

assign trunc_ln99_7_fu_1219_p4 = {{mul_ln99_7_fu_1213_p2[34:3]}};

assign trunc_ln99_8_fu_1242_p4 = {{mul_ln99_8_fu_1236_p2[34:3]}};

assign trunc_ln99_9_fu_1265_p4 = {{mul_ln99_9_fu_1259_p2[34:3]}};

assign trunc_ln99_s_fu_1288_p4 = {{mul_ln99_10_fu_1282_p2[34:3]}};

assign zext_ln95_fu_1040_p1 = index_2_fu_1032_p3;

endmodule //myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s
