Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Aug  1 17:53:07 2020
| Host         : LAPTOP-6HR1D0VC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lights_timing_summary_routed.rpt -pb lights_timing_summary_routed.pb -rpx lights_timing_summary_routed.rpx -warn_on_violation
| Design       : lights
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 34 register/latch pins with no clock driven by root clock pin: Clk_Division1/inst/Clk_reg/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Driver_IIC0/inst/FSM_sequential_c_state_reg[0]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Driver_IIC0/inst/FSM_sequential_c_state_reg[1]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Driver_IIC0/inst/FSM_sequential_c_state_reg[2]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Driver_IIC0/inst/FSM_sequential_c_state_reg[3]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Driver_IIC0/inst/scl_cnt_reg[0]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Driver_IIC0/inst/scl_cnt_reg[1]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Driver_IIC0/inst/scl_cnt_reg[2]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Driver_IIC0/inst/scl_cnt_reg[3]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Driver_IIC0/inst/scl_cnt_reg[4]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Driver_IIC0/inst/scl_cnt_reg[5]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Driver_IIC0/inst/scl_cnt_reg[6]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Driver_IIC0/inst/scl_cnt_reg[7]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Driver_IIC0/inst/scl_cnt_reg[8]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Driver_IIC0/inst/scl_cnt_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: RGB_LED_Task0/inst/Clk_Division0/Clk_reg/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: RGB_LED_Task0/inst/Clk_Division1/Clk_reg/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: RGB_LED_Task0/inst/Clk_Division1/Is_Odd_reg/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: RGB_LED_Task0/inst/Clk_Division1/flag_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 184 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.559      -67.248                      9                 1309        0.157        0.000                      0                 1309        0.264        0.000                       0                   725  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
dphy_hs_clock_p       {0.000 2.380}        4.761           210.040         
  pclk                {0.000 9.522}        19.044          52.510          
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0  {0.000 2.500}        5.000           200.000         
  clk_out3_clk_wiz_0  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dphy_hs_clock_p                                                                                                                                                         2.606        0.000                       0                     9  
  pclk                      8.165        0.000                      0                  794        0.157        0.000                      0                  794        8.542        0.000                       0                   414  
sys_clk_pin                 1.885        0.000                      0                  197        0.262        0.000                      0                  197        3.000        0.000                       0                   135  
  clk_out1_clk_wiz_0        3.891        0.000                      0                   22        0.199        0.000                      0                   22        4.500        0.000                       0                    25  
  clk_out2_clk_wiz_0        0.749        0.000                      0                  236        0.169        0.000                      0                  236        0.264        0.000                       0                   110  
  clk_out3_clk_wiz_0       94.926        0.000                      0                   50        0.219        0.000                      0                   50       49.500        0.000                       0                    29  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
pclk                sys_clk_pin              -7.559      -59.835                      8                    8        1.750        0.000                      0                    8  
clk_out3_clk_wiz_0  clk_out1_clk_wiz_0        7.290        0.000                      0                    1        0.262        0.000                      0                    1  
pclk                clk_out2_clk_wiz_0       -7.414       -7.414                      1                    1        1.566        0.000                      0                    1  
sys_clk_pin         clk_out3_clk_wiz_0        5.773        0.000                      0                    1        0.249        0.000                      0                    1  
clk_out1_clk_wiz_0  clk_out3_clk_wiz_0        2.892        0.000                      0                    9        0.884        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dphy_hs_clock_p
  To Clock:  dphy_hs_clock_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.606ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dphy_hs_clock_p
Waveform(ns):       { 0.000 2.380 }
Period(ns):         4.761
Sources:            { Clk_Rx_Data_P }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCTRL/I0     n/a            2.155         4.761       2.606      BUFGCTRL_X0Y7  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/I0
Min Period  n/a     BUFGCTRL/I1     n/a            2.155         4.761       2.606      BUFGCTRL_X0Y7  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/I1
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.761       3.094      ILOGIC_X0Y16   Driver_MIPI0/inst/Data_Read/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.761       3.094      ILOGIC_X0Y16   Driver_MIPI0/inst/Data_Read/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.761       3.094      ILOGIC_X0Y2    Driver_MIPI0/inst/Data_Read/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.761       3.094      ILOGIC_X0Y2    Driver_MIPI0/inst/Data_Read/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLKB
Min Period  n/a     BUFMRCE/I       n/a            1.666         4.761       3.095      BUFMRCE_X0Y1   Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/I
Min Period  n/a     BUFIO/I         n/a            1.666         4.761       3.095      BUFIO_X0Y1     Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFIO_inst/I
Min Period  n/a     BUFR/I          n/a            1.666         4.761       3.095      BUFR_X0Y1      Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  pclk
  To Clock:  pclk

Setup :            0  Failing Endpoints,  Worst Slack        8.165ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.542ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.165ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.238ns  (logic 0.459ns (37.075%)  route 0.779ns (62.925%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.066ns = ( 29.110 - 19.044 ) 
    Source Clock Delay      (SCD):    11.293ns = ( 20.815 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.758    12.998    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.122 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.581    13.703    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.799 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.941    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.044 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.383    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.365 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.078    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    19.174 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         1.640    20.815    Driver_MIPI0/inst/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y2           FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.459    21.274 r  Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg[13]/Q
                         net (fo=1, routed)           0.779    22.053    Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg_n_0_[13]
    SLICE_X1Y2           FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         1.520    29.110    Driver_MIPI0/inst/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y2           FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]/C
                         clock pessimism              1.205    30.315    
                         clock uncertainty           -0.035    30.279    
    SLICE_X1Y2           FDRE (Setup_fdre_C_D)       -0.062    30.217    Driver_MIPI0/inst/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]
  -------------------------------------------------------------------
                         required time                         30.217    
                         arrival time                         -22.053    
  -------------------------------------------------------------------
                         slack                                  8.165    

Slack (MET) :             8.168ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.204ns  (logic 0.459ns (38.122%)  route 0.745ns (61.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.066ns = ( 29.110 - 19.044 ) 
    Source Clock Delay      (SCD):    11.293ns = ( 20.815 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.758    12.998    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.122 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.581    13.703    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.799 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.941    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.044 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.383    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.365 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.078    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    19.174 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         1.640    20.815    Driver_MIPI0/inst/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y2           FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.459    21.274 r  Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg[10]/Q
                         net (fo=1, routed)           0.745    22.019    Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg_n_0_[10]
    SLICE_X1Y2           FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         1.520    29.110    Driver_MIPI0/inst/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y2           FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]/C
                         clock pessimism              1.205    30.315    
                         clock uncertainty           -0.035    30.279    
    SLICE_X1Y2           FDRE (Setup_fdre_C_D)       -0.093    30.186    Driver_MIPI0/inst/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]
  -------------------------------------------------------------------
                         required time                         30.186    
                         arrival time                         -22.019    
  -------------------------------------------------------------------
                         slack                                  8.168    

Slack (MET) :             8.288ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/lane_1_gen.dl1_datahs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        0.908ns  (logic 0.422ns (46.453%)  route 0.486ns (53.547%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.066ns = ( 29.110 - 19.044 ) 
    Source Clock Delay      (SCD):    11.293ns = ( 20.815 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.758    12.998    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.122 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.581    13.703    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.799 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.941    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.044 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.383    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.365 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.078    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    19.174 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         1.640    20.815    Driver_MIPI0/inst/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y2           FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.422    21.237 r  Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg[9]/Q
                         net (fo=1, routed)           0.486    21.723    Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg_n_0_[9]
    SLICE_X1Y2           FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/lane_1_gen.dl1_datahs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         1.520    29.110    Driver_MIPI0/inst/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y2           FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/lane_1_gen.dl1_datahs_reg[1]/C
                         clock pessimism              1.205    30.315    
                         clock uncertainty           -0.035    30.279    
    SLICE_X1Y2           FDRE (Setup_fdre_C_D)       -0.268    30.011    Driver_MIPI0/inst/Data_Read/U0/lane_1_gen.dl1_datahs_reg[1]
  -------------------------------------------------------------------
                         required time                         30.011    
                         arrival time                         -21.723    
  -------------------------------------------------------------------
                         slack                                  8.288    

Slack (MET) :             8.446ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/dl0_datahs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        0.937ns  (logic 0.459ns (48.988%)  route 0.478ns (51.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.060ns = ( 29.104 - 19.044 ) 
    Source Clock Delay      (SCD):    11.285ns = ( 20.807 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.202ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.758    12.998    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.122 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.581    13.703    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.799 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.941    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.044 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.383    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.365 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.078    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    19.174 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         1.632    20.807    Driver_MIPI0/inst/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y15          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.459    21.266 r  Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg[5]/Q
                         net (fo=1, routed)           0.478    21.744    Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg_n_0_[5]
    SLICE_X0Y14          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/dl0_datahs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         1.514    29.104    Driver_MIPI0/inst/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y14          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/dl0_datahs_reg[5]/C
                         clock pessimism              1.202    30.306    
                         clock uncertainty           -0.035    30.270    
    SLICE_X0Y14          FDRE (Setup_fdre_C_D)       -0.081    30.189    Driver_MIPI0/inst/Data_Read/U0/dl0_datahs_reg[5]
  -------------------------------------------------------------------
                         required time                         30.189    
                         arrival time                         -21.744    
  -------------------------------------------------------------------
                         slack                                  8.446    

Slack (MET) :             8.452ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/dl0_datahs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        0.945ns  (logic 0.459ns (48.593%)  route 0.486ns (51.407%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.060ns = ( 29.104 - 19.044 ) 
    Source Clock Delay      (SCD):    11.285ns = ( 20.807 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.202ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.758    12.998    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.122 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.581    13.703    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.799 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.941    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.044 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.383    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.365 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.078    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    19.174 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         1.632    20.807    Driver_MIPI0/inst/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y15          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.459    21.266 r  Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg[4]/Q
                         net (fo=1, routed)           0.486    21.751    Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg_n_0_[4]
    SLICE_X0Y14          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/dl0_datahs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         1.514    29.104    Driver_MIPI0/inst/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y14          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/dl0_datahs_reg[4]/C
                         clock pessimism              1.202    30.306    
                         clock uncertainty           -0.035    30.270    
    SLICE_X0Y14          FDRE (Setup_fdre_C_D)       -0.067    30.203    Driver_MIPI0/inst/Data_Read/U0/dl0_datahs_reg[4]
  -------------------------------------------------------------------
                         required time                         30.203    
                         arrival time                         -21.751    
  -------------------------------------------------------------------
                         slack                                  8.452    

Slack (MET) :             8.469ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/dl0_datahs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        0.934ns  (logic 0.459ns (49.144%)  route 0.475ns (50.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.060ns = ( 29.104 - 19.044 ) 
    Source Clock Delay      (SCD):    11.285ns = ( 20.807 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.202ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.758    12.998    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.122 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.581    13.703    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.799 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.941    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.044 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.383    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.365 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.078    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    19.174 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         1.632    20.807    Driver_MIPI0/inst/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y15          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.459    21.266 r  Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg[6]/Q
                         net (fo=1, routed)           0.475    21.741    Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg_n_0_[6]
    SLICE_X0Y14          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/dl0_datahs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         1.514    29.104    Driver_MIPI0/inst/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y14          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/dl0_datahs_reg[6]/C
                         clock pessimism              1.202    30.306    
                         clock uncertainty           -0.035    30.270    
    SLICE_X0Y14          FDRE (Setup_fdre_C_D)       -0.061    30.209    Driver_MIPI0/inst/Data_Read/U0/dl0_datahs_reg[6]
  -------------------------------------------------------------------
                         required time                         30.209    
                         arrival time                         -21.741    
  -------------------------------------------------------------------
                         slack                                  8.469    

Slack (MET) :             8.469ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/dl0_datahs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        0.937ns  (logic 0.459ns (48.991%)  route 0.478ns (51.009%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.060ns = ( 29.104 - 19.044 ) 
    Source Clock Delay      (SCD):    11.285ns = ( 20.807 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.202ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.758    12.998    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.122 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.581    13.703    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.799 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.941    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.044 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.383    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.365 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.078    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    19.174 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         1.632    20.807    Driver_MIPI0/inst/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y15          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.459    21.266 r  Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg[7]/Q
                         net (fo=1, routed)           0.478    21.744    Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg_n_0_[7]
    SLICE_X0Y14          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/dl0_datahs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         1.514    29.104    Driver_MIPI0/inst/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y14          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/dl0_datahs_reg[7]/C
                         clock pessimism              1.202    30.306    
                         clock uncertainty           -0.035    30.270    
    SLICE_X0Y14          FDRE (Setup_fdre_C_D)       -0.058    30.212    Driver_MIPI0/inst/Data_Read/U0/dl0_datahs_reg[7]
  -------------------------------------------------------------------
                         required time                         30.212    
                         arrival time                         -21.744    
  -------------------------------------------------------------------
                         slack                                  8.469    

Slack (MET) :             8.476ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/lane_1_gen.dl1_datahs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        0.721ns  (logic 0.422ns (58.565%)  route 0.299ns (41.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.066ns = ( 29.110 - 19.044 ) 
    Source Clock Delay      (SCD):    11.293ns = ( 20.815 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.758    12.998    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.122 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.581    13.703    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.799 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.941    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.044 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.383    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.365 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.078    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    19.174 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         1.640    20.815    Driver_MIPI0/inst/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y2           FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.422    21.237 r  Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg[8]/Q
                         net (fo=1, routed)           0.299    21.535    Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg_n_0_[8]
    SLICE_X1Y2           FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/lane_1_gen.dl1_datahs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         1.520    29.110    Driver_MIPI0/inst/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y2           FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/lane_1_gen.dl1_datahs_reg[0]/C
                         clock pessimism              1.205    30.315    
                         clock uncertainty           -0.035    30.279    
    SLICE_X1Y2           FDRE (Setup_fdre_C_D)       -0.268    30.011    Driver_MIPI0/inst/Data_Read/U0/lane_1_gen.dl1_datahs_reg[0]
  -------------------------------------------------------------------
                         required time                         30.011    
                         arrival time                         -21.535    
  -------------------------------------------------------------------
                         slack                                  8.476    

Slack (MET) :             8.484ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/raw_fe_valid_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/dl0_rxvalidhs_reg/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        0.948ns  (logic 0.459ns (48.443%)  route 0.489ns (51.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.054ns = ( 29.098 - 19.044 ) 
    Source Clock Delay      (SCD):    11.280ns = ( 20.802 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.202ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.758    12.998    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.122 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.581    13.703    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.799 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.941    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.044 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.383    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.365 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.078    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    19.174 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         1.627    20.802    Driver_MIPI0/inst/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y19          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/raw_fe_valid_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.459    21.261 r  Driver_MIPI0/inst/Data_Read/U0/raw_fe_valid_reg[0]/Q
                         net (fo=1, routed)           0.489    21.749    Driver_MIPI0/inst/Data_Read/U0/raw_fe_valid_reg
    SLICE_X2Y19          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/dl0_rxvalidhs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         1.508    29.098    Driver_MIPI0/inst/Data_Read/U0/rxbyteclkhs
    SLICE_X2Y19          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/dl0_rxvalidhs_reg/C
                         clock pessimism              1.202    30.300    
                         clock uncertainty           -0.035    30.264    
    SLICE_X2Y19          FDRE (Setup_fdre_C_D)       -0.031    30.233    Driver_MIPI0/inst/Data_Read/U0/dl0_rxvalidhs_reg
  -------------------------------------------------------------------
                         required time                         30.233    
                         arrival time                         -21.749    
  -------------------------------------------------------------------
                         slack                                  8.484    

Slack (MET) :             8.593ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/dl0_datahs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        0.790ns  (logic 0.459ns (58.101%)  route 0.331ns (41.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.060ns = ( 29.104 - 19.044 ) 
    Source Clock Delay      (SCD):    11.285ns = ( 20.807 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.202ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.758    12.998    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.122 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.581    13.703    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.799 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.941    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.044 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.383    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.365 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.078    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    19.174 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         1.632    20.807    Driver_MIPI0/inst/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y15          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.459    21.266 r  Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg[1]/Q
                         net (fo=1, routed)           0.331    21.597    Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg_n_0_[1]
    SLICE_X1Y14          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/dl0_datahs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         1.514    29.104    Driver_MIPI0/inst/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y14          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/dl0_datahs_reg[1]/C
                         clock pessimism              1.202    30.306    
                         clock uncertainty           -0.035    30.270    
    SLICE_X1Y14          FDRE (Setup_fdre_C_D)       -0.081    30.189    Driver_MIPI0/inst/Data_Read/U0/dl0_datahs_reg[1]
  -------------------------------------------------------------------
                         required time                         30.189    
                         arrival time                         -21.597    
  -------------------------------------------------------------------
                         slack                                  8.593    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/lane_1_gen.dl1_datahs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][17]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    3.506ns
    Clock Pessimism Removal (CPR):    1.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         0.571     3.506    Driver_MIPI0/inst/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y2           FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/lane_1_gen.dl1_datahs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141     3.647 r  Driver_MIPI0/inst/Data_Read/U0/lane_1_gen.dl1_datahs_reg[1]/Q
                         net (fo=1, routed)           0.102     3.749    Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/dl1_datahs[1]
    SLICE_X3Y2           FDRE                                         r  Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.830     1.500    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.556 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.237     1.794    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.823 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.829    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.864 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.374    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.805 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.060    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     4.089 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         0.840     4.929    Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X3Y2           FDRE                                         r  Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][17]/C
                         clock pessimism             -1.407     3.522    
    SLICE_X3Y2           FDRE (Hold_fdre_C_D)         0.070     3.592    Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][17]
  -------------------------------------------------------------------
                         required time                         -3.592    
                         arrival time                           3.749    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.204ns (43.015%)  route 0.270ns (56.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.966ns
    Source Clock Delay      (SCD):    3.538ns
    Clock Pessimism Removal (CPR):    1.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         0.603     3.538    Driver_MIPI0/inst/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y1          RAMB18E1                                     r  Driver_MIPI0/inst/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      0.204     3.742 r  Driver_MIPI0/inst/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[6]
                         net (fo=4, routed)           0.270     4.012    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB18_X0Y0          RAMB18E1                                     r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.830     1.500    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.556 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.237     1.794    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.823 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.829    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.864 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.374    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.805 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.060    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     4.089 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         0.877     4.966    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.407     3.559    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.296     3.855    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.855    
                         arrival time                           4.012    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.204ns (42.924%)  route 0.271ns (57.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.966ns
    Source Clock Delay      (SCD):    3.538ns
    Clock Pessimism Removal (CPR):    1.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         0.603     3.538    Driver_MIPI0/inst/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y1          RAMB18E1                                     r  Driver_MIPI0/inst/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      0.204     3.742 r  Driver_MIPI0/inst/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[4]
                         net (fo=4, routed)           0.271     4.013    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB18_X0Y0          RAMB18E1                                     r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.830     1.500    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.556 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.237     1.794    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.823 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.829    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.864 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.374    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.805 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.060    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     4.089 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         0.877     4.966    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.407     3.559    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.296     3.855    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.855    
                         arrival time                           4.013    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.204ns (42.922%)  route 0.271ns (57.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.966ns
    Source Clock Delay      (SCD):    3.538ns
    Clock Pessimism Removal (CPR):    1.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         0.603     3.538    Driver_MIPI0/inst/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y1          RAMB18E1                                     r  Driver_MIPI0/inst/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      0.204     3.742 r  Driver_MIPI0/inst/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[5]
                         net (fo=4, routed)           0.271     4.013    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB18_X0Y0          RAMB18E1                                     r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.830     1.500    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.556 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.237     1.794    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.823 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.829    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.864 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.374    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.805 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.060    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     4.089 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         0.877     4.966    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.407     3.559    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.296     3.855    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.855    
                         arrival time                           4.013    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.204ns (42.739%)  route 0.273ns (57.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.966ns
    Source Clock Delay      (SCD):    3.538ns
    Clock Pessimism Removal (CPR):    1.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         0.603     3.538    Driver_MIPI0/inst/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y1          RAMB18E1                                     r  Driver_MIPI0/inst/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      0.204     3.742 r  Driver_MIPI0/inst/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[1]
                         net (fo=4, routed)           0.273     4.015    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X0Y0          RAMB18E1                                     r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.830     1.500    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.556 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.237     1.794    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.823 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.829    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.864 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.374    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.805 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.060    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     4.089 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         0.877     4.966    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.407     3.559    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     3.855    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.855    
                         arrival time                           4.015    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.204ns (42.739%)  route 0.273ns (57.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.966ns
    Source Clock Delay      (SCD):    3.538ns
    Clock Pessimism Removal (CPR):    1.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         0.603     3.538    Driver_MIPI0/inst/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y1          RAMB18E1                                     r  Driver_MIPI0/inst/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      0.204     3.742 r  Driver_MIPI0/inst/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=4, routed)           0.273     4.015    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB18_X0Y0          RAMB18E1                                     r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.830     1.500    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.556 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.237     1.794    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.823 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.829    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.864 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.374    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.805 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.060    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     4.089 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         0.877     4.966    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.407     3.559    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     3.855    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.855    
                         arrival time                           4.015    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/lane_1_gen.dl1_datahs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][16]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    3.506ns
    Clock Pessimism Removal (CPR):    1.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         0.571     3.506    Driver_MIPI0/inst/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y2           FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/lane_1_gen.dl1_datahs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141     3.647 r  Driver_MIPI0/inst/Data_Read/U0/lane_1_gen.dl1_datahs_reg[0]/Q
                         net (fo=1, routed)           0.102     3.749    Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/dl1_datahs[0]
    SLICE_X3Y2           FDRE                                         r  Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.830     1.500    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.556 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.237     1.794    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.823 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.829    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.864 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.374    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.805 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.060    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     4.089 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         0.840     4.929    Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X3Y2           FDRE                                         r  Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][16]/C
                         clock pessimism             -1.407     3.522    
    SLICE_X3Y2           FDRE (Hold_fdre_C_D)         0.066     3.588    Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][16]
  -------------------------------------------------------------------
                         required time                         -3.588    
                         arrival time                           3.749    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Driver_Csi_To_Dvp0/addrb_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/inst/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.494%)  route 0.256ns (64.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.967ns
    Source Clock Delay      (SCD):    3.528ns
    Clock Pessimism Removal (CPR):    1.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         0.593     3.528    Driver_MIPI0/inst/Driver_Csi_To_Dvp0/CLK
    SLICE_X32Y3          FDRE                                         r  Driver_MIPI0/inst/Driver_Csi_To_Dvp0/addrb_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.141     3.669 r  Driver_MIPI0/inst/Driver_Csi_To_Dvp0/addrb_r_reg[6]/Q
                         net (fo=2, routed)           0.256     3.925    Driver_MIPI0/inst/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X0Y1          RAMB18E1                                     r  Driver_MIPI0/inst/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.830     1.500    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.556 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.237     1.794    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.823 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.829    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.864 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.374    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.805 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.060    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     4.089 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         0.878     4.967    Driver_MIPI0/inst/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y1          RAMB18E1                                     r  Driver_MIPI0/inst/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -1.388     3.579    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     3.762    Driver_MIPI0/inst/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.762    
                         arrival time                           3.925    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/dl0_datahs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    1.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         0.566     3.501    Driver_MIPI0/inst/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y14          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/dl0_datahs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     3.642 r  Driver_MIPI0/inst/Data_Read/U0/dl0_datahs_reg[2]/Q
                         net (fo=1, routed)           0.100     3.742    Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/dl0_datahs[2]
    SLICE_X2Y13          FDRE                                         r  Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.830     1.500    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.556 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.237     1.794    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.823 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.829    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.864 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.374    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.805 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.060    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     4.089 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         0.834     4.923    Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X2Y13          FDRE                                         r  Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][18]/C
                         clock pessimism             -1.407     3.516    
    SLICE_X2Y13          FDRE (Hold_fdre_C_D)         0.063     3.579    Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][18]
  -------------------------------------------------------------------
                         required time                         -3.579    
                         arrival time                           3.742    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/dl0_datahs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    1.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         0.566     3.501    Driver_MIPI0/inst/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y14          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/dl0_datahs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     3.642 r  Driver_MIPI0/inst/Data_Read/U0/dl0_datahs_reg[3]/Q
                         net (fo=1, routed)           0.100     3.742    Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/dl0_datahs[3]
    SLICE_X2Y13          FDRE                                         r  Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.830     1.500    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.556 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.237     1.794    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.823 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.829    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.864 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.374    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.805 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.060    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     4.089 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         0.834     4.923    Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X2Y13          FDRE                                         r  Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][19]/C
                         clock pessimism             -1.407     3.516    
    SLICE_X2Y13          FDRE (Hold_fdre_C_D)         0.063     3.579    Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][19]
  -------------------------------------------------------------------
                         required time                         -3.579    
                         arrival time                           3.742    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pclk
Waveform(ns):       { 0.000 9.522 }
Period(ns):         19.044
Sources:            { Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         19.044      16.468     RAMB18_X0Y0    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         19.044      16.468     RAMB18_X0Y0    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         19.044      16.468     RAMB18_X0Y2    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         19.044      16.468     RAMB18_X0Y2    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         19.044      16.468     RAMB18_X0Y3    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         19.044      16.468     RAMB18_X0Y3    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         19.044      16.468     RAMB18_X0Y1    Driver_MIPI0/inst/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         19.044      16.468     RAMB18_X0Y1    Driver_MIPI0/inst/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         19.044      16.889     BUFGCTRL_X0Y1  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         19.044      17.377     ILOGIC_X0Y16   Driver_MIPI0/inst/Data_Read/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLKDIV
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X34Y6    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/data_in_r2_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X34Y6    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/data_in_r2_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X34Y6    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/data_in_r2_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X34Y6    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/data_in_r2_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X34Y6    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/data_in_r2_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X34Y6    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/data_in_r2_reg[5]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X34Y6    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/data_in_r2_reg[6]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X34Y6    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/data_in_r2_reg[7]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X30Y4    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/de_pos_r1_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X34Y6    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/data_in_r2_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X34Y6    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/data_in_r2_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X34Y6    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/data_in_r2_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X34Y6    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/data_in_r2_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X34Y6    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/data_in_r2_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X34Y6    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/data_in_r2_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X34Y6    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/data_in_r2_reg[5]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X34Y6    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/data_in_r2_reg[6]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X34Y6    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/data_in_r2_reg[7]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X30Y4    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/de_pos_r1_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X34Y6    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/data_in_r2_reg[0]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.885ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 RGB_LED_Task0/inst/Clk_Division1/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_LED_Task0/inst/Clk_Division1/Count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.609ns  (logic 0.648ns (24.840%)  route 1.961ns (75.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns = ( 10.140 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.990     8.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.517 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.623    10.140    RGB_LED_Task0/inst/Clk_Division1/clk_100MHz
    SLICE_X26Y6          FDRE                                         r  RGB_LED_Task0/inst/Clk_Division1/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y6          FDRE (Prop_fdre_C_Q)         0.524    10.664 r  RGB_LED_Task0/inst/Clk_Division1/Is_Odd_reg/Q
                         net (fo=3, routed)           0.947    11.611    RGB_LED_Task0/inst/Clk_Division1/Is_Odd
    SLICE_X26Y10         LUT3 (Prop_lut3_I1_O)        0.124    11.735 r  RGB_LED_Task0/inst/Clk_Division1/Count[0]_i_1/O
                         net (fo=32, routed)          1.014    12.749    RGB_LED_Task0/inst/Clk_Division1/Count[0]_i_1_n_0
    SLICE_X23Y7          FDRE                                         r  RGB_LED_Task0/inst/Clk_Division1/Count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.501    14.839    RGB_LED_Task0/inst/Clk_Division1/clk_100MHz
    SLICE_X23Y7          FDRE                                         r  RGB_LED_Task0/inst/Clk_Division1/Count_reg[12]/C
                         clock pessimism              0.259    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X23Y7          FDRE (Setup_fdre_C_R)       -0.429    14.634    RGB_LED_Task0/inst/Clk_Division1/Count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                         -12.749    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 RGB_LED_Task0/inst/Clk_Division1/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_LED_Task0/inst/Clk_Division1/Count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.609ns  (logic 0.648ns (24.840%)  route 1.961ns (75.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns = ( 10.140 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.990     8.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.517 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.623    10.140    RGB_LED_Task0/inst/Clk_Division1/clk_100MHz
    SLICE_X26Y6          FDRE                                         r  RGB_LED_Task0/inst/Clk_Division1/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y6          FDRE (Prop_fdre_C_Q)         0.524    10.664 r  RGB_LED_Task0/inst/Clk_Division1/Is_Odd_reg/Q
                         net (fo=3, routed)           0.947    11.611    RGB_LED_Task0/inst/Clk_Division1/Is_Odd
    SLICE_X26Y10         LUT3 (Prop_lut3_I1_O)        0.124    11.735 r  RGB_LED_Task0/inst/Clk_Division1/Count[0]_i_1/O
                         net (fo=32, routed)          1.014    12.749    RGB_LED_Task0/inst/Clk_Division1/Count[0]_i_1_n_0
    SLICE_X23Y7          FDRE                                         r  RGB_LED_Task0/inst/Clk_Division1/Count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.501    14.839    RGB_LED_Task0/inst/Clk_Division1/clk_100MHz
    SLICE_X23Y7          FDRE                                         r  RGB_LED_Task0/inst/Clk_Division1/Count_reg[13]/C
                         clock pessimism              0.259    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X23Y7          FDRE (Setup_fdre_C_R)       -0.429    14.634    RGB_LED_Task0/inst/Clk_Division1/Count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                         -12.749    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 RGB_LED_Task0/inst/Clk_Division1/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_LED_Task0/inst/Clk_Division1/Count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.609ns  (logic 0.648ns (24.840%)  route 1.961ns (75.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns = ( 10.140 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.990     8.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.517 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.623    10.140    RGB_LED_Task0/inst/Clk_Division1/clk_100MHz
    SLICE_X26Y6          FDRE                                         r  RGB_LED_Task0/inst/Clk_Division1/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y6          FDRE (Prop_fdre_C_Q)         0.524    10.664 r  RGB_LED_Task0/inst/Clk_Division1/Is_Odd_reg/Q
                         net (fo=3, routed)           0.947    11.611    RGB_LED_Task0/inst/Clk_Division1/Is_Odd
    SLICE_X26Y10         LUT3 (Prop_lut3_I1_O)        0.124    11.735 r  RGB_LED_Task0/inst/Clk_Division1/Count[0]_i_1/O
                         net (fo=32, routed)          1.014    12.749    RGB_LED_Task0/inst/Clk_Division1/Count[0]_i_1_n_0
    SLICE_X23Y7          FDRE                                         r  RGB_LED_Task0/inst/Clk_Division1/Count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.501    14.839    RGB_LED_Task0/inst/Clk_Division1/clk_100MHz
    SLICE_X23Y7          FDRE                                         r  RGB_LED_Task0/inst/Clk_Division1/Count_reg[14]/C
                         clock pessimism              0.259    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X23Y7          FDRE (Setup_fdre_C_R)       -0.429    14.634    RGB_LED_Task0/inst/Clk_Division1/Count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                         -12.749    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 RGB_LED_Task0/inst/Clk_Division1/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_LED_Task0/inst/Clk_Division1/Count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.609ns  (logic 0.648ns (24.840%)  route 1.961ns (75.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns = ( 10.140 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.990     8.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.517 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.623    10.140    RGB_LED_Task0/inst/Clk_Division1/clk_100MHz
    SLICE_X26Y6          FDRE                                         r  RGB_LED_Task0/inst/Clk_Division1/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y6          FDRE (Prop_fdre_C_Q)         0.524    10.664 r  RGB_LED_Task0/inst/Clk_Division1/Is_Odd_reg/Q
                         net (fo=3, routed)           0.947    11.611    RGB_LED_Task0/inst/Clk_Division1/Is_Odd
    SLICE_X26Y10         LUT3 (Prop_lut3_I1_O)        0.124    11.735 r  RGB_LED_Task0/inst/Clk_Division1/Count[0]_i_1/O
                         net (fo=32, routed)          1.014    12.749    RGB_LED_Task0/inst/Clk_Division1/Count[0]_i_1_n_0
    SLICE_X23Y7          FDRE                                         r  RGB_LED_Task0/inst/Clk_Division1/Count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.501    14.839    RGB_LED_Task0/inst/Clk_Division1/clk_100MHz
    SLICE_X23Y7          FDRE                                         r  RGB_LED_Task0/inst/Clk_Division1/Count_reg[15]/C
                         clock pessimism              0.259    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X23Y7          FDRE (Setup_fdre_C_R)       -0.429    14.634    RGB_LED_Task0/inst/Clk_Division1/Count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                         -12.749    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.934ns  (required time - arrival time)
  Source:                 RGB_LED_Task0/inst/Clk_Division1/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_LED_Task0/inst/Clk_Division1/Count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.560ns  (logic 0.648ns (25.316%)  route 1.912ns (74.684%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns = ( 10.140 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.990     8.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.517 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.623    10.140    RGB_LED_Task0/inst/Clk_Division1/clk_100MHz
    SLICE_X26Y6          FDRE                                         r  RGB_LED_Task0/inst/Clk_Division1/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y6          FDRE (Prop_fdre_C_Q)         0.524    10.664 r  RGB_LED_Task0/inst/Clk_Division1/Is_Odd_reg/Q
                         net (fo=3, routed)           0.947    11.611    RGB_LED_Task0/inst/Clk_Division1/Is_Odd
    SLICE_X26Y10         LUT3 (Prop_lut3_I1_O)        0.124    11.735 r  RGB_LED_Task0/inst/Clk_Division1/Count[0]_i_1/O
                         net (fo=32, routed)          0.965    12.700    RGB_LED_Task0/inst/Clk_Division1/Count[0]_i_1_n_0
    SLICE_X23Y8          FDRE                                         r  RGB_LED_Task0/inst/Clk_Division1/Count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.501    14.839    RGB_LED_Task0/inst/Clk_Division1/clk_100MHz
    SLICE_X23Y8          FDRE                                         r  RGB_LED_Task0/inst/Clk_Division1/Count_reg[16]/C
                         clock pessimism              0.259    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X23Y8          FDRE (Setup_fdre_C_R)       -0.429    14.634    RGB_LED_Task0/inst/Clk_Division1/Count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                         -12.700    
  -------------------------------------------------------------------
                         slack                                  1.934    

Slack (MET) :             1.934ns  (required time - arrival time)
  Source:                 RGB_LED_Task0/inst/Clk_Division1/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_LED_Task0/inst/Clk_Division1/Count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.560ns  (logic 0.648ns (25.316%)  route 1.912ns (74.684%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns = ( 10.140 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.990     8.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.517 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.623    10.140    RGB_LED_Task0/inst/Clk_Division1/clk_100MHz
    SLICE_X26Y6          FDRE                                         r  RGB_LED_Task0/inst/Clk_Division1/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y6          FDRE (Prop_fdre_C_Q)         0.524    10.664 r  RGB_LED_Task0/inst/Clk_Division1/Is_Odd_reg/Q
                         net (fo=3, routed)           0.947    11.611    RGB_LED_Task0/inst/Clk_Division1/Is_Odd
    SLICE_X26Y10         LUT3 (Prop_lut3_I1_O)        0.124    11.735 r  RGB_LED_Task0/inst/Clk_Division1/Count[0]_i_1/O
                         net (fo=32, routed)          0.965    12.700    RGB_LED_Task0/inst/Clk_Division1/Count[0]_i_1_n_0
    SLICE_X23Y8          FDRE                                         r  RGB_LED_Task0/inst/Clk_Division1/Count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.501    14.839    RGB_LED_Task0/inst/Clk_Division1/clk_100MHz
    SLICE_X23Y8          FDRE                                         r  RGB_LED_Task0/inst/Clk_Division1/Count_reg[17]/C
                         clock pessimism              0.259    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X23Y8          FDRE (Setup_fdre_C_R)       -0.429    14.634    RGB_LED_Task0/inst/Clk_Division1/Count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                         -12.700    
  -------------------------------------------------------------------
                         slack                                  1.934    

Slack (MET) :             1.934ns  (required time - arrival time)
  Source:                 RGB_LED_Task0/inst/Clk_Division1/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_LED_Task0/inst/Clk_Division1/Count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.560ns  (logic 0.648ns (25.316%)  route 1.912ns (74.684%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns = ( 10.140 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.990     8.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.517 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.623    10.140    RGB_LED_Task0/inst/Clk_Division1/clk_100MHz
    SLICE_X26Y6          FDRE                                         r  RGB_LED_Task0/inst/Clk_Division1/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y6          FDRE (Prop_fdre_C_Q)         0.524    10.664 r  RGB_LED_Task0/inst/Clk_Division1/Is_Odd_reg/Q
                         net (fo=3, routed)           0.947    11.611    RGB_LED_Task0/inst/Clk_Division1/Is_Odd
    SLICE_X26Y10         LUT3 (Prop_lut3_I1_O)        0.124    11.735 r  RGB_LED_Task0/inst/Clk_Division1/Count[0]_i_1/O
                         net (fo=32, routed)          0.965    12.700    RGB_LED_Task0/inst/Clk_Division1/Count[0]_i_1_n_0
    SLICE_X23Y8          FDRE                                         r  RGB_LED_Task0/inst/Clk_Division1/Count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.501    14.839    RGB_LED_Task0/inst/Clk_Division1/clk_100MHz
    SLICE_X23Y8          FDRE                                         r  RGB_LED_Task0/inst/Clk_Division1/Count_reg[18]/C
                         clock pessimism              0.259    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X23Y8          FDRE (Setup_fdre_C_R)       -0.429    14.634    RGB_LED_Task0/inst/Clk_Division1/Count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                         -12.700    
  -------------------------------------------------------------------
                         slack                                  1.934    

Slack (MET) :             1.934ns  (required time - arrival time)
  Source:                 RGB_LED_Task0/inst/Clk_Division1/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_LED_Task0/inst/Clk_Division1/Count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.560ns  (logic 0.648ns (25.316%)  route 1.912ns (74.684%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns = ( 10.140 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.990     8.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.517 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.623    10.140    RGB_LED_Task0/inst/Clk_Division1/clk_100MHz
    SLICE_X26Y6          FDRE                                         r  RGB_LED_Task0/inst/Clk_Division1/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y6          FDRE (Prop_fdre_C_Q)         0.524    10.664 r  RGB_LED_Task0/inst/Clk_Division1/Is_Odd_reg/Q
                         net (fo=3, routed)           0.947    11.611    RGB_LED_Task0/inst/Clk_Division1/Is_Odd
    SLICE_X26Y10         LUT3 (Prop_lut3_I1_O)        0.124    11.735 r  RGB_LED_Task0/inst/Clk_Division1/Count[0]_i_1/O
                         net (fo=32, routed)          0.965    12.700    RGB_LED_Task0/inst/Clk_Division1/Count[0]_i_1_n_0
    SLICE_X23Y8          FDRE                                         r  RGB_LED_Task0/inst/Clk_Division1/Count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.501    14.839    RGB_LED_Task0/inst/Clk_Division1/clk_100MHz
    SLICE_X23Y8          FDRE                                         r  RGB_LED_Task0/inst/Clk_Division1/Count_reg[19]/C
                         clock pessimism              0.259    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X23Y8          FDRE (Setup_fdre_C_R)       -0.429    14.634    RGB_LED_Task0/inst/Clk_Division1/Count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                         -12.700    
  -------------------------------------------------------------------
                         slack                                  1.934    

Slack (MET) :             2.035ns  (required time - arrival time)
  Source:                 RGB_LED_Task0/inst/Clk_Divide_2_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_LED_Task0/inst/Clk_Division1/flag_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.867ns  (logic 1.343ns (46.836%)  route 1.524ns (53.164%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 9.838 - 5.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.990     3.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.714     5.230    RGB_LED_Task0/inst/clk_100MHz
    DSP48_X0Y2           DSP48E1                                      r  RGB_LED_Task0/inst/Clk_Divide_2_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      0.434     5.664 r  RGB_LED_Task0/inst/Clk_Divide_2_reg/P[18]
                         net (fo=3, routed)           1.524     7.189    RGB_LED_Task0/inst/Clk_Division1/P[18]
    SLICE_X22Y8          LUT6 (Prop_lut6_I3_O)        0.124     7.313 r  RGB_LED_Task0/inst/Clk_Division1/flag0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.313    RGB_LED_Task0/inst/Clk_Division1/flag0_carry__0_i_3_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.846 r  RGB_LED_Task0/inst/Clk_Division1/flag0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.846    RGB_LED_Task0/inst/Clk_Division1/flag0_carry__0_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     8.098 r  RGB_LED_Task0/inst/Clk_Division1/flag0_carry__1/CO[2]
                         net (fo=2, routed)           0.000     8.098    RGB_LED_Task0/inst/Clk_Division1/flag0
    SLICE_X22Y9          FDRE                                         r  RGB_LED_Task0/inst/Clk_Division1/flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 f  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886     8.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.338 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.500     9.838    RGB_LED_Task0/inst/Clk_Division1/clk_100MHz
    SLICE_X22Y9          FDRE                                         r  RGB_LED_Task0/inst/Clk_Division1/flag_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    10.097    
                         clock uncertainty           -0.035    10.062    
    SLICE_X22Y9          FDRE (Setup_fdre_C_D)        0.071    10.133    RGB_LED_Task0/inst/Clk_Division1/flag_reg
  -------------------------------------------------------------------
                         required time                         10.133    
                         arrival time                          -8.098    
  -------------------------------------------------------------------
                         slack                                  2.035    

Slack (MET) :             2.168ns  (required time - arrival time)
  Source:                 RGB_LED_Task0/inst/Clk_Division1/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_LED_Task0/inst/Clk_Division1/Count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.327ns  (logic 0.648ns (27.846%)  route 1.679ns (72.154%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns = ( 10.140 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.990     8.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.517 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.623    10.140    RGB_LED_Task0/inst/Clk_Division1/clk_100MHz
    SLICE_X26Y6          FDRE                                         r  RGB_LED_Task0/inst/Clk_Division1/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y6          FDRE (Prop_fdre_C_Q)         0.524    10.664 r  RGB_LED_Task0/inst/Clk_Division1/Is_Odd_reg/Q
                         net (fo=3, routed)           0.947    11.611    RGB_LED_Task0/inst/Clk_Division1/Is_Odd
    SLICE_X26Y10         LUT3 (Prop_lut3_I1_O)        0.124    11.735 r  RGB_LED_Task0/inst/Clk_Division1/Count[0]_i_1/O
                         net (fo=32, routed)          0.732    12.467    RGB_LED_Task0/inst/Clk_Division1/Count[0]_i_1_n_0
    SLICE_X23Y4          FDRE                                         r  RGB_LED_Task0/inst/Clk_Division1/Count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.502    14.840    RGB_LED_Task0/inst/Clk_Division1/clk_100MHz
    SLICE_X23Y4          FDRE                                         r  RGB_LED_Task0/inst/Clk_Division1/Count_reg[0]/C
                         clock pessimism              0.259    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X23Y4          FDRE (Setup_fdre_C_R)       -0.429    14.635    RGB_LED_Task0/inst/Clk_Division1/Count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                         -12.467    
  -------------------------------------------------------------------
                         slack                                  2.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 RGB_LED_Task0/inst/Clk_Division0/Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_LED_Task0/inst/Clk_Division0/Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.565     1.420    RGB_LED_Task0/inst/Clk_Division0/clk_100MHz
    SLICE_X27Y5          FDRE                                         r  RGB_LED_Task0/inst/Clk_Division0/Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y5          FDRE (Prop_fdre_C_Q)         0.141     1.561 r  RGB_LED_Task0/inst/Clk_Division0/Count_reg[11]/Q
                         net (fo=2, routed)           0.118     1.679    RGB_LED_Task0/inst/Clk_Division0/Count_reg[11]
    SLICE_X27Y5          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.787 r  RGB_LED_Task0/inst/Clk_Division0/Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.787    RGB_LED_Task0/inst/Clk_Division0/Count_reg[8]_i_1_n_4
    SLICE_X27Y5          FDRE                                         r  RGB_LED_Task0/inst/Clk_Division0/Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.834     1.933    RGB_LED_Task0/inst/Clk_Division0/clk_100MHz
    SLICE_X27Y5          FDRE                                         r  RGB_LED_Task0/inst/Clk_Division0/Count_reg[11]/C
                         clock pessimism             -0.513     1.420    
    SLICE_X27Y5          FDRE (Hold_fdre_C_D)         0.105     1.525    RGB_LED_Task0/inst/Clk_Division0/Count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 RGB_LED_Task0/inst/Clk_Division0/Count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_LED_Task0/inst/Clk_Division0/Count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.564     1.419    RGB_LED_Task0/inst/Clk_Division0/clk_100MHz
    SLICE_X27Y7          FDRE                                         r  RGB_LED_Task0/inst/Clk_Division0/Count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y7          FDRE (Prop_fdre_C_Q)         0.141     1.560 r  RGB_LED_Task0/inst/Clk_Division0/Count_reg[19]/Q
                         net (fo=2, routed)           0.118     1.678    RGB_LED_Task0/inst/Clk_Division0/Count_reg[19]
    SLICE_X27Y7          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.786 r  RGB_LED_Task0/inst/Clk_Division0/Count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.786    RGB_LED_Task0/inst/Clk_Division0/Count_reg[16]_i_1_n_4
    SLICE_X27Y7          FDRE                                         r  RGB_LED_Task0/inst/Clk_Division0/Count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.833     1.932    RGB_LED_Task0/inst/Clk_Division0/clk_100MHz
    SLICE_X27Y7          FDRE                                         r  RGB_LED_Task0/inst/Clk_Division0/Count_reg[19]/C
                         clock pessimism             -0.513     1.419    
    SLICE_X27Y7          FDRE (Hold_fdre_C_D)         0.105     1.524    RGB_LED_Task0/inst/Clk_Division0/Count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 RGB_LED_Task0/inst/Clk_Division1/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_LED_Task0/inst/Clk_Division1/Clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.563     1.418    RGB_LED_Task0/inst/Clk_Division1/clk_100MHz
    SLICE_X26Y10         FDRE                                         r  RGB_LED_Task0/inst/Clk_Division1/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y10         FDRE (Prop_fdre_C_Q)         0.164     1.582 r  RGB_LED_Task0/inst/Clk_Division1/Clk_reg/Q
                         net (fo=2, routed)           0.174     1.756    RGB_LED_Task0/inst/Clk_Division1/Clk
    SLICE_X26Y10         LUT5 (Prop_lut5_I4_O)        0.045     1.801 r  RGB_LED_Task0/inst/Clk_Division1/Clk_i_1/O
                         net (fo=1, routed)           0.000     1.801    RGB_LED_Task0/inst/Clk_Division1/Clk_i_1_n_0
    SLICE_X26Y10         FDRE                                         r  RGB_LED_Task0/inst/Clk_Division1/Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.832     1.931    RGB_LED_Task0/inst/Clk_Division1/clk_100MHz
    SLICE_X26Y10         FDRE                                         r  RGB_LED_Task0/inst/Clk_Division1/Clk_reg/C
                         clock pessimism             -0.513     1.418    
    SLICE_X26Y10         FDRE (Hold_fdre_C_D)         0.120     1.538    RGB_LED_Task0/inst/Clk_Division1/Clk_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 RGB_LED_Task0/inst/Clk_Division0/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_LED_Task0/inst/Clk_Division0/Clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.566     1.421    RGB_LED_Task0/inst/Clk_Division0/clk_100MHz
    SLICE_X27Y2          FDRE                                         r  RGB_LED_Task0/inst/Clk_Division0/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDRE (Prop_fdre_C_Q)         0.141     1.562 r  RGB_LED_Task0/inst/Clk_Division0/Clk_reg/Q
                         net (fo=10, routed)          0.168     1.730    RGB_LED_Task0/inst/Clk_Division0/Clk
    SLICE_X27Y2          LUT2 (Prop_lut2_I1_O)        0.045     1.775 r  RGB_LED_Task0/inst/Clk_Division0/Clk_i_1__0/O
                         net (fo=1, routed)           0.000     1.775    RGB_LED_Task0/inst/Clk_Division0/Clk_i_1__0_n_0
    SLICE_X27Y2          FDRE                                         r  RGB_LED_Task0/inst/Clk_Division0/Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.835     1.934    RGB_LED_Task0/inst/Clk_Division0/clk_100MHz
    SLICE_X27Y2          FDRE                                         r  RGB_LED_Task0/inst/Clk_Division0/Clk_reg/C
                         clock pessimism             -0.513     1.421    
    SLICE_X27Y2          FDRE (Hold_fdre_C_D)         0.091     1.512    RGB_LED_Task0/inst/Clk_Division0/Clk_reg
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 RGB_LED_Task0/inst/Clk_Division0/Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_LED_Task0/inst/Clk_Division0/Count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.565     1.420    RGB_LED_Task0/inst/Clk_Division0/clk_100MHz
    SLICE_X27Y4          FDRE                                         r  RGB_LED_Task0/inst/Clk_Division0/Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y4          FDRE (Prop_fdre_C_Q)         0.141     1.561 r  RGB_LED_Task0/inst/Clk_Division0/Count_reg[7]/Q
                         net (fo=2, routed)           0.119     1.680    RGB_LED_Task0/inst/Clk_Division0/Count_reg[7]
    SLICE_X27Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.788 r  RGB_LED_Task0/inst/Clk_Division0/Count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.788    RGB_LED_Task0/inst/Clk_Division0/Count_reg[4]_i_1_n_4
    SLICE_X27Y4          FDRE                                         r  RGB_LED_Task0/inst/Clk_Division0/Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.834     1.933    RGB_LED_Task0/inst/Clk_Division0/clk_100MHz
    SLICE_X27Y4          FDRE                                         r  RGB_LED_Task0/inst/Clk_Division0/Count_reg[7]/C
                         clock pessimism             -0.513     1.420    
    SLICE_X27Y4          FDRE (Hold_fdre_C_D)         0.105     1.525    RGB_LED_Task0/inst/Clk_Division0/Count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 RGB_LED_Task0/inst/Clk_Division0/Count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_LED_Task0/inst/Clk_Division0/Count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.564     1.419    RGB_LED_Task0/inst/Clk_Division0/clk_100MHz
    SLICE_X27Y8          FDRE                                         r  RGB_LED_Task0/inst/Clk_Division0/Count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y8          FDRE (Prop_fdre_C_Q)         0.141     1.560 r  RGB_LED_Task0/inst/Clk_Division0/Count_reg[23]/Q
                         net (fo=2, routed)           0.120     1.680    RGB_LED_Task0/inst/Clk_Division0/Count_reg[23]
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.788 r  RGB_LED_Task0/inst/Clk_Division0/Count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.788    RGB_LED_Task0/inst/Clk_Division0/Count_reg[20]_i_1_n_4
    SLICE_X27Y8          FDRE                                         r  RGB_LED_Task0/inst/Clk_Division0/Count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.833     1.932    RGB_LED_Task0/inst/Clk_Division0/clk_100MHz
    SLICE_X27Y8          FDRE                                         r  RGB_LED_Task0/inst/Clk_Division0/Count_reg[23]/C
                         clock pessimism             -0.513     1.419    
    SLICE_X27Y8          FDRE (Hold_fdre_C_D)         0.105     1.524    RGB_LED_Task0/inst/Clk_Division0/Count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 RGB_LED_Task0/inst/Clk_Division0/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_LED_Task0/inst/Clk_Division0/Count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.565     1.420    RGB_LED_Task0/inst/Clk_Division0/clk_100MHz
    SLICE_X27Y6          FDRE                                         r  RGB_LED_Task0/inst/Clk_Division0/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y6          FDRE (Prop_fdre_C_Q)         0.141     1.561 r  RGB_LED_Task0/inst/Clk_Division0/Count_reg[15]/Q
                         net (fo=2, routed)           0.120     1.681    RGB_LED_Task0/inst/Clk_Division0/Count_reg[15]
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.789 r  RGB_LED_Task0/inst/Clk_Division0/Count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.789    RGB_LED_Task0/inst/Clk_Division0/Count_reg[12]_i_1_n_4
    SLICE_X27Y6          FDRE                                         r  RGB_LED_Task0/inst/Clk_Division0/Count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.834     1.933    RGB_LED_Task0/inst/Clk_Division0/clk_100MHz
    SLICE_X27Y6          FDRE                                         r  RGB_LED_Task0/inst/Clk_Division0/Count_reg[15]/C
                         clock pessimism             -0.513     1.420    
    SLICE_X27Y6          FDRE (Hold_fdre_C_D)         0.105     1.525    RGB_LED_Task0/inst/Clk_Division0/Count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 RGB_LED_Task0/inst/Clk_Division0/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_LED_Task0/inst/Clk_Division0/Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.565     1.420    RGB_LED_Task0/inst/Clk_Division0/clk_100MHz
    SLICE_X27Y3          FDRE                                         r  RGB_LED_Task0/inst/Clk_Division0/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y3          FDRE (Prop_fdre_C_Q)         0.141     1.561 r  RGB_LED_Task0/inst/Clk_Division0/Count_reg[3]/Q
                         net (fo=2, routed)           0.120     1.681    RGB_LED_Task0/inst/Clk_Division0/Count_reg[3]
    SLICE_X27Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.789 r  RGB_LED_Task0/inst/Clk_Division0/Count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.789    RGB_LED_Task0/inst/Clk_Division0/Count_reg[0]_i_1_n_4
    SLICE_X27Y3          FDRE                                         r  RGB_LED_Task0/inst/Clk_Division0/Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.834     1.933    RGB_LED_Task0/inst/Clk_Division0/clk_100MHz
    SLICE_X27Y3          FDRE                                         r  RGB_LED_Task0/inst/Clk_Division0/Count_reg[3]/C
                         clock pessimism             -0.513     1.420    
    SLICE_X27Y3          FDRE (Hold_fdre_C_D)         0.105     1.525    RGB_LED_Task0/inst/Clk_Division0/Count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 RGB_LED_Task0/inst/Clk_Division1/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_LED_Task0/inst/Clk_Division1/Count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.563     1.418    RGB_LED_Task0/inst/Clk_Division1/clk_100MHz
    SLICE_X23Y7          FDRE                                         r  RGB_LED_Task0/inst/Clk_Division1/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y7          FDRE (Prop_fdre_C_Q)         0.141     1.559 r  RGB_LED_Task0/inst/Clk_Division1/Count_reg[15]/Q
                         net (fo=4, routed)           0.120     1.679    RGB_LED_Task0/inst/Clk_Division1/Count_reg[15]
    SLICE_X23Y7          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.787 r  RGB_LED_Task0/inst/Clk_Division1/Count_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.787    RGB_LED_Task0/inst/Clk_Division1/Count_reg[12]_i_1__0_n_4
    SLICE_X23Y7          FDRE                                         r  RGB_LED_Task0/inst/Clk_Division1/Count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.833     1.932    RGB_LED_Task0/inst/Clk_Division1/clk_100MHz
    SLICE_X23Y7          FDRE                                         r  RGB_LED_Task0/inst/Clk_Division1/Count_reg[15]/C
                         clock pessimism             -0.514     1.418    
    SLICE_X23Y7          FDRE (Hold_fdre_C_D)         0.105     1.523    RGB_LED_Task0/inst/Clk_Division1/Count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 RGB_LED_Task0/inst/Clk_Division1/Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_LED_Task0/inst/Clk_Division1/Count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.564     1.419    RGB_LED_Task0/inst/Clk_Division1/clk_100MHz
    SLICE_X23Y5          FDRE                                         r  RGB_LED_Task0/inst/Clk_Division1/Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y5          FDRE (Prop_fdre_C_Q)         0.141     1.560 r  RGB_LED_Task0/inst/Clk_Division1/Count_reg[7]/Q
                         net (fo=4, routed)           0.120     1.680    RGB_LED_Task0/inst/Clk_Division1/Count_reg[7]
    SLICE_X23Y5          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.788 r  RGB_LED_Task0/inst/Clk_Division1/Count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.788    RGB_LED_Task0/inst/Clk_Division1/Count_reg[4]_i_1__0_n_4
    SLICE_X23Y5          FDRE                                         r  RGB_LED_Task0/inst/Clk_Division1/Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.834     1.933    RGB_LED_Task0/inst/Clk_Division1/clk_100MHz
    SLICE_X23Y5          FDRE                                         r  RGB_LED_Task0/inst/Clk_Division1/Count_reg[7]/C
                         clock pessimism             -0.514     1.419    
    SLICE_X23Y5          FDRE (Hold_fdre_C_D)         0.105     1.524    RGB_LED_Task0/inst/Clk_Division1/Count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y9   clk_10/inst/clkin1_bufg/I
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK       n/a            2.154         10.000      7.846      DSP48_X0Y2      RGB_LED_Task0/inst/Clk_Divide_2_reg/CLK
Min Period        n/a     DSP48E1/CLK       n/a            2.154         10.000      7.846      DSP48_X0Y3      RGB_LED_Task0/inst/Clk_Division1/Count1/CLK
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  clk_10/inst/plle2_adv_inst/CLKIN1
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X18Y46    Clk_Division1/inst/Clk_reg/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X27Y2     RGB_LED_Task0/inst/Clk_Division0/Clk_reg/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X23Y4     RGB_LED_Task0/inst/Clk_Division1/Count_reg[0]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X23Y6     RGB_LED_Task0/inst/Clk_Division1/Count_reg[10]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X23Y6     RGB_LED_Task0/inst/Clk_Division1/Count_reg[11]/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  clk_10/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_10/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_10/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X22Y9     RGB_LED_Task0/inst/Clk_Division1/flag_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X26Y6     RGB_LED_Task0/inst/Clk_Division1/Is_Odd_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X20Y39    Clk_Division1/inst/Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X20Y39    Clk_Division1/inst/Count_reg[1]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X26Y6     RGB_LED_Task0/inst/Clk_Division1/Is_Odd_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X20Y39    Clk_Division1/inst/Count_reg[2]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X20Y39    Clk_Division1/inst/Count_reg[3]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X22Y9     RGB_LED_Task0/inst/Clk_Division1/flag_reg/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_10/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_10/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X18Y46    Clk_Division1/inst/Clk_reg/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X20Y39    Clk_Division1/inst/Count_reg[0]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X20Y41    Clk_Division1/inst/Count_reg[10]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X23Y9     RGB_LED_Task0/inst/Clk_Division1/Count_reg[20]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X23Y9     RGB_LED_Task0/inst/Clk_Division1/Count_reg[21]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X23Y9     RGB_LED_Task0/inst/Clk_Division1/Count_reg[22]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X23Y9     RGB_LED_Task0/inst/Clk_Division1/Count_reg[23]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X23Y10    RGB_LED_Task0/inst/Clk_Division1/Count_reg[24]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.891ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 Driver_IIC0/inst/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/inst/SDA_Out_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.039ns  (logic 1.868ns (30.932%)  route 4.171ns (69.068%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.990     3.421    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.572     5.089    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.285     1.804 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.616     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.636     5.153    Driver_IIC0/inst/clk
    SLICE_X6Y42          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDCE (Prop_fdce_C_Q)         0.478     5.631 f  Driver_IIC0/inst/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.876     6.507    Driver_IIC0/inst/scl_cnt[6]
    SLICE_X8Y42          LUT3 (Prop_lut3_I2_O)        0.326     6.833 f  Driver_IIC0/inst/FSM_sequential_c_state[0]_i_8/O
                         net (fo=1, routed)           0.661     7.494    Driver_IIC0/inst/FSM_sequential_c_state[0]_i_8_n_0
    SLICE_X9Y42          LUT6 (Prop_lut6_I3_O)        0.332     7.826 f  Driver_IIC0/inst/FSM_sequential_c_state[0]_i_5/O
                         net (fo=4, routed)           0.655     8.481    Driver_IIC0/inst/FSM_sequential_c_state[0]_i_5_n_0
    SLICE_X11Y42         LUT5 (Prop_lut5_I4_O)        0.152     8.633 f  Driver_IIC0/inst/SDA_Dir_i_8/O
                         net (fo=1, routed)           0.571     9.204    Driver_IIC0/inst/SDA_Dir_i_8_n_0
    SLICE_X9Y42          LUT5 (Prop_lut5_I2_O)        0.332     9.536 f  Driver_IIC0/inst/SDA_Dir_i_5/O
                         net (fo=8, routed)           0.685    10.220    Driver_IIC0/inst/n_state[0]
    SLICE_X9Y40          LUT6 (Prop_lut6_I5_O)        0.124    10.344 r  Driver_IIC0/inst/SDA_Out_i_3/O
                         net (fo=1, routed)           0.724    11.068    Driver_IIC0/inst/SDA_Out_i_3_n_0
    SLICE_X7Y41          LUT5 (Prop_lut5_I2_O)        0.124    11.192 r  Driver_IIC0/inst/SDA_Out_i_1/O
                         net (fo=1, routed)           0.000    11.192    Driver_IIC0/inst/SDA_Out_i_1_n_0
    SLICE_X7Y41          FDPE                                         r  Driver_IIC0/inst/SDA_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886    13.247    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.452    14.790    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.082    11.709 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    13.247    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.516    14.854    Driver_IIC0/inst/clk
    SLICE_X7Y41          FDPE                                         r  Driver_IIC0/inst/SDA_Out_reg/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.074    15.054    
    SLICE_X7Y41          FDPE (Setup_fdpe_C_D)        0.029    15.083    Driver_IIC0/inst/SDA_Out_reg
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -11.192    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             3.934ns  (required time - arrival time)
  Source:                 Driver_IIC0/inst/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/inst/bcnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.980ns  (logic 1.868ns (31.236%)  route 4.112ns (68.764%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.990     3.421    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.572     5.089    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.285     1.804 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.616     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.636     5.153    Driver_IIC0/inst/clk
    SLICE_X6Y42          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDCE (Prop_fdce_C_Q)         0.478     5.631 r  Driver_IIC0/inst/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.876     6.507    Driver_IIC0/inst/scl_cnt[6]
    SLICE_X8Y42          LUT3 (Prop_lut3_I2_O)        0.326     6.833 r  Driver_IIC0/inst/FSM_sequential_c_state[0]_i_8/O
                         net (fo=1, routed)           0.661     7.494    Driver_IIC0/inst/FSM_sequential_c_state[0]_i_8_n_0
    SLICE_X9Y42          LUT6 (Prop_lut6_I3_O)        0.332     7.826 r  Driver_IIC0/inst/FSM_sequential_c_state[0]_i_5/O
                         net (fo=4, routed)           0.655     8.481    Driver_IIC0/inst/FSM_sequential_c_state[0]_i_5_n_0
    SLICE_X11Y42         LUT5 (Prop_lut5_I4_O)        0.152     8.633 r  Driver_IIC0/inst/SDA_Dir_i_8/O
                         net (fo=1, routed)           0.571     9.204    Driver_IIC0/inst/SDA_Dir_i_8_n_0
    SLICE_X9Y42          LUT5 (Prop_lut5_I2_O)        0.332     9.536 r  Driver_IIC0/inst/SDA_Dir_i_5/O
                         net (fo=8, routed)           0.692    10.228    Driver_IIC0/inst/n_state[0]
    SLICE_X9Y41          LUT6 (Prop_lut6_I0_O)        0.124    10.352 r  Driver_IIC0/inst/bcnt[2]_i_3/O
                         net (fo=3, routed)           0.657    11.009    Driver_IIC0/inst/bcnt[2]_i_3_n_0
    SLICE_X8Y41          LUT5 (Prop_lut5_I3_O)        0.124    11.133 r  Driver_IIC0/inst/bcnt[0]_i_1/O
                         net (fo=1, routed)           0.000    11.133    Driver_IIC0/inst/bcnt[0]_i_1_n_0
    SLICE_X8Y41          FDCE                                         r  Driver_IIC0/inst/bcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886    13.247    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.452    14.790    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.082    11.709 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    13.247    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.515    14.853    Driver_IIC0/inst/clk
    SLICE_X8Y41          FDCE                                         r  Driver_IIC0/inst/bcnt_reg[0]/C
                         clock pessimism              0.259    15.112    
                         clock uncertainty           -0.074    15.038    
    SLICE_X8Y41          FDCE (Setup_fdce_C_D)        0.029    15.067    Driver_IIC0/inst/bcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                         -11.133    
  -------------------------------------------------------------------
                         slack                                  3.934    

Slack (MET) :             4.152ns  (required time - arrival time)
  Source:                 Driver_IIC0/inst/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/inst/bcnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.764ns  (logic 1.868ns (32.408%)  route 3.896ns (67.592%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.990     3.421    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.572     5.089    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.285     1.804 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.616     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.636     5.153    Driver_IIC0/inst/clk
    SLICE_X6Y42          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDCE (Prop_fdce_C_Q)         0.478     5.631 r  Driver_IIC0/inst/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.876     6.507    Driver_IIC0/inst/scl_cnt[6]
    SLICE_X8Y42          LUT3 (Prop_lut3_I2_O)        0.326     6.833 r  Driver_IIC0/inst/FSM_sequential_c_state[0]_i_8/O
                         net (fo=1, routed)           0.661     7.494    Driver_IIC0/inst/FSM_sequential_c_state[0]_i_8_n_0
    SLICE_X9Y42          LUT6 (Prop_lut6_I3_O)        0.332     7.826 r  Driver_IIC0/inst/FSM_sequential_c_state[0]_i_5/O
                         net (fo=4, routed)           0.655     8.481    Driver_IIC0/inst/FSM_sequential_c_state[0]_i_5_n_0
    SLICE_X11Y42         LUT5 (Prop_lut5_I4_O)        0.152     8.633 r  Driver_IIC0/inst/SDA_Dir_i_8/O
                         net (fo=1, routed)           0.571     9.204    Driver_IIC0/inst/SDA_Dir_i_8_n_0
    SLICE_X9Y42          LUT5 (Prop_lut5_I2_O)        0.332     9.536 r  Driver_IIC0/inst/SDA_Dir_i_5/O
                         net (fo=8, routed)           0.692    10.228    Driver_IIC0/inst/n_state[0]
    SLICE_X9Y41          LUT6 (Prop_lut6_I0_O)        0.124    10.352 r  Driver_IIC0/inst/bcnt[2]_i_3/O
                         net (fo=3, routed)           0.441    10.793    Driver_IIC0/inst/bcnt[2]_i_3_n_0
    SLICE_X8Y41          LUT6 (Prop_lut6_I4_O)        0.124    10.917 r  Driver_IIC0/inst/bcnt[1]_i_1/O
                         net (fo=1, routed)           0.000    10.917    Driver_IIC0/inst/bcnt[1]_i_1_n_0
    SLICE_X8Y41          FDCE                                         r  Driver_IIC0/inst/bcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886    13.247    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.452    14.790    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.082    11.709 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    13.247    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.515    14.853    Driver_IIC0/inst/clk
    SLICE_X8Y41          FDCE                                         r  Driver_IIC0/inst/bcnt_reg[1]/C
                         clock pessimism              0.259    15.112    
                         clock uncertainty           -0.074    15.038    
    SLICE_X8Y41          FDCE (Setup_fdce_C_D)        0.031    15.069    Driver_IIC0/inst/bcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -10.917    
  -------------------------------------------------------------------
                         slack                                  4.152    

Slack (MET) :             4.222ns  (required time - arrival time)
  Source:                 Driver_IIC0/inst/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/inst/bcnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.694ns  (logic 1.868ns (32.804%)  route 3.826ns (67.196%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.990     3.421    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.572     5.089    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.285     1.804 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.616     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.636     5.153    Driver_IIC0/inst/clk
    SLICE_X6Y42          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDCE (Prop_fdce_C_Q)         0.478     5.631 r  Driver_IIC0/inst/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.876     6.507    Driver_IIC0/inst/scl_cnt[6]
    SLICE_X8Y42          LUT3 (Prop_lut3_I2_O)        0.326     6.833 r  Driver_IIC0/inst/FSM_sequential_c_state[0]_i_8/O
                         net (fo=1, routed)           0.661     7.494    Driver_IIC0/inst/FSM_sequential_c_state[0]_i_8_n_0
    SLICE_X9Y42          LUT6 (Prop_lut6_I3_O)        0.332     7.826 r  Driver_IIC0/inst/FSM_sequential_c_state[0]_i_5/O
                         net (fo=4, routed)           0.655     8.481    Driver_IIC0/inst/FSM_sequential_c_state[0]_i_5_n_0
    SLICE_X11Y42         LUT5 (Prop_lut5_I4_O)        0.152     8.633 r  Driver_IIC0/inst/SDA_Dir_i_8/O
                         net (fo=1, routed)           0.571     9.204    Driver_IIC0/inst/SDA_Dir_i_8_n_0
    SLICE_X9Y42          LUT5 (Prop_lut5_I2_O)        0.332     9.536 r  Driver_IIC0/inst/SDA_Dir_i_5/O
                         net (fo=8, routed)           0.692    10.228    Driver_IIC0/inst/n_state[0]
    SLICE_X9Y41          LUT6 (Prop_lut6_I0_O)        0.124    10.352 r  Driver_IIC0/inst/bcnt[2]_i_3/O
                         net (fo=3, routed)           0.372    10.723    Driver_IIC0/inst/bcnt[2]_i_3_n_0
    SLICE_X8Y41          LUT6 (Prop_lut6_I4_O)        0.124    10.847 r  Driver_IIC0/inst/bcnt[2]_i_1/O
                         net (fo=1, routed)           0.000    10.847    Driver_IIC0/inst/bcnt[2]_i_1_n_0
    SLICE_X8Y41          FDCE                                         r  Driver_IIC0/inst/bcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886    13.247    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.452    14.790    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.082    11.709 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    13.247    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.515    14.853    Driver_IIC0/inst/clk
    SLICE_X8Y41          FDCE                                         r  Driver_IIC0/inst/bcnt_reg[2]/C
                         clock pessimism              0.259    15.112    
                         clock uncertainty           -0.074    15.038    
    SLICE_X8Y41          FDCE (Setup_fdce_C_D)        0.031    15.069    Driver_IIC0/inst/bcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -10.847    
  -------------------------------------------------------------------
                         slack                                  4.222    

Slack (MET) :             4.273ns  (required time - arrival time)
  Source:                 Driver_IIC0/inst/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/inst/SDA_Dir_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.357ns  (logic 1.737ns (32.423%)  route 3.620ns (67.577%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.990     3.421    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.572     5.089    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.285     1.804 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.616     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.636     5.153    Driver_IIC0/inst/clk
    SLICE_X6Y42          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDCE (Prop_fdce_C_Q)         0.478     5.631 r  Driver_IIC0/inst/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.876     6.507    Driver_IIC0/inst/scl_cnt[6]
    SLICE_X8Y42          LUT3 (Prop_lut3_I2_O)        0.326     6.833 r  Driver_IIC0/inst/FSM_sequential_c_state[0]_i_8/O
                         net (fo=1, routed)           0.661     7.494    Driver_IIC0/inst/FSM_sequential_c_state[0]_i_8_n_0
    SLICE_X9Y42          LUT6 (Prop_lut6_I3_O)        0.332     7.826 r  Driver_IIC0/inst/FSM_sequential_c_state[0]_i_5/O
                         net (fo=4, routed)           0.655     8.481    Driver_IIC0/inst/FSM_sequential_c_state[0]_i_5_n_0
    SLICE_X11Y42         LUT5 (Prop_lut5_I4_O)        0.152     8.633 r  Driver_IIC0/inst/SDA_Dir_i_8/O
                         net (fo=1, routed)           0.571     9.204    Driver_IIC0/inst/SDA_Dir_i_8_n_0
    SLICE_X9Y42          LUT5 (Prop_lut5_I2_O)        0.332     9.536 r  Driver_IIC0/inst/SDA_Dir_i_5/O
                         net (fo=8, routed)           0.467    10.003    Driver_IIC0/inst/n_state[0]
    SLICE_X8Y41          LUT4 (Prop_lut4_I3_O)        0.117    10.120 r  Driver_IIC0/inst/SDA_Dir_i_1/O
                         net (fo=1, routed)           0.391    10.510    Driver_IIC0/inst/SDA_Dir_i_1_n_0
    SLICE_X8Y41          FDPE                                         r  Driver_IIC0/inst/SDA_Dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886    13.247    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.452    14.790    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.082    11.709 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    13.247    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.515    14.853    Driver_IIC0/inst/clk
    SLICE_X8Y41          FDPE                                         r  Driver_IIC0/inst/SDA_Dir_reg/C
                         clock pessimism              0.259    15.112    
                         clock uncertainty           -0.074    15.038    
    SLICE_X8Y41          FDPE (Setup_fdpe_C_D)       -0.255    14.783    Driver_IIC0/inst/SDA_Dir_reg
  -------------------------------------------------------------------
                         required time                         14.783    
                         arrival time                         -10.510    
  -------------------------------------------------------------------
                         slack                                  4.273    

Slack (MET) :             5.478ns  (required time - arrival time)
  Source:                 Driver_IIC0/inst/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/inst/FSM_sequential_c_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 1.612ns (36.323%)  route 2.826ns (63.677%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.990     3.421    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.572     5.089    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.285     1.804 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.616     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.636     5.153    Driver_IIC0/inst/clk
    SLICE_X6Y42          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDCE (Prop_fdce_C_Q)         0.478     5.631 r  Driver_IIC0/inst/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.876     6.507    Driver_IIC0/inst/scl_cnt[6]
    SLICE_X8Y42          LUT3 (Prop_lut3_I2_O)        0.326     6.833 r  Driver_IIC0/inst/FSM_sequential_c_state[0]_i_8/O
                         net (fo=1, routed)           0.661     7.494    Driver_IIC0/inst/FSM_sequential_c_state[0]_i_8_n_0
    SLICE_X9Y42          LUT6 (Prop_lut6_I3_O)        0.332     7.826 r  Driver_IIC0/inst/FSM_sequential_c_state[0]_i_5/O
                         net (fo=4, routed)           0.457     8.283    Driver_IIC0/inst/FSM_sequential_c_state[0]_i_5_n_0
    SLICE_X9Y42          LUT5 (Prop_lut5_I4_O)        0.150     8.433 r  Driver_IIC0/inst/FSM_sequential_c_state[0]_i_2/O
                         net (fo=1, routed)           0.832     9.265    Driver_IIC0/inst/FSM_sequential_c_state[0]_i_2_n_0
    SLICE_X9Y41          LUT5 (Prop_lut5_I0_O)        0.326     9.591 r  Driver_IIC0/inst/FSM_sequential_c_state[0]_i_1/O
                         net (fo=1, routed)           0.000     9.591    Driver_IIC0/inst/n_state__0[0]
    SLICE_X9Y41          FDCE                                         r  Driver_IIC0/inst/FSM_sequential_c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886    13.247    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.452    14.790    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.082    11.709 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    13.247    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.515    14.853    Driver_IIC0/inst/clk
    SLICE_X9Y41          FDCE                                         r  Driver_IIC0/inst/FSM_sequential_c_state_reg[0]/C
                         clock pessimism              0.259    15.112    
                         clock uncertainty           -0.074    15.038    
    SLICE_X9Y41          FDCE (Setup_fdce_C_D)        0.031    15.069    Driver_IIC0/inst/FSM_sequential_c_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                          -9.591    
  -------------------------------------------------------------------
                         slack                                  5.478    

Slack (MET) :             5.479ns  (required time - arrival time)
  Source:                 Driver_IIC0/inst/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/inst/FSM_sequential_c_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.437ns  (logic 1.551ns (34.952%)  route 2.886ns (65.048%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.990     3.421    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.572     5.089    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.285     1.804 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.616     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.636     5.153    Driver_IIC0/inst/clk
    SLICE_X7Y41          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDCE (Prop_fdce_C_Q)         0.419     5.572 f  Driver_IIC0/inst/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.880     6.452    Driver_IIC0/inst/scl_cnt[3]
    SLICE_X7Y42          LUT4 (Prop_lut4_I3_O)        0.324     6.776 f  Driver_IIC0/inst/IIC_Busy_INST_0_i_3/O
                         net (fo=2, routed)           0.282     7.058    Driver_IIC0/inst/IIC_Busy_INST_0_i_3_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I5_O)        0.332     7.390 f  Driver_IIC0/inst/IIC_Busy_INST_0_i_1/O
                         net (fo=21, routed)          0.802     8.192    Driver_IIC0/inst/IIC_Busy_INST_0_i_1_n_0
    SLICE_X9Y41          LUT5 (Prop_lut5_I2_O)        0.150     8.342 r  Driver_IIC0/inst/FSM_sequential_c_state[2]_i_2/O
                         net (fo=2, routed)           0.922     9.264    Driver_IIC0/inst/FSM_sequential_c_state[2]_i_2_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I1_O)        0.326     9.590 r  Driver_IIC0/inst/FSM_sequential_c_state[1]_i_1/O
                         net (fo=1, routed)           0.000     9.590    Driver_IIC0/inst/n_state__0[1]
    SLICE_X11Y41         FDCE                                         r  Driver_IIC0/inst/FSM_sequential_c_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886    13.247    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.452    14.790    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.082    11.709 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    13.247    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.515    14.853    Driver_IIC0/inst/clk
    SLICE_X11Y41         FDCE                                         r  Driver_IIC0/inst/FSM_sequential_c_state_reg[1]/C
                         clock pessimism              0.259    15.112    
                         clock uncertainty           -0.074    15.038    
    SLICE_X11Y41         FDCE (Setup_fdce_C_D)        0.031    15.069    Driver_IIC0/inst/FSM_sequential_c_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                          -9.590    
  -------------------------------------------------------------------
                         slack                                  5.479    

Slack (MET) :             5.829ns  (required time - arrival time)
  Source:                 Driver_IIC0/inst/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/inst/FSM_sequential_c_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.085ns  (logic 1.323ns (32.384%)  route 2.762ns (67.616%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.990     3.421    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.572     5.089    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.285     1.804 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.616     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.636     5.153    Driver_IIC0/inst/clk
    SLICE_X7Y41          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDCE (Prop_fdce_C_Q)         0.419     5.572 f  Driver_IIC0/inst/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.880     6.452    Driver_IIC0/inst/scl_cnt[3]
    SLICE_X7Y42          LUT4 (Prop_lut4_I3_O)        0.324     6.776 f  Driver_IIC0/inst/IIC_Busy_INST_0_i_3/O
                         net (fo=2, routed)           0.282     7.058    Driver_IIC0/inst/IIC_Busy_INST_0_i_3_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I5_O)        0.332     7.390 f  Driver_IIC0/inst/IIC_Busy_INST_0_i_1/O
                         net (fo=21, routed)          1.026     8.416    Driver_IIC0/inst/IIC_Busy_INST_0_i_1_n_0
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.124     8.540 r  Driver_IIC0/inst/FSM_sequential_c_state[2]_i_3/O
                         net (fo=1, routed)           0.574     9.114    Driver_IIC0/inst/FSM_sequential_c_state[2]_i_3_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I2_O)        0.124     9.238 r  Driver_IIC0/inst/FSM_sequential_c_state[2]_i_1/O
                         net (fo=1, routed)           0.000     9.238    Driver_IIC0/inst/n_state__0[2]
    SLICE_X11Y41         FDCE                                         r  Driver_IIC0/inst/FSM_sequential_c_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886    13.247    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.452    14.790    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.082    11.709 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    13.247    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.515    14.853    Driver_IIC0/inst/clk
    SLICE_X11Y41         FDCE                                         r  Driver_IIC0/inst/FSM_sequential_c_state_reg[2]/C
                         clock pessimism              0.259    15.112    
                         clock uncertainty           -0.074    15.038    
    SLICE_X11Y41         FDCE (Setup_fdce_C_D)        0.029    15.067    Driver_IIC0/inst/FSM_sequential_c_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                          -9.238    
  -------------------------------------------------------------------
                         slack                                  5.829    

Slack (MET) :             6.111ns  (required time - arrival time)
  Source:                 Driver_IIC0/inst/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/inst/FSM_sequential_c_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 1.323ns (34.313%)  route 2.533ns (65.687%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.990     3.421    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.572     5.089    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.285     1.804 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.616     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.636     5.153    Driver_IIC0/inst/clk
    SLICE_X7Y41          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDCE (Prop_fdce_C_Q)         0.419     5.572 r  Driver_IIC0/inst/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.880     6.452    Driver_IIC0/inst/scl_cnt[3]
    SLICE_X7Y42          LUT4 (Prop_lut4_I3_O)        0.324     6.776 r  Driver_IIC0/inst/IIC_Busy_INST_0_i_3/O
                         net (fo=2, routed)           0.282     7.058    Driver_IIC0/inst/IIC_Busy_INST_0_i_3_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I5_O)        0.332     7.390 r  Driver_IIC0/inst/IIC_Busy_INST_0_i_1/O
                         net (fo=21, routed)          0.709     8.100    Driver_IIC0/inst/IIC_Busy_INST_0_i_1_n_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     8.224 r  Driver_IIC0/inst/FSM_sequential_c_state[3]_i_2/O
                         net (fo=1, routed)           0.661     8.885    Driver_IIC0/inst/FSM_sequential_c_state[3]_i_2_n_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I5_O)        0.124     9.009 r  Driver_IIC0/inst/FSM_sequential_c_state[3]_i_1/O
                         net (fo=1, routed)           0.000     9.009    Driver_IIC0/inst/n_state__0[3]
    SLICE_X10Y42         FDCE                                         r  Driver_IIC0/inst/FSM_sequential_c_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886    13.247    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.452    14.790    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.082    11.709 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    13.247    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.515    14.853    Driver_IIC0/inst/clk
    SLICE_X10Y42         FDCE                                         r  Driver_IIC0/inst/FSM_sequential_c_state_reg[3]/C
                         clock pessimism              0.259    15.112    
                         clock uncertainty           -0.074    15.038    
    SLICE_X10Y42         FDCE (Setup_fdce_C_D)        0.081    15.119    Driver_IIC0/inst/FSM_sequential_c_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                  6.111    

Slack (MET) :             6.287ns  (required time - arrival time)
  Source:                 Driver_IIC0/inst/scl_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/inst/scl_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 0.963ns (26.251%)  route 2.705ns (73.749%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.990     3.421    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.572     5.089    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.285     1.804 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.616     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.634     5.151    Driver_IIC0/inst/clk
    SLICE_X8Y42          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDCE (Prop_fdce_C_Q)         0.419     5.570 f  Driver_IIC0/inst/scl_cnt_reg[8]/Q
                         net (fo=7, routed)           1.133     6.703    Driver_IIC0/inst/scl_cnt[8]
    SLICE_X8Y42          LUT5 (Prop_lut5_I1_O)        0.296     6.999 f  Driver_IIC0/inst/scl_cnt[9]_i_4/O
                         net (fo=1, routed)           0.434     7.433    Driver_IIC0/inst/scl_cnt[9]_i_4_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I5_O)        0.124     7.557 r  Driver_IIC0/inst/scl_cnt[9]_i_2/O
                         net (fo=10, routed)          1.139     8.695    Driver_IIC0/inst/scl_cnt1
    SLICE_X8Y42          LUT3 (Prop_lut3_I0_O)        0.124     8.819 r  Driver_IIC0/inst/scl_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     8.819    Driver_IIC0/inst/scl_cnt[1]_i_1_n_0
    SLICE_X8Y42          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886    13.247    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.452    14.790    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.082    11.709 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    13.247    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.515    14.853    Driver_IIC0/inst/clk
    SLICE_X8Y42          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[1]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.074    15.077    
    SLICE_X8Y42          FDCE (Setup_fdce_C_D)        0.029    15.106    Driver_IIC0/inst/scl_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                          -8.819    
  -------------------------------------------------------------------
                         slack                                  6.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Driver_IIC0/inst/iic_wr_en_r0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/inst/iicwr_req_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.630     0.830    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.529     1.384    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.031     0.353 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.477     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.566     1.421    Driver_IIC0/inst/clk
    SLICE_X10Y43         FDCE                                         r  Driver_IIC0/inst/iic_wr_en_r0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDCE (Prop_fdce_C_Q)         0.148     1.569 r  Driver_IIC0/inst/iic_wr_en_r0_reg/Q
                         net (fo=2, routed)           0.073     1.642    Driver_IIC0/inst/iic_wr_en_r0
    SLICE_X10Y43         LUT4 (Prop_lut4_I1_O)        0.098     1.740 r  Driver_IIC0/inst/iicwr_req_i_1/O
                         net (fo=1, routed)           0.000     1.740    Driver_IIC0/inst/iicwr_req_i_1_n_0
    SLICE_X10Y43         FDCE                                         r  Driver_IIC0/inst/iicwr_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.795     1.894    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.344     0.550 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.521     1.070    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.836     1.935    Driver_IIC0/inst/clk
    SLICE_X10Y43         FDCE                                         r  Driver_IIC0/inst/iicwr_req_reg/C
                         clock pessimism             -0.514     1.421    
    SLICE_X10Y43         FDCE (Hold_fdce_C_D)         0.120     1.541    Driver_IIC0/inst/iicwr_req_reg
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 Driver_IIC0/inst/scl_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/inst/scl_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.761%)  route 0.195ns (51.239%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.630     0.830    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.529     1.384    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.031     0.353 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.477     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.567     1.422    Driver_IIC0/inst/clk
    SLICE_X7Y41          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDCE (Prop_fdce_C_Q)         0.141     1.563 r  Driver_IIC0/inst/scl_cnt_reg[2]/Q
                         net (fo=9, routed)           0.195     1.759    Driver_IIC0/inst/scl_cnt[2]
    SLICE_X6Y42          LUT6 (Prop_lut6_I5_O)        0.045     1.804 r  Driver_IIC0/inst/scl_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.804    Driver_IIC0/inst/scl_cnt[4]_i_1_n_0
    SLICE_X6Y42          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.795     1.894    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.344     0.550 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.521     1.070    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.837     1.936    Driver_IIC0/inst/clk
    SLICE_X6Y42          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[4]/C
                         clock pessimism             -0.498     1.438    
    SLICE_X6Y42          FDCE (Hold_fdce_C_D)         0.120     1.558    Driver_IIC0/inst/scl_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Driver_IIC0/inst/SDA_Out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/inst/SDA_Out_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.300%)  route 0.170ns (47.700%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.630     0.830    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.529     1.384    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.031     0.353 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.477     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.567     1.422    Driver_IIC0/inst/clk
    SLICE_X7Y41          FDPE                                         r  Driver_IIC0/inst/SDA_Out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDPE (Prop_fdpe_C_Q)         0.141     1.563 r  Driver_IIC0/inst/SDA_Out_reg/Q
                         net (fo=2, routed)           0.170     1.733    Driver_IIC0/inst/SDA_Out
    SLICE_X7Y41          LUT5 (Prop_lut5_I4_O)        0.045     1.778 r  Driver_IIC0/inst/SDA_Out_i_1/O
                         net (fo=1, routed)           0.000     1.778    Driver_IIC0/inst/SDA_Out_i_1_n_0
    SLICE_X7Y41          FDPE                                         r  Driver_IIC0/inst/SDA_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.795     1.894    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.344     0.550 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.521     1.070    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.837     1.936    Driver_IIC0/inst/clk
    SLICE_X7Y41          FDPE                                         r  Driver_IIC0/inst/SDA_Out_reg/C
                         clock pessimism             -0.514     1.422    
    SLICE_X7Y41          FDPE (Hold_fdpe_C_D)         0.091     1.513    Driver_IIC0/inst/SDA_Out_reg
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Driver_IIC0/inst/scl_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/inst/scl_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.428%)  route 0.206ns (52.572%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.630     0.830    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.529     1.384    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.031     0.353 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.477     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.567     1.422    Driver_IIC0/inst/clk
    SLICE_X7Y41          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDCE (Prop_fdce_C_Q)         0.141     1.563 r  Driver_IIC0/inst/scl_cnt_reg[0]/Q
                         net (fo=10, routed)          0.206     1.769    Driver_IIC0/inst/scl_cnt[0]
    SLICE_X8Y42          LUT3 (Prop_lut3_I2_O)        0.045     1.814 r  Driver_IIC0/inst/scl_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.814    Driver_IIC0/inst/scl_cnt[1]_i_1_n_0
    SLICE_X8Y42          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.795     1.894    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.344     0.550 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.521     1.070    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.835     1.934    Driver_IIC0/inst/clk
    SLICE_X8Y42          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[1]/C
                         clock pessimism             -0.478     1.456    
    SLICE_X8Y42          FDCE (Hold_fdce_C_D)         0.091     1.547    Driver_IIC0/inst/scl_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Driver_IIC0/inst/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/inst/FSM_sequential_c_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.890%)  route 0.219ns (54.110%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.630     0.830    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.529     1.384    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.031     0.353 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.477     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.565     1.420    Driver_IIC0/inst/clk
    SLICE_X11Y41         FDCE                                         r  Driver_IIC0/inst/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDCE (Prop_fdce_C_Q)         0.141     1.561 f  Driver_IIC0/inst/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.219     1.780    Driver_IIC0/inst/c_state[1]
    SLICE_X10Y42         LUT6 (Prop_lut6_I0_O)        0.045     1.825 r  Driver_IIC0/inst/FSM_sequential_c_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.825    Driver_IIC0/inst/n_state__0[3]
    SLICE_X10Y42         FDCE                                         r  Driver_IIC0/inst/FSM_sequential_c_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.795     1.894    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.344     0.550 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.521     1.070    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.835     1.934    Driver_IIC0/inst/clk
    SLICE_X10Y42         FDCE                                         r  Driver_IIC0/inst/FSM_sequential_c_state_reg[3]/C
                         clock pessimism             -0.498     1.436    
    SLICE_X10Y42         FDCE (Hold_fdce_C_D)         0.121     1.557    Driver_IIC0/inst/FSM_sequential_c_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 Driver_IIC0/inst/scl_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/inst/scl_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.190ns (50.019%)  route 0.190ns (49.981%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.630     0.830    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.529     1.384    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.031     0.353 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.477     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.567     1.422    Driver_IIC0/inst/clk
    SLICE_X7Y41          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDCE (Prop_fdce_C_Q)         0.141     1.563 r  Driver_IIC0/inst/scl_cnt_reg[2]/Q
                         net (fo=9, routed)           0.190     1.753    Driver_IIC0/inst/scl_cnt[2]
    SLICE_X7Y41          LUT5 (Prop_lut5_I2_O)        0.049     1.802 r  Driver_IIC0/inst/scl_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.802    Driver_IIC0/inst/scl_cnt[3]_i_1_n_0
    SLICE_X7Y41          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.795     1.894    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.344     0.550 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.521     1.070    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.837     1.936    Driver_IIC0/inst/clk
    SLICE_X7Y41          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[3]/C
                         clock pessimism             -0.514     1.422    
    SLICE_X7Y41          FDCE (Hold_fdce_C_D)         0.107     1.529    Driver_IIC0/inst/scl_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 Driver_IIC0/inst/scl_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/inst/scl_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.190ns (49.259%)  route 0.196ns (50.741%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.630     0.830    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.529     1.384    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.031     0.353 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.477     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.565     1.420    Driver_IIC0/inst/clk
    SLICE_X8Y42          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDCE (Prop_fdce_C_Q)         0.141     1.561 r  Driver_IIC0/inst/scl_cnt_reg[7]/Q
                         net (fo=7, routed)           0.196     1.757    Driver_IIC0/inst/scl_cnt[7]
    SLICE_X8Y42          LUT5 (Prop_lut5_I2_O)        0.049     1.806 r  Driver_IIC0/inst/scl_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.806    Driver_IIC0/inst/scl_cnt[8]_i_1_n_0
    SLICE_X8Y42          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.795     1.894    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.344     0.550 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.521     1.070    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.835     1.934    Driver_IIC0/inst/clk
    SLICE_X8Y42          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[8]/C
                         clock pessimism             -0.514     1.420    
    SLICE_X8Y42          FDCE (Hold_fdce_C_D)         0.107     1.527    Driver_IIC0/inst/scl_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 Driver_IIC0/inst/iic_wr_en_r0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/inst/iic_wr_en_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.148ns (52.572%)  route 0.134ns (47.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.630     0.830    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.529     1.384    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.031     0.353 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.477     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.566     1.421    Driver_IIC0/inst/clk
    SLICE_X10Y43         FDCE                                         r  Driver_IIC0/inst/iic_wr_en_r0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDCE (Prop_fdce_C_Q)         0.148     1.569 r  Driver_IIC0/inst/iic_wr_en_r0_reg/Q
                         net (fo=2, routed)           0.134     1.703    Driver_IIC0/inst/iic_wr_en_r0
    SLICE_X10Y43         FDCE                                         r  Driver_IIC0/inst/iic_wr_en_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.795     1.894    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.344     0.550 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.521     1.070    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.836     1.935    Driver_IIC0/inst/clk
    SLICE_X10Y43         FDCE                                         r  Driver_IIC0/inst/iic_wr_en_r1_reg/C
                         clock pessimism             -0.514     1.421    
    SLICE_X10Y43         FDCE (Hold_fdce_C_D)        -0.001     1.420    Driver_IIC0/inst/iic_wr_en_r1_reg
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 Driver_IIC0/inst/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/inst/scl_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.247ns (60.429%)  route 0.162ns (39.571%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.630     0.830    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.529     1.384    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.031     0.353 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.477     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.567     1.422    Driver_IIC0/inst/clk
    SLICE_X6Y42          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDCE (Prop_fdce_C_Q)         0.148     1.570 r  Driver_IIC0/inst/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.162     1.732    Driver_IIC0/inst/scl_cnt[6]
    SLICE_X8Y42          LUT6 (Prop_lut6_I3_O)        0.099     1.831 r  Driver_IIC0/inst/scl_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.831    Driver_IIC0/inst/scl_cnt[9]_i_1_n_0
    SLICE_X8Y42          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.795     1.894    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.344     0.550 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.521     1.070    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.835     1.934    Driver_IIC0/inst/clk
    SLICE_X8Y42          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[9]/C
                         clock pessimism             -0.478     1.456    
    SLICE_X8Y42          FDCE (Hold_fdce_C_D)         0.092     1.548    Driver_IIC0/inst/scl_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 Driver_IIC0/inst/scl_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/inst/scl_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.487%)  route 0.190ns (50.513%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.630     0.830    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.529     1.384    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.031     0.353 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.477     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.567     1.422    Driver_IIC0/inst/clk
    SLICE_X7Y41          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDCE (Prop_fdce_C_Q)         0.141     1.563 r  Driver_IIC0/inst/scl_cnt_reg[2]/Q
                         net (fo=9, routed)           0.190     1.753    Driver_IIC0/inst/scl_cnt[2]
    SLICE_X7Y41          LUT4 (Prop_lut4_I1_O)        0.045     1.798 r  Driver_IIC0/inst/scl_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.798    Driver_IIC0/inst/scl_cnt[2]_i_1_n_0
    SLICE_X7Y41          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.795     1.894    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.344     0.550 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.521     1.070    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.837     1.936    Driver_IIC0/inst/clk
    SLICE_X7Y41          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[2]/C
                         clock pessimism             -0.514     1.422    
    SLICE_X7Y41          FDCE (Hold_fdce_C_D)         0.092     1.514    Driver_IIC0/inst/scl_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.284    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6   clk_10/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  clk_10/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X9Y41     Driver_IIC0/inst/FSM_sequential_c_state_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X11Y41    Driver_IIC0/inst/FSM_sequential_c_state_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X11Y41    Driver_IIC0/inst/FSM_sequential_c_state_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X10Y42    Driver_IIC0/inst/FSM_sequential_c_state_reg[3]/C
Min Period        n/a     FDPE/C             n/a            1.000         10.000      9.000      SLICE_X8Y41     Driver_IIC0/inst/SDA_Dir_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         10.000      9.000      SLICE_X7Y41     Driver_IIC0/inst/SDA_Out_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X8Y41     Driver_IIC0/inst/bcnt_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X8Y41     Driver_IIC0/inst/bcnt_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  clk_10/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X9Y41     Driver_IIC0/inst/FSM_sequential_c_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X11Y41    Driver_IIC0/inst/FSM_sequential_c_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X11Y41    Driver_IIC0/inst/FSM_sequential_c_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X10Y42    Driver_IIC0/inst/FSM_sequential_c_state_reg[3]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         5.000       4.500      SLICE_X8Y41     Driver_IIC0/inst/SDA_Dir_reg/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         5.000       4.500      SLICE_X7Y41     Driver_IIC0/inst/SDA_Out_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X8Y41     Driver_IIC0/inst/bcnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X8Y41     Driver_IIC0/inst/bcnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X8Y41     Driver_IIC0/inst/bcnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X10Y43    Driver_IIC0/inst/iic_wr_en_r0_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X9Y41     Driver_IIC0/inst/FSM_sequential_c_state_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X11Y41    Driver_IIC0/inst/FSM_sequential_c_state_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X11Y41    Driver_IIC0/inst/FSM_sequential_c_state_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X10Y42    Driver_IIC0/inst/FSM_sequential_c_state_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         5.000       4.500      SLICE_X8Y41     Driver_IIC0/inst/SDA_Dir_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X8Y41     Driver_IIC0/inst/bcnt_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X8Y41     Driver_IIC0/inst/bcnt_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X8Y41     Driver_IIC0/inst/bcnt_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X10Y42    Driver_IIC0/inst/iicrd_req_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X8Y42     Driver_IIC0/inst/scl_cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.749ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.720ns  (logic 1.644ns (44.196%)  route 2.076ns (55.804%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 9.842 - 5.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.990     3.421    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.572     5.089    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.285     1.804 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.616     3.421    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619     5.136    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y24          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518     5.654 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.803     6.457    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X2Y24          LUT2 (Prop_lut2_I1_O)        0.124     6.581 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.581    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.094 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.103    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.260 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.455     7.715    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y27          LUT5 (Prop_lut5_I4_O)        0.332     8.047 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.809     8.856    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X9Y28          FDSE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886     8.247    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     8.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.452     9.790    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.082     6.709 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538     8.247    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.338 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     9.842    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y28          FDSE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/C
                         clock pessimism              0.259    10.101    
                         clock uncertainty           -0.067    10.034    
    SLICE_X9Y28          FDSE (Setup_fdse_C_S)       -0.429     9.605    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          9.605    
                         arrival time                          -8.856    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.720ns  (logic 1.644ns (44.196%)  route 2.076ns (55.804%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 9.842 - 5.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.990     3.421    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.572     5.089    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.285     1.804 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.616     3.421    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619     5.136    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y24          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518     5.654 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.803     6.457    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X2Y24          LUT2 (Prop_lut2_I1_O)        0.124     6.581 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.581    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.094 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.103    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.260 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.455     7.715    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y27          LUT5 (Prop_lut5_I4_O)        0.332     8.047 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.809     8.856    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X9Y28          FDSE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886     8.247    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     8.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.452     9.790    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.082     6.709 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538     8.247    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.338 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     9.842    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y28          FDSE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/C
                         clock pessimism              0.259    10.101    
                         clock uncertainty           -0.067    10.034    
    SLICE_X9Y28          FDSE (Setup_fdse_C_S)       -0.429     9.605    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          9.605    
                         arrival time                          -8.856    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.720ns  (logic 1.644ns (44.196%)  route 2.076ns (55.804%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 9.842 - 5.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.990     3.421    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.572     5.089    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.285     1.804 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.616     3.421    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619     5.136    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y24          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518     5.654 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.803     6.457    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X2Y24          LUT2 (Prop_lut2_I1_O)        0.124     6.581 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.581    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.094 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.103    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.260 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.455     7.715    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y27          LUT5 (Prop_lut5_I4_O)        0.332     8.047 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.809     8.856    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X9Y28          FDSE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886     8.247    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     8.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.452     9.790    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.082     6.709 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538     8.247    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.338 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     9.842    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y28          FDSE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/C
                         clock pessimism              0.259    10.101    
                         clock uncertainty           -0.067    10.034    
    SLICE_X9Y28          FDSE (Setup_fdse_C_S)       -0.429     9.605    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          9.605    
                         arrival time                          -8.856    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 0.828ns (22.767%)  route 2.809ns (77.233%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 9.842 - 5.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.990     3.421    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.572     5.089    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.285     1.804 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.616     3.421    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617     5.134    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y25          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456     5.590 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/Q
                         net (fo=2, routed)           0.810     6.400    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/acc_cnt[16]
    SLICE_X5Y26          LUT4 (Prop_lut4_I1_O)        0.124     6.524 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4/O
                         net (fo=1, routed)           0.401     6.925    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I4_O)        0.124     7.049 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2/O
                         net (fo=1, routed)           0.586     7.635    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I4_O)        0.124     7.759 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=59, routed)          1.012     8.771    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886     8.247    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     8.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.452     9.790    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.082     6.709 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538     8.247    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.338 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     9.842    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]/C
                         clock pessimism              0.259    10.101    
                         clock uncertainty           -0.067    10.034    
    SLICE_X1Y26          FDRE (Setup_fdre_C_R)       -0.429     9.605    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]
  -------------------------------------------------------------------
                         required time                          9.605    
                         arrival time                          -8.771    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 0.828ns (22.767%)  route 2.809ns (77.233%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 9.842 - 5.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.990     3.421    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.572     5.089    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.285     1.804 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.616     3.421    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617     5.134    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y25          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456     5.590 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/Q
                         net (fo=2, routed)           0.810     6.400    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/acc_cnt[16]
    SLICE_X5Y26          LUT4 (Prop_lut4_I1_O)        0.124     6.524 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4/O
                         net (fo=1, routed)           0.401     6.925    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I4_O)        0.124     7.049 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2/O
                         net (fo=1, routed)           0.586     7.635    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I4_O)        0.124     7.759 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=59, routed)          1.012     8.771    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886     8.247    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     8.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.452     9.790    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.082     6.709 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538     8.247    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.338 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     9.842    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]/C
                         clock pessimism              0.259    10.101    
                         clock uncertainty           -0.067    10.034    
    SLICE_X1Y26          FDRE (Setup_fdre_C_R)       -0.429     9.605    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]
  -------------------------------------------------------------------
                         required time                          9.605    
                         arrival time                          -8.771    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 0.828ns (22.767%)  route 2.809ns (77.233%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 9.842 - 5.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.990     3.421    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.572     5.089    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.285     1.804 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.616     3.421    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617     5.134    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y25          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456     5.590 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/Q
                         net (fo=2, routed)           0.810     6.400    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/acc_cnt[16]
    SLICE_X5Y26          LUT4 (Prop_lut4_I1_O)        0.124     6.524 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4/O
                         net (fo=1, routed)           0.401     6.925    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I4_O)        0.124     7.049 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2/O
                         net (fo=1, routed)           0.586     7.635    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I4_O)        0.124     7.759 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=59, routed)          1.012     8.771    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886     8.247    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     8.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.452     9.790    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.082     6.709 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538     8.247    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.338 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     9.842    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]/C
                         clock pessimism              0.259    10.101    
                         clock uncertainty           -0.067    10.034    
    SLICE_X1Y26          FDRE (Setup_fdre_C_R)       -0.429     9.605    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]
  -------------------------------------------------------------------
                         required time                          9.605    
                         arrival time                          -8.771    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 0.828ns (22.767%)  route 2.809ns (77.233%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 9.842 - 5.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.990     3.421    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.572     5.089    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.285     1.804 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.616     3.421    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617     5.134    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y25          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456     5.590 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/Q
                         net (fo=2, routed)           0.810     6.400    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/acc_cnt[16]
    SLICE_X5Y26          LUT4 (Prop_lut4_I1_O)        0.124     6.524 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4/O
                         net (fo=1, routed)           0.401     6.925    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I4_O)        0.124     7.049 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2/O
                         net (fo=1, routed)           0.586     7.635    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I4_O)        0.124     7.759 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=59, routed)          1.012     8.771    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886     8.247    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     8.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.452     9.790    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.082     6.709 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538     8.247    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.338 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     9.842    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/C
                         clock pessimism              0.259    10.101    
                         clock uncertainty           -0.067    10.034    
    SLICE_X1Y26          FDRE (Setup_fdre_C_R)       -0.429     9.605    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]
  -------------------------------------------------------------------
                         required time                          9.605    
                         arrival time                          -8.771    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.852ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 0.966ns (25.090%)  route 2.884ns (74.910%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 9.839 - 5.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.990     3.421    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.572     5.089    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.285     1.804 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.616     3.421    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621     5.138    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y28          FDSE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDSE (Prop_fdse_C_Q)         0.419     5.557 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/Q
                         net (fo=3, routed)           0.607     6.164    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg_n_0_[11]
    SLICE_X9Y26          LUT5 (Prop_lut5_I1_O)        0.299     6.463 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state[2]_i_4/O
                         net (fo=1, routed)           0.641     7.104    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state[2]_i_4_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124     7.228 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state[2]_i_2/O
                         net (fo=4, routed)           0.987     8.215    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state[2]_i_2_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.339 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_2/O
                         net (fo=13, routed)          0.649     8.988    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/wait_cnt
    SLICE_X9Y26          FDSE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886     8.247    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     8.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.452     9.790    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.082     6.709 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538     8.247    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.338 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.501     9.839    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y26          FDSE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/C
                         clock pessimism              0.273    10.112    
                         clock uncertainty           -0.067    10.045    
    SLICE_X9Y26          FDSE (Setup_fdse_C_CE)      -0.205     9.840    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.840    
                         arrival time                          -8.988    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.852ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 0.966ns (25.090%)  route 2.884ns (74.910%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 9.839 - 5.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.990     3.421    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.572     5.089    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.285     1.804 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.616     3.421    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621     5.138    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y28          FDSE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDSE (Prop_fdse_C_Q)         0.419     5.557 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/Q
                         net (fo=3, routed)           0.607     6.164    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg_n_0_[11]
    SLICE_X9Y26          LUT5 (Prop_lut5_I1_O)        0.299     6.463 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state[2]_i_4/O
                         net (fo=1, routed)           0.641     7.104    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state[2]_i_4_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124     7.228 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state[2]_i_2/O
                         net (fo=4, routed)           0.987     8.215    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state[2]_i_2_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.339 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_2/O
                         net (fo=13, routed)          0.649     8.988    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/wait_cnt
    SLICE_X9Y26          FDSE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886     8.247    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     8.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.452     9.790    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.082     6.709 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538     8.247    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.338 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.501     9.839    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y26          FDSE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/C
                         clock pessimism              0.273    10.112    
                         clock uncertainty           -0.067    10.045    
    SLICE_X9Y26          FDSE (Setup_fdse_C_CE)      -0.205     9.840    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.840    
                         arrival time                          -8.988    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.852ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 0.966ns (25.090%)  route 2.884ns (74.910%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 9.839 - 5.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.990     3.421    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.572     5.089    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.285     1.804 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.616     3.421    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621     5.138    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y28          FDSE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDSE (Prop_fdse_C_Q)         0.419     5.557 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/Q
                         net (fo=3, routed)           0.607     6.164    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg_n_0_[11]
    SLICE_X9Y26          LUT5 (Prop_lut5_I1_O)        0.299     6.463 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state[2]_i_4/O
                         net (fo=1, routed)           0.641     7.104    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state[2]_i_4_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124     7.228 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state[2]_i_2/O
                         net (fo=4, routed)           0.987     8.215    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state[2]_i_2_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.339 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_2/O
                         net (fo=13, routed)          0.649     8.988    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/wait_cnt
    SLICE_X9Y26          FDSE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886     8.247    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     8.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.452     9.790    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.082     6.709 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538     8.247    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.338 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.501     9.839    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y26          FDSE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/C
                         clock pessimism              0.273    10.112    
                         clock uncertainty           -0.067    10.045    
    SLICE_X9Y26          FDSE (Setup_fdse_C_CE)      -0.205     9.840    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.840    
                         arrival time                          -8.988    
  -------------------------------------------------------------------
                         slack                                  0.852    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.533%)  route 0.113ns (44.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.630     0.830    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.529     1.384    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.031     0.353 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.477     0.830    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558     1.413    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141     1.554 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[6]/Q
                         net (fo=2, routed)           0.113     1.667    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[6]
    SLICE_X3Y23          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.795     1.894    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.344     0.550 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.521     1.070    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824     1.923    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y23          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
                         clock pessimism             -0.497     1.426    
    SLICE_X3Y23          FDRE (Hold_fdre_C_D)         0.072     1.498    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.098%)  route 0.110ns (43.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.630     0.830    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.529     1.384    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.031     0.353 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.477     0.830    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560     1.415    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y22          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     1.556 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]/Q
                         net (fo=2, routed)           0.110     1.666    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]
    SLICE_X3Y23          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.795     1.894    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.344     0.550 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.521     1.070    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824     1.923    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y23          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[0]/C
                         clock pessimism             -0.497     1.426    
    SLICE_X3Y23          FDRE (Hold_fdre_C_D)         0.070     1.496    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.630     0.830    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.529     1.384    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.031     0.353 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.477     0.830    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558     1.413    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141     1.554 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[5]/Q
                         net (fo=2, routed)           0.114     1.668    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[5]
    SLICE_X3Y23          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.795     1.894    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.344     0.550 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.521     1.070    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824     1.923    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y23          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[5]/C
                         clock pessimism             -0.497     1.426    
    SLICE_X3Y23          FDRE (Hold_fdre_C_D)         0.070     1.496    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.req_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.695%)  route 0.117ns (45.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.630     0.830    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.529     1.384    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.031     0.353 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.477     0.830    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560     1.415    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y22          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.req_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141     1.556 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.req_i_reg/Q
                         net (fo=10, routed)          0.117     1.673    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/req_i
    SLICE_X0Y22          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.795     1.894    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.344     0.550 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.521     1.070    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826     1.925    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y22          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[0]/C
                         clock pessimism             -0.497     1.428    
    SLICE_X0Y22          FDRE (Hold_fdre_C_D)         0.070     1.498    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.921%)  route 0.111ns (44.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.630     0.830    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.529     1.384    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.031     0.353 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.477     0.830    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560     1.415    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y22          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     1.556 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[2]/Q
                         net (fo=2, routed)           0.111     1.667    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[2]
    SLICE_X3Y23          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.795     1.894    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.344     0.550 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.521     1.070    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824     1.923    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y23          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                         clock pessimism             -0.497     1.426    
    SLICE_X3Y23          FDRE (Hold_fdre_C_D)         0.066     1.492    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.753%)  route 0.112ns (44.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.630     0.830    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.529     1.384    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.031     0.353 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.477     0.830    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557     1.412    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y24          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141     1.553 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]/Q
                         net (fo=2, routed)           0.112     1.665    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]
    SLICE_X2Y24          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.795     1.894    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.344     0.550 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.521     1.070    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823     1.922    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y24          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/C
                         clock pessimism             -0.497     1.425    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.059     1.484    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.630     0.830    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.529     1.384    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.031     0.353 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.477     0.830    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560     1.415    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y22          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     1.556 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/Q
                         net (fo=2, routed)           0.111     1.667    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]
    SLICE_X2Y23          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.795     1.894    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.344     0.550 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.521     1.070    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824     1.923    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y23          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/C
                         clock pessimism             -0.497     1.426    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.059     1.485    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.076%)  route 0.146ns (50.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.630     0.830    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.529     1.384    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.031     0.353 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.477     0.830    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558     1.413    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141     1.554 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]/Q
                         net (fo=2, routed)           0.146     1.700    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]
    SLICE_X2Y25          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.795     1.894    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.344     0.550 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.521     1.070    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823     1.922    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[17]/C
                         clock pessimism             -0.497     1.425    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.083     1.508    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.246%)  route 0.122ns (42.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.630     0.830    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.529     1.384    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.031     0.353 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.477     0.830    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560     1.415    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y28          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164     1.579 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/Q
                         net (fo=8, routed)           0.122     1.702    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[1]
    SLICE_X0Y29          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.795     1.894    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.344     0.550 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.521     1.070    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.828     1.927    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y29          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[1]/C
                         clock pessimism             -0.497     1.430    
    SLICE_X0Y29          FDRE (Hold_fdre_C_D)         0.066     1.496    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.240%)  route 0.157ns (52.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.630     0.830    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.529     1.384    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.031     0.353 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.477     0.830    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560     1.415    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y27          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141     1.556 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/Q
                         net (fo=11, routed)          0.157     1.714    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[4]
    SLICE_X0Y29          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.795     1.894    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.344     0.550 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.521     1.070    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.828     1.927    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y29          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[4]/C
                         clock pessimism             -0.497     1.430    
    SLICE_X0Y29          FDRE (Hold_fdre_C_D)         0.075     1.505    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_10/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y0  Driver_MIPI0/inst/Data_Read/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Min Period        n/a     IDELAYE2/C         n/a            2.360         5.000       2.640      IDELAY_X0Y26     Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/C
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    clk_10/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0   clk_10/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X2Y27      Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X0Y27      Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X0Y27      Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X16Y37     Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/direct_clk_c_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X16Y37     Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/direct_clk_s_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X5Y22      Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[0]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  Driver_MIPI0/inst/Data_Read/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0   clk_10/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X5Y10      Driver_MIPI0/inst/Data_Read/U0/clock_upd_req_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X9Y26      Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X9Y26      Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X9Y26      Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X9Y26      Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X9Y26      Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X9Y26      Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X16Y37     Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/direct_clk_c_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X16Y37     Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/direct_clk_s_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X2Y28      Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X5Y22      Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X4Y26      Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X4Y26      Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X4Y26      Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X4Y22      Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X4Y22      Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X4Y22      Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X4Y22      Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X4Y23      Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X4Y23      Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       94.926ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.926ns  (required time - arrival time)
  Source:                 RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 1.397ns (28.209%)  route 3.555ns (71.791%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 104.836 - 100.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.990     3.421    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.572     5.089    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.285     1.804 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.616     3.421    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          1.618     5.135    RGB_LED_Task0/inst/Driver_SK6805_0/clk_10MHz
    SLICE_X18Y8          FDCE                                         r  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y8          FDCE (Prop_fdce_C_Q)         0.478     5.613 r  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[8]/Q
                         net (fo=3, routed)           1.049     6.662    RGB_LED_Task0/inst/Driver_SK6805_0/Cnt[8]
    SLICE_X18Y8          LUT3 (Prop_lut3_I1_O)        0.323     6.985 f  RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[1]_i_3/O
                         net (fo=3, routed)           0.681     7.666    RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[1]_i_3_n_0
    SLICE_X18Y7          LUT6 (Prop_lut6_I0_O)        0.348     8.014 f  RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[1]_i_2/O
                         net (fo=2, routed)           0.833     8.847    RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[1]_i_2_n_0
    SLICE_X18Y9          LUT5 (Prop_lut5_I3_O)        0.124     8.971 f  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.614     9.584    RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt[8]_i_4_n_0
    SLICE_X18Y8          LUT3 (Prop_lut3_I2_O)        0.124     9.708 r  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt[8]_i_2/O
                         net (fo=1, routed)           0.379    10.087    RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt[8]_i_2_n_0
    SLICE_X18Y8          FDCE                                         r  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886   103.247    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091   103.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.452   104.790    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.082   101.709 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.538   103.247    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   103.338 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          1.498   104.836    RGB_LED_Task0/inst/Driver_SK6805_0/clk_10MHz
    SLICE_X18Y8          FDCE                                         r  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[8]/C
                         clock pessimism              0.299   105.135    
                         clock uncertainty           -0.106   105.029    
    SLICE_X18Y8          FDCE (Setup_fdce_C_D)       -0.016   105.013    RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[8]
  -------------------------------------------------------------------
                         required time                        105.013    
                         arrival time                         -10.087    
  -------------------------------------------------------------------
                         slack                                 94.926    

Slack (MET) :             94.987ns  (required time - arrival time)
  Source:                 RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.984ns  (logic 1.397ns (28.032%)  route 3.587ns (71.968%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 104.836 - 100.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.990     3.421    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.572     5.089    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.285     1.804 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.616     3.421    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          1.618     5.135    RGB_LED_Task0/inst/Driver_SK6805_0/clk_10MHz
    SLICE_X18Y8          FDCE                                         r  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y8          FDCE (Prop_fdce_C_Q)         0.478     5.613 r  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[8]/Q
                         net (fo=3, routed)           1.049     6.662    RGB_LED_Task0/inst/Driver_SK6805_0/Cnt[8]
    SLICE_X18Y8          LUT3 (Prop_lut3_I1_O)        0.323     6.985 f  RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[1]_i_3/O
                         net (fo=3, routed)           0.681     7.666    RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[1]_i_3_n_0
    SLICE_X18Y7          LUT6 (Prop_lut6_I0_O)        0.348     8.014 f  RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[1]_i_2/O
                         net (fo=2, routed)           0.833     8.847    RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[1]_i_2_n_0
    SLICE_X18Y9          LUT5 (Prop_lut5_I3_O)        0.124     8.971 f  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           1.024     9.995    RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt[8]_i_4_n_0
    SLICE_X18Y8          LUT6 (Prop_lut6_I5_O)        0.124    10.119 r  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    10.119    RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt[7]_i_1_n_0
    SLICE_X18Y8          FDCE                                         r  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886   103.247    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091   103.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.452   104.790    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.082   101.709 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.538   103.247    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   103.338 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          1.498   104.836    RGB_LED_Task0/inst/Driver_SK6805_0/clk_10MHz
    SLICE_X18Y8          FDCE                                         r  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[7]/C
                         clock pessimism              0.299   105.135    
                         clock uncertainty           -0.106   105.029    
    SLICE_X18Y8          FDCE (Setup_fdce_C_D)        0.077   105.106    RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                        105.106    
                         arrival time                         -10.119    
  -------------------------------------------------------------------
                         slack                                 94.987    

Slack (MET) :             95.000ns  (required time - arrival time)
  Source:                 RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 1.397ns (28.242%)  route 3.550ns (71.758%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 104.837 - 100.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.990     3.421    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.572     5.089    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.285     1.804 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.616     3.421    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          1.618     5.135    RGB_LED_Task0/inst/Driver_SK6805_0/clk_10MHz
    SLICE_X18Y8          FDCE                                         r  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y8          FDCE (Prop_fdce_C_Q)         0.478     5.613 r  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[8]/Q
                         net (fo=3, routed)           1.049     6.662    RGB_LED_Task0/inst/Driver_SK6805_0/Cnt[8]
    SLICE_X18Y8          LUT3 (Prop_lut3_I1_O)        0.323     6.985 f  RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[1]_i_3/O
                         net (fo=3, routed)           0.681     7.666    RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[1]_i_3_n_0
    SLICE_X18Y7          LUT6 (Prop_lut6_I0_O)        0.348     8.014 f  RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[1]_i_2/O
                         net (fo=2, routed)           0.833     8.847    RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[1]_i_2_n_0
    SLICE_X18Y9          LUT5 (Prop_lut5_I3_O)        0.124     8.971 f  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.987     9.958    RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt[8]_i_4_n_0
    SLICE_X18Y6          LUT3 (Prop_lut3_I2_O)        0.124    10.082 r  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    10.082    RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt[1]_i_1_n_0
    SLICE_X18Y6          FDCE                                         r  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886   103.247    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091   103.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.452   104.790    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.082   101.709 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.538   103.247    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   103.338 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          1.499   104.837    RGB_LED_Task0/inst/Driver_SK6805_0/clk_10MHz
    SLICE_X18Y6          FDCE                                         r  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[1]/C
                         clock pessimism              0.274   105.111    
                         clock uncertainty           -0.106   105.005    
    SLICE_X18Y6          FDCE (Setup_fdce_C_D)        0.077   105.082    RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        105.082    
                         arrival time                         -10.082    
  -------------------------------------------------------------------
                         slack                                 95.000    

Slack (MET) :             95.138ns  (required time - arrival time)
  Source:                 RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED_Task0/inst/Driver_SK6805_0/Send_State_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.763ns  (logic 1.014ns (21.291%)  route 3.749ns (78.709%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 104.837 - 100.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.990     3.421    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.572     5.089    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.285     1.804 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.616     3.421    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          1.619     5.136    RGB_LED_Task0/inst/Driver_SK6805_0/clk_10MHz
    SLICE_X18Y6          FDCE                                         r  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y6          FDCE (Prop_fdce_C_Q)         0.518     5.654 r  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[0]/Q
                         net (fo=13, routed)          1.738     7.392    RGB_LED_Task0/inst/Driver_SK6805_0/Cnt[0]
    SLICE_X29Y5          LUT6 (Prop_lut6_I4_O)        0.124     7.516 r  RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[0]_i_9/O
                         net (fo=1, routed)           1.085     8.601    RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[0]_i_9_n_0
    SLICE_X19Y6          LUT4 (Prop_lut4_I0_O)        0.124     8.725 r  RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[0]_i_6/O
                         net (fo=1, routed)           0.422     9.147    RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[0]_i_6_n_0
    SLICE_X18Y6          LUT6 (Prop_lut6_I0_O)        0.124     9.271 r  RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[0]_i_2/O
                         net (fo=1, routed)           0.504     9.775    RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[0]_i_2_n_0
    SLICE_X19Y6          LUT6 (Prop_lut6_I0_O)        0.124     9.899 r  RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[0]_i_1/O
                         net (fo=1, routed)           0.000     9.899    RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[0]_i_1_n_0
    SLICE_X19Y6          FDCE                                         r  RGB_LED_Task0/inst/Driver_SK6805_0/Send_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886   103.247    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091   103.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.452   104.790    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.082   101.709 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.538   103.247    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   103.338 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          1.499   104.837    RGB_LED_Task0/inst/Driver_SK6805_0/clk_10MHz
    SLICE_X19Y6          FDCE                                         r  RGB_LED_Task0/inst/Driver_SK6805_0/Send_State_reg[0]/C
                         clock pessimism              0.277   105.114    
                         clock uncertainty           -0.106   105.008    
    SLICE_X19Y6          FDCE (Setup_fdce_C_D)        0.029   105.037    RGB_LED_Task0/inst/Driver_SK6805_0/Send_State_reg[0]
  -------------------------------------------------------------------
                         required time                        105.037    
                         arrival time                          -9.899    
  -------------------------------------------------------------------
                         slack                                 95.138    

Slack (MET) :             95.143ns  (required time - arrival time)
  Source:                 RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.803ns  (logic 1.397ns (29.085%)  route 3.406ns (70.915%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 104.836 - 100.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.990     3.421    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.572     5.089    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.285     1.804 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.616     3.421    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          1.618     5.135    RGB_LED_Task0/inst/Driver_SK6805_0/clk_10MHz
    SLICE_X18Y8          FDCE                                         r  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y8          FDCE (Prop_fdce_C_Q)         0.478     5.613 r  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[8]/Q
                         net (fo=3, routed)           1.049     6.662    RGB_LED_Task0/inst/Driver_SK6805_0/Cnt[8]
    SLICE_X18Y8          LUT3 (Prop_lut3_I1_O)        0.323     6.985 f  RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[1]_i_3/O
                         net (fo=3, routed)           0.681     7.666    RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[1]_i_3_n_0
    SLICE_X18Y7          LUT6 (Prop_lut6_I0_O)        0.348     8.014 f  RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[1]_i_2/O
                         net (fo=2, routed)           0.833     8.847    RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[1]_i_2_n_0
    SLICE_X18Y9          LUT5 (Prop_lut5_I3_O)        0.124     8.971 f  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.844     9.814    RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt[8]_i_4_n_0
    SLICE_X18Y7          LUT4 (Prop_lut4_I3_O)        0.124     9.938 r  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     9.938    RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt[2]_i_1_n_0
    SLICE_X18Y7          FDCE                                         r  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886   103.247    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091   103.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.452   104.790    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.082   101.709 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.538   103.247    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   103.338 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          1.498   104.836    RGB_LED_Task0/inst/Driver_SK6805_0/clk_10MHz
    SLICE_X18Y7          FDCE                                         r  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[2]/C
                         clock pessimism              0.274   105.110    
                         clock uncertainty           -0.106   105.004    
    SLICE_X18Y7          FDCE (Setup_fdce_C_D)        0.077   105.081    RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        105.081    
                         arrival time                          -9.938    
  -------------------------------------------------------------------
                         slack                                 95.143    

Slack (MET) :             95.146ns  (required time - arrival time)
  Source:                 RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.805ns  (logic 1.397ns (29.076%)  route 3.408ns (70.924%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 104.837 - 100.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.990     3.421    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.572     5.089    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.285     1.804 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.616     3.421    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          1.618     5.135    RGB_LED_Task0/inst/Driver_SK6805_0/clk_10MHz
    SLICE_X18Y8          FDCE                                         r  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y8          FDCE (Prop_fdce_C_Q)         0.478     5.613 r  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[8]/Q
                         net (fo=3, routed)           1.049     6.662    RGB_LED_Task0/inst/Driver_SK6805_0/Cnt[8]
    SLICE_X18Y8          LUT3 (Prop_lut3_I1_O)        0.323     6.985 f  RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[1]_i_3/O
                         net (fo=3, routed)           0.681     7.666    RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[1]_i_3_n_0
    SLICE_X18Y7          LUT6 (Prop_lut6_I0_O)        0.348     8.014 f  RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[1]_i_2/O
                         net (fo=2, routed)           0.833     8.847    RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[1]_i_2_n_0
    SLICE_X18Y9          LUT5 (Prop_lut5_I3_O)        0.124     8.971 f  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.845     9.816    RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt[8]_i_4_n_0
    SLICE_X18Y6          LUT2 (Prop_lut2_I1_O)        0.124     9.940 r  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     9.940    RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt[0]_i_1_n_0
    SLICE_X18Y6          FDCE                                         r  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886   103.247    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091   103.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.452   104.790    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.082   101.709 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.538   103.247    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   103.338 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          1.499   104.837    RGB_LED_Task0/inst/Driver_SK6805_0/clk_10MHz
    SLICE_X18Y6          FDCE                                         r  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[0]/C
                         clock pessimism              0.274   105.111    
                         clock uncertainty           -0.106   105.005    
    SLICE_X18Y6          FDCE (Setup_fdce_C_D)        0.081   105.086    RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        105.086    
                         arrival time                          -9.940    
  -------------------------------------------------------------------
                         slack                                 95.146    

Slack (MET) :             95.158ns  (required time - arrival time)
  Source:                 RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.790ns  (logic 1.397ns (29.162%)  route 3.393ns (70.838%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 104.836 - 100.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.990     3.421    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.572     5.089    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.285     1.804 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.616     3.421    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          1.618     5.135    RGB_LED_Task0/inst/Driver_SK6805_0/clk_10MHz
    SLICE_X18Y8          FDCE                                         r  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y8          FDCE (Prop_fdce_C_Q)         0.478     5.613 r  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[8]/Q
                         net (fo=3, routed)           1.049     6.662    RGB_LED_Task0/inst/Driver_SK6805_0/Cnt[8]
    SLICE_X18Y8          LUT3 (Prop_lut3_I1_O)        0.323     6.985 f  RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[1]_i_3/O
                         net (fo=3, routed)           0.681     7.666    RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[1]_i_3_n_0
    SLICE_X18Y7          LUT6 (Prop_lut6_I0_O)        0.348     8.014 f  RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[1]_i_2/O
                         net (fo=2, routed)           0.833     8.847    RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[1]_i_2_n_0
    SLICE_X18Y9          LUT5 (Prop_lut5_I3_O)        0.124     8.971 f  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.831     9.801    RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt[8]_i_4_n_0
    SLICE_X18Y7          LUT6 (Prop_lut6_I5_O)        0.124     9.925 r  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     9.925    RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt[4]_i_1_n_0
    SLICE_X18Y7          FDCE                                         r  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886   103.247    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091   103.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.452   104.790    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.082   101.709 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.538   103.247    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   103.338 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          1.498   104.836    RGB_LED_Task0/inst/Driver_SK6805_0/clk_10MHz
    SLICE_X18Y7          FDCE                                         r  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[4]/C
                         clock pessimism              0.274   105.110    
                         clock uncertainty           -0.106   105.004    
    SLICE_X18Y7          FDCE (Setup_fdce_C_D)        0.079   105.083    RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        105.083    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                 95.158    

Slack (MET) :             95.160ns  (required time - arrival time)
  Source:                 RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.827ns  (logic 1.421ns (29.437%)  route 3.406ns (70.563%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 104.836 - 100.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.990     3.421    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.572     5.089    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.285     1.804 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.616     3.421    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          1.618     5.135    RGB_LED_Task0/inst/Driver_SK6805_0/clk_10MHz
    SLICE_X18Y8          FDCE                                         r  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y8          FDCE (Prop_fdce_C_Q)         0.478     5.613 r  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[8]/Q
                         net (fo=3, routed)           1.049     6.662    RGB_LED_Task0/inst/Driver_SK6805_0/Cnt[8]
    SLICE_X18Y8          LUT3 (Prop_lut3_I1_O)        0.323     6.985 f  RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[1]_i_3/O
                         net (fo=3, routed)           0.681     7.666    RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[1]_i_3_n_0
    SLICE_X18Y7          LUT6 (Prop_lut6_I0_O)        0.348     8.014 f  RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[1]_i_2/O
                         net (fo=2, routed)           0.833     8.847    RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[1]_i_2_n_0
    SLICE_X18Y9          LUT5 (Prop_lut5_I3_O)        0.124     8.971 f  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.844     9.814    RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt[8]_i_4_n_0
    SLICE_X18Y7          LUT5 (Prop_lut5_I0_O)        0.148     9.962 r  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     9.962    RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt[3]_i_1_n_0
    SLICE_X18Y7          FDCE                                         r  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886   103.247    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091   103.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.452   104.790    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.082   101.709 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.538   103.247    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   103.338 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          1.498   104.836    RGB_LED_Task0/inst/Driver_SK6805_0/clk_10MHz
    SLICE_X18Y7          FDCE                                         r  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[3]/C
                         clock pessimism              0.274   105.110    
                         clock uncertainty           -0.106   105.004    
    SLICE_X18Y7          FDCE (Setup_fdce_C_D)        0.118   105.122    RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        105.122    
                         arrival time                          -9.962    
  -------------------------------------------------------------------
                         slack                                 95.160    

Slack (MET) :             95.382ns  (required time - arrival time)
  Source:                 RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 1.397ns (30.581%)  route 3.171ns (69.419%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 104.836 - 100.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.990     3.421    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.572     5.089    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.285     1.804 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.616     3.421    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          1.618     5.135    RGB_LED_Task0/inst/Driver_SK6805_0/clk_10MHz
    SLICE_X18Y8          FDCE                                         r  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y8          FDCE (Prop_fdce_C_Q)         0.478     5.613 r  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[8]/Q
                         net (fo=3, routed)           1.049     6.662    RGB_LED_Task0/inst/Driver_SK6805_0/Cnt[8]
    SLICE_X18Y8          LUT3 (Prop_lut3_I1_O)        0.323     6.985 f  RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[1]_i_3/O
                         net (fo=3, routed)           0.681     7.666    RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[1]_i_3_n_0
    SLICE_X18Y7          LUT6 (Prop_lut6_I0_O)        0.348     8.014 f  RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[1]_i_2/O
                         net (fo=2, routed)           0.833     8.847    RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[1]_i_2_n_0
    SLICE_X18Y9          LUT5 (Prop_lut5_I3_O)        0.124     8.971 f  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.609     9.579    RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt[8]_i_4_n_0
    SLICE_X18Y7          LUT4 (Prop_lut4_I3_O)        0.124     9.703 r  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     9.703    RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt[5]_i_1_n_0
    SLICE_X18Y7          FDCE                                         r  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886   103.247    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091   103.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.452   104.790    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.082   101.709 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.538   103.247    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   103.338 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          1.498   104.836    RGB_LED_Task0/inst/Driver_SK6805_0/clk_10MHz
    SLICE_X18Y7          FDCE                                         r  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[5]/C
                         clock pessimism              0.274   105.110    
                         clock uncertainty           -0.106   105.004    
    SLICE_X18Y7          FDCE (Setup_fdce_C_D)        0.081   105.085    RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        105.085    
                         arrival time                          -9.703    
  -------------------------------------------------------------------
                         slack                                 95.382    

Slack (MET) :             95.426ns  (required time - arrival time)
  Source:                 RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.561ns  (logic 1.390ns (30.474%)  route 3.171ns (69.526%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 104.836 - 100.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.990     3.421    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.572     5.089    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.285     1.804 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.616     3.421    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          1.618     5.135    RGB_LED_Task0/inst/Driver_SK6805_0/clk_10MHz
    SLICE_X18Y8          FDCE                                         r  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y8          FDCE (Prop_fdce_C_Q)         0.478     5.613 r  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[8]/Q
                         net (fo=3, routed)           1.049     6.662    RGB_LED_Task0/inst/Driver_SK6805_0/Cnt[8]
    SLICE_X18Y8          LUT3 (Prop_lut3_I1_O)        0.323     6.985 f  RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[1]_i_3/O
                         net (fo=3, routed)           0.681     7.666    RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[1]_i_3_n_0
    SLICE_X18Y7          LUT6 (Prop_lut6_I0_O)        0.348     8.014 f  RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[1]_i_2/O
                         net (fo=2, routed)           0.833     8.847    RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[1]_i_2_n_0
    SLICE_X18Y9          LUT5 (Prop_lut5_I3_O)        0.124     8.971 f  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.609     9.579    RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt[8]_i_4_n_0
    SLICE_X18Y7          LUT5 (Prop_lut5_I0_O)        0.117     9.696 r  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     9.696    RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt[6]_i_1_n_0
    SLICE_X18Y7          FDCE                                         r  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886   103.247    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091   103.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.452   104.790    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.082   101.709 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.538   103.247    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   103.338 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          1.498   104.836    RGB_LED_Task0/inst/Driver_SK6805_0/clk_10MHz
    SLICE_X18Y7          FDCE                                         r  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[6]/C
                         clock pessimism              0.274   105.110    
                         clock uncertainty           -0.106   105.004    
    SLICE_X18Y7          FDCE (Setup_fdce_C_D)        0.118   105.122    RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        105.122    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                 95.426    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 RGB_LED_Task0/inst/Driver_SK6805_0/Send_Cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED_Task0/inst/Driver_SK6805_0/Send_Cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.189ns (51.646%)  route 0.177ns (48.354%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.630     0.830    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.529     1.384    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.031     0.353 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.477     0.830    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          0.560     1.415    RGB_LED_Task0/inst/Driver_SK6805_0/clk_10MHz
    SLICE_X20Y10         FDCE                                         r  RGB_LED_Task0/inst/Driver_SK6805_0/Send_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDCE (Prop_fdce_C_Q)         0.141     1.556 r  RGB_LED_Task0/inst/Driver_SK6805_0/Send_Cnt_reg[2]/Q
                         net (fo=9, routed)           0.177     1.733    RGB_LED_Task0/inst/Driver_SK6805_0/Send_Cnt[2]
    SLICE_X18Y10         LUT5 (Prop_lut5_I3_O)        0.048     1.781 r  RGB_LED_Task0/inst/Driver_SK6805_0/Send_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.781    RGB_LED_Task0/inst/Driver_SK6805_0/p_1_in[3]
    SLICE_X18Y10         FDCE                                         r  RGB_LED_Task0/inst/Driver_SK6805_0/Send_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.795     1.894    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.344     0.550 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.521     1.070    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          0.829     1.928    RGB_LED_Task0/inst/Driver_SK6805_0/clk_10MHz
    SLICE_X18Y10         FDCE                                         r  RGB_LED_Task0/inst/Driver_SK6805_0/Send_Cnt_reg[3]/C
                         clock pessimism             -0.497     1.431    
    SLICE_X18Y10         FDCE (Hold_fdce_C_D)         0.131     1.562    RGB_LED_Task0/inst/Driver_SK6805_0/Send_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 RGB_LED_Task0/inst/Driver_SK6805_0/Send_Cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED_Task0/inst/Driver_SK6805_0/Send_Cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.951%)  route 0.152ns (45.049%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.630     0.830    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.529     1.384    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.031     0.353 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.477     0.830    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          0.561     1.416    RGB_LED_Task0/inst/Driver_SK6805_0/clk_10MHz
    SLICE_X19Y9          FDCE                                         r  RGB_LED_Task0/inst/Driver_SK6805_0/Send_Cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y9          FDCE (Prop_fdce_C_Q)         0.141     1.557 r  RGB_LED_Task0/inst/Driver_SK6805_0/Send_Cnt_reg[8]/Q
                         net (fo=9, routed)           0.152     1.710    RGB_LED_Task0/inst/Driver_SK6805_0/Send_Cnt[8]
    SLICE_X21Y9          LUT6 (Prop_lut6_I2_O)        0.045     1.755 r  RGB_LED_Task0/inst/Driver_SK6805_0/Send_Cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.755    RGB_LED_Task0/inst/Driver_SK6805_0/Send_Cnt[9]_i_2_n_0
    SLICE_X21Y9          FDCE                                         r  RGB_LED_Task0/inst/Driver_SK6805_0/Send_Cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.795     1.894    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.344     0.550 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.521     1.070    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          0.830     1.929    RGB_LED_Task0/inst/Driver_SK6805_0/clk_10MHz
    SLICE_X21Y9          FDCE                                         r  RGB_LED_Task0/inst/Driver_SK6805_0/Send_Cnt_reg[9]/C
                         clock pessimism             -0.497     1.432    
    SLICE_X21Y9          FDCE (Hold_fdce_C_D)         0.091     1.523    RGB_LED_Task0/inst/Driver_SK6805_0/Send_Cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 RGB_LED_Task0/inst/Driver_SK6805_0/Send_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED_Task0/inst/Driver_SK6805_0/Send_State_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.630     0.830    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.529     1.384    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.031     0.353 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.477     0.830    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          0.561     1.416    RGB_LED_Task0/inst/Driver_SK6805_0/clk_10MHz
    SLICE_X18Y9          FDCE                                         r  RGB_LED_Task0/inst/Driver_SK6805_0/Send_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y9          FDCE (Prop_fdce_C_Q)         0.164     1.580 r  RGB_LED_Task0/inst/Driver_SK6805_0/Send_State_reg[1]/Q
                         net (fo=10, routed)          0.149     1.729    RGB_LED_Task0/inst/Driver_SK6805_0/Send_State_reg_n_0_[1]
    SLICE_X18Y9          LUT5 (Prop_lut5_I4_O)        0.045     1.774 r  RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[1]_i_1/O
                         net (fo=1, routed)           0.000     1.774    RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[1]_i_1_n_0
    SLICE_X18Y9          FDCE                                         r  RGB_LED_Task0/inst/Driver_SK6805_0/Send_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.795     1.894    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.344     0.550 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.521     1.070    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          0.830     1.929    RGB_LED_Task0/inst/Driver_SK6805_0/clk_10MHz
    SLICE_X18Y9          FDCE                                         r  RGB_LED_Task0/inst/Driver_SK6805_0/Send_State_reg[1]/C
                         clock pessimism             -0.513     1.416    
    SLICE_X18Y9          FDCE (Hold_fdce_C_D)         0.121     1.537    RGB_LED_Task0/inst/Driver_SK6805_0/Send_State_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.196%)  route 0.150ns (41.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.630     0.830    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.529     1.384    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.031     0.353 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.477     0.830    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          0.561     1.416    RGB_LED_Task0/inst/Driver_SK6805_0/clk_10MHz
    SLICE_X18Y7          FDCE                                         r  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y7          FDCE (Prop_fdce_C_Q)         0.164     1.580 r  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[4]/Q
                         net (fo=9, routed)           0.150     1.730    RGB_LED_Task0/inst/Driver_SK6805_0/Cnt[4]
    SLICE_X18Y7          LUT6 (Prop_lut6_I4_O)        0.045     1.775 r  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.775    RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt[4]_i_1_n_0
    SLICE_X18Y7          FDCE                                         r  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.795     1.894    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.344     0.550 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.521     1.070    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          0.830     1.929    RGB_LED_Task0/inst/Driver_SK6805_0/clk_10MHz
    SLICE_X18Y7          FDCE                                         r  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[4]/C
                         clock pessimism             -0.513     1.416    
    SLICE_X18Y7          FDCE (Hold_fdce_C_D)         0.121     1.537    RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/inst/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/inst/Req_Cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.064%)  route 0.165ns (46.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.630     0.830    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.529     1.384    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.031     0.353 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.477     0.830    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          0.566     1.421    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X9Y44          FDRE                                         r  Diver_OV5647_Init/inst/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.141     1.562 r  Diver_OV5647_Init/inst/Write_Flag_reg/Q
                         net (fo=7, routed)           0.165     1.727    Diver_OV5647_Init/inst/Write_Flag_reg_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I4_O)        0.045     1.772 r  Diver_OV5647_Init/inst/Req_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.772    Diver_OV5647_Init/inst/Req_Cnt[1]_i_1_n_0
    SLICE_X8Y44          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.795     1.894    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.344     0.550 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.521     1.070    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          0.836     1.935    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X8Y44          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[1]/C
                         clock pessimism             -0.501     1.434    
    SLICE_X8Y44          FDRE (Hold_fdre_C_D)         0.091     1.525    Diver_OV5647_Init/inst/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/inst/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/inst/Req_Cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.913%)  route 0.166ns (47.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.630     0.830    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.529     1.384    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.031     0.353 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.477     0.830    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          0.566     1.421    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X9Y44          FDRE                                         r  Diver_OV5647_Init/inst/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.141     1.562 r  Diver_OV5647_Init/inst/Write_Flag_reg/Q
                         net (fo=7, routed)           0.166     1.728    Diver_OV5647_Init/inst/Write_Flag_reg_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I4_O)        0.045     1.773 r  Diver_OV5647_Init/inst/Req_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.773    Diver_OV5647_Init/inst/Req_Cnt[2]_i_1_n_0
    SLICE_X8Y44          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.795     1.894    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.344     0.550 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.521     1.070    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          0.836     1.935    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X8Y44          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[2]/C
                         clock pessimism             -0.501     1.434    
    SLICE_X8Y44          FDRE (Hold_fdre_C_D)         0.092     1.526    Diver_OV5647_Init/inst/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/inst/Req_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/inst/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.061%)  route 0.171ns (47.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.630     0.830    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.529     1.384    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.031     0.353 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.477     0.830    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          0.566     1.421    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X8Y44          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.141     1.562 f  Diver_OV5647_Init/inst/Req_Cnt_reg[2]/Q
                         net (fo=6, routed)           0.171     1.733    Diver_OV5647_Init/inst/Req_Cnt_reg_n_0_[2]
    SLICE_X9Y44          LUT6 (Prop_lut6_I2_O)        0.045     1.778 r  Diver_OV5647_Init/inst/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000     1.778    Diver_OV5647_Init/inst/Write_Flag_i_1_n_0
    SLICE_X9Y44          FDRE                                         r  Diver_OV5647_Init/inst/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.795     1.894    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.344     0.550 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.521     1.070    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          0.836     1.935    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X9Y44          FDRE                                         r  Diver_OV5647_Init/inst/Write_Flag_reg/C
                         clock pessimism             -0.501     1.434    
    SLICE_X9Y44          FDRE (Hold_fdre_C_D)         0.091     1.525    Diver_OV5647_Init/inst/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.212ns (52.026%)  route 0.195ns (47.974%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.630     0.830    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.529     1.384    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.031     0.353 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.477     0.830    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          0.562     1.417    RGB_LED_Task0/inst/Driver_SK6805_0/clk_10MHz
    SLICE_X18Y6          FDCE                                         r  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y6          FDCE (Prop_fdce_C_Q)         0.164     1.581 r  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[1]/Q
                         net (fo=12, routed)          0.195     1.777    RGB_LED_Task0/inst/Driver_SK6805_0/Cnt[1]
    SLICE_X18Y7          LUT5 (Prop_lut5_I1_O)        0.048     1.825 r  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.825    RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt[3]_i_1_n_0
    SLICE_X18Y7          FDCE                                         r  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.795     1.894    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.344     0.550 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.521     1.070    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          0.830     1.929    RGB_LED_Task0/inst/Driver_SK6805_0/clk_10MHz
    SLICE_X18Y7          FDCE                                         r  RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[3]/C
                         clock pessimism             -0.497     1.432    
    SLICE_X18Y7          FDCE (Hold_fdce_C_D)         0.131     1.563    RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 RGB_LED_Task0/inst/Driver_SK6805_0/Send_State_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED_Task0/inst/Driver_SK6805_0/Send_State_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.630     0.830    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.529     1.384    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.031     0.353 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.477     0.830    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          0.562     1.417    RGB_LED_Task0/inst/Driver_SK6805_0/clk_10MHz
    SLICE_X19Y6          FDCE                                         r  RGB_LED_Task0/inst/Driver_SK6805_0/Send_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y6          FDCE (Prop_fdce_C_Q)         0.141     1.558 r  RGB_LED_Task0/inst/Driver_SK6805_0/Send_State_reg[0]/Q
                         net (fo=7, routed)           0.168     1.726    RGB_LED_Task0/inst/Driver_SK6805_0/Send_State_reg_n_0_[0]
    SLICE_X19Y6          LUT6 (Prop_lut6_I5_O)        0.045     1.771 r  RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[0]_i_1/O
                         net (fo=1, routed)           0.000     1.771    RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[0]_i_1_n_0
    SLICE_X19Y6          FDCE                                         r  RGB_LED_Task0/inst/Driver_SK6805_0/Send_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.795     1.894    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.344     0.550 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.521     1.070    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          0.831     1.930    RGB_LED_Task0/inst/Driver_SK6805_0/clk_10MHz
    SLICE_X19Y6          FDCE                                         r  RGB_LED_Task0/inst/Driver_SK6805_0/Send_State_reg[0]/C
                         clock pessimism             -0.513     1.417    
    SLICE_X19Y6          FDCE (Hold_fdce_C_D)         0.091     1.508    RGB_LED_Task0/inst/Driver_SK6805_0/Send_State_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 RGB_LED_Task0/inst/Driver_SK6805_0/Send_Cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED_Task0/inst/Driver_SK6805_0/Send_Cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.189ns (49.299%)  route 0.194ns (50.701%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.630     0.830    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.529     1.384    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.031     0.353 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.477     0.830    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          0.561     1.416    RGB_LED_Task0/inst/Driver_SK6805_0/clk_10MHz
    SLICE_X21Y9          FDCE                                         r  RGB_LED_Task0/inst/Driver_SK6805_0/Send_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y9          FDCE (Prop_fdce_C_Q)         0.141     1.557 r  RGB_LED_Task0/inst/Driver_SK6805_0/Send_Cnt_reg[0]/Q
                         net (fo=10, routed)          0.194     1.751    RGB_LED_Task0/inst/Driver_SK6805_0/Send_Cnt[0]
    SLICE_X20Y10         LUT5 (Prop_lut5_I3_O)        0.048     1.799 r  RGB_LED_Task0/inst/Driver_SK6805_0/Send_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.799    RGB_LED_Task0/inst/Driver_SK6805_0/p_1_in[2]
    SLICE_X20Y10         FDCE                                         r  RGB_LED_Task0/inst/Driver_SK6805_0/Send_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.795     1.894    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.344     0.550 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.521     1.070    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          0.829     1.928    RGB_LED_Task0/inst/Driver_SK6805_0/clk_10MHz
    SLICE_X20Y10         FDCE                                         r  RGB_LED_Task0/inst/Driver_SK6805_0/Send_Cnt_reg[2]/C
                         clock pessimism             -0.497     1.431    
    SLICE_X20Y10         FDCE (Hold_fdce_C_D)         0.105     1.536    RGB_LED_Task0/inst/Driver_SK6805_0/Send_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_10/inst/plle2_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y5   clk_10/inst/clkout3_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y0  clk_10/inst/plle2_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X18Y6     RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X18Y6     RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X18Y7     RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X18Y7     RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X18Y7     RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X18Y7     RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[5]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X18Y7     RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[6]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X18Y8     RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y0  clk_10/inst/plle2_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X18Y6     RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X18Y6     RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X18Y7     RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X18Y7     RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X18Y7     RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X18Y7     RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[5]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X18Y7     RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[6]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X18Y8     RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[7]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X18Y8     RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[8]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X19Y6     RGB_LED_Task0/inst/Driver_SK6805_0/Send_State_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X18Y6     RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X18Y6     RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X18Y7     RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X18Y7     RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X18Y7     RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X18Y7     RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[5]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X18Y7     RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[6]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X18Y8     RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[7]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X18Y8     RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt_reg[8]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X18Y10    RGB_LED_Task0/inst/Driver_SK6805_0/Send_Cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y8   clk_10/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  clk_10/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  clk_10/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  clk_10/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  clk_10/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pclk
  To Clock:  sys_clk_pin

Setup :            8  Failing Endpoints,  Worst Slack       -7.559ns,  Total Violation      -59.835ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.559ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            RGB_LED_Task0/inst/R_Out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.016ns  (sys_clk_pin rise@2590.000ns - pclk rise@2589.984ns)
  Data Path Delay:        1.181ns  (logic 0.606ns (51.305%)  route 0.575ns (48.695%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 2594.843 - 2590.000 ) 
    Source Clock Delay      (SCD):    11.276ns = ( 2601.260 - 2589.984 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)    2589.984  2589.984 r  
    G11                                               0.000  2589.984 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000  2589.984    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901  2590.885 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000  2590.885    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816  2591.701 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.758  2593.459    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.124  2593.583 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.581  2594.165    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096  2594.260 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142  2596.403    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103  2596.506 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339  2597.845    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982  2598.827 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713  2599.540    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  2599.636 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         1.623  2601.259    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/CLK
    SLICE_X31Y8          FDRE                                         r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDRE (Prop_fdre_C_Q)         0.456  2601.715 r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[8]/Q
                         net (fo=1, routed)           0.575  2602.290    RGB_LED_Task0/inst/R_In[6]
    SLICE_X31Y9          LUT3 (Prop_lut3_I0_O)        0.150  2602.440 r  RGB_LED_Task0/inst/R_Out[6]_i_1/O
                         net (fo=1, routed)           0.000  2602.440    RGB_LED_Task0/inst/R_Out[6]_i_1_n_0
    SLICE_X31Y9          FDCE                                         r  RGB_LED_Task0/inst/R_Out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   2590.000  2590.000 r  
    H4                                                0.000  2590.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  2590.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361  2591.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886  2593.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2593.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.504  2594.843    RGB_LED_Task0/inst/clk_100MHz
    SLICE_X31Y9          FDCE                                         r  RGB_LED_Task0/inst/R_Out_reg[6]/C
                         clock pessimism              0.000  2594.843    
                         clock uncertainty           -0.035  2594.807    
    SLICE_X31Y9          FDCE (Setup_fdce_C_D)        0.075  2594.882    RGB_LED_Task0/inst/R_Out_reg[6]
  -------------------------------------------------------------------
                         required time                       2594.882    
                         arrival time                       -2602.441    
  -------------------------------------------------------------------
                         slack                                 -7.559    

Slack (VIOLATED) :        -7.558ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            RGB_LED_Task0/inst/R_Out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.016ns  (sys_clk_pin rise@2590.000ns - pclk rise@2589.984ns)
  Data Path Delay:        1.178ns  (logic 0.606ns (51.436%)  route 0.572ns (48.564%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 2594.841 - 2590.000 ) 
    Source Clock Delay      (SCD):    11.277ns = ( 2601.261 - 2589.984 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)    2589.984  2589.984 r  
    G11                                               0.000  2589.984 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000  2589.984    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901  2590.885 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000  2590.885    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816  2591.701 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.758  2593.459    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.124  2593.583 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.581  2594.165    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096  2594.260 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142  2596.403    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103  2596.506 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339  2597.845    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982  2598.827 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713  2599.540    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  2599.636 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         1.624  2601.260    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/CLK
    SLICE_X29Y6          FDRE                                         r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.456  2601.716 r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[4]/Q
                         net (fo=1, routed)           0.572  2602.289    RGB_LED_Task0/inst/R_In[2]
    SLICE_X29Y5          LUT3 (Prop_lut3_I0_O)        0.150  2602.438 r  RGB_LED_Task0/inst/R_Out[2]_i_1/O
                         net (fo=1, routed)           0.000  2602.438    RGB_LED_Task0/inst/R_Out[2]_i_1_n_0
    SLICE_X29Y5          FDCE                                         r  RGB_LED_Task0/inst/R_Out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   2590.000  2590.000 r  
    H4                                                0.000  2590.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  2590.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361  2591.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886  2593.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2593.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.503  2594.842    RGB_LED_Task0/inst/clk_100MHz
    SLICE_X29Y5          FDCE                                         r  RGB_LED_Task0/inst/R_Out_reg[2]/C
                         clock pessimism              0.000  2594.842    
                         clock uncertainty           -0.035  2594.806    
    SLICE_X29Y5          FDCE (Setup_fdce_C_D)        0.075  2594.881    RGB_LED_Task0/inst/R_Out_reg[2]
  -------------------------------------------------------------------
                         required time                       2594.881    
                         arrival time                       -2602.439    
  -------------------------------------------------------------------
                         slack                                 -7.558    

Slack (VIOLATED) :        -7.555ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            RGB_LED_Task0/inst/R_Out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.016ns  (sys_clk_pin rise@2590.000ns - pclk rise@2589.984ns)
  Data Path Delay:        1.178ns  (logic 0.606ns (51.436%)  route 0.572ns (48.564%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 2594.844 - 2590.000 ) 
    Source Clock Delay      (SCD):    11.277ns = ( 2601.261 - 2589.984 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)    2589.984  2589.984 r  
    G11                                               0.000  2589.984 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000  2589.984    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901  2590.885 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000  2590.885    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816  2591.701 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.758  2593.459    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.124  2593.583 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.581  2594.165    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096  2594.260 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142  2596.403    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103  2596.506 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339  2597.845    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982  2598.827 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713  2599.540    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  2599.636 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         1.624  2601.260    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/CLK
    SLICE_X31Y6          FDRE                                         r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y6          FDRE (Prop_fdre_C_Q)         0.456  2601.716 r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[6]/Q
                         net (fo=1, routed)           0.572  2602.289    RGB_LED_Task0/inst/R_In[4]
    SLICE_X31Y5          LUT3 (Prop_lut3_I0_O)        0.150  2602.438 r  RGB_LED_Task0/inst/R_Out[4]_i_1/O
                         net (fo=1, routed)           0.000  2602.438    RGB_LED_Task0/inst/R_Out[4]_i_1_n_0
    SLICE_X31Y5          FDCE                                         r  RGB_LED_Task0/inst/R_Out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   2590.000  2590.000 r  
    H4                                                0.000  2590.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  2590.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361  2591.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886  2593.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2593.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.506  2594.844    RGB_LED_Task0/inst/clk_100MHz
    SLICE_X31Y5          FDCE                                         r  RGB_LED_Task0/inst/R_Out_reg[4]/C
                         clock pessimism              0.000  2594.844    
                         clock uncertainty           -0.035  2594.809    
    SLICE_X31Y5          FDCE (Setup_fdce_C_D)        0.075  2594.884    RGB_LED_Task0/inst/R_Out_reg[4]
  -------------------------------------------------------------------
                         required time                       2594.884    
                         arrival time                       -2602.439    
  -------------------------------------------------------------------
                         slack                                 -7.555    

Slack (VIOLATED) :        -7.496ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            RGB_LED_Task0/inst/R_Out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.016ns  (sys_clk_pin rise@2590.000ns - pclk rise@2589.984ns)
  Data Path Delay:        1.116ns  (logic 0.574ns (51.420%)  route 0.542ns (48.580%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 2594.841 - 2590.000 ) 
    Source Clock Delay      (SCD):    11.277ns = ( 2601.261 - 2589.984 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)    2589.984  2589.984 r  
    G11                                               0.000  2589.984 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000  2589.984    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901  2590.885 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000  2590.885    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816  2591.701 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.758  2593.459    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.124  2593.583 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.581  2594.165    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096  2594.260 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142  2596.403    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103  2596.506 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339  2597.845    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982  2598.827 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713  2599.540    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  2599.636 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         1.624  2601.260    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/CLK
    SLICE_X29Y4          FDRE                                         r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456  2601.716 r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[2]/Q
                         net (fo=1, routed)           0.542  2602.259    RGB_LED_Task0/inst/R_In[0]
    SLICE_X29Y5          LUT3 (Prop_lut3_I0_O)        0.118  2602.376 r  RGB_LED_Task0/inst/R_Out[0]_i_1/O
                         net (fo=1, routed)           0.000  2602.376    RGB_LED_Task0/inst/R_Out[0]_i_1_n_0
    SLICE_X29Y5          FDCE                                         r  RGB_LED_Task0/inst/R_Out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   2590.000  2590.000 r  
    H4                                                0.000  2590.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  2590.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361  2591.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886  2593.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2593.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.503  2594.842    RGB_LED_Task0/inst/clk_100MHz
    SLICE_X29Y5          FDCE                                         r  RGB_LED_Task0/inst/R_Out_reg[0]/C
                         clock pessimism              0.000  2594.842    
                         clock uncertainty           -0.035  2594.806    
    SLICE_X29Y5          FDCE (Setup_fdce_C_D)        0.075  2594.881    RGB_LED_Task0/inst/R_Out_reg[0]
  -------------------------------------------------------------------
                         required time                       2594.881    
                         arrival time                       -2602.377    
  -------------------------------------------------------------------
                         slack                                 -7.496    

Slack (VIOLATED) :        -7.494ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            RGB_LED_Task0/inst/R_Out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.016ns  (sys_clk_pin rise@2590.000ns - pclk rise@2589.984ns)
  Data Path Delay:        1.073ns  (logic 0.642ns (59.826%)  route 0.431ns (40.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 2594.844 - 2590.000 ) 
    Source Clock Delay      (SCD):    11.276ns = ( 2601.260 - 2589.984 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)    2589.984  2589.984 r  
    G11                                               0.000  2589.984 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000  2589.984    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901  2590.885 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000  2590.885    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816  2591.701 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.758  2593.459    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.124  2593.583 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.581  2594.165    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096  2594.260 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142  2596.403    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103  2596.506 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339  2597.845    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982  2598.827 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713  2599.540    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  2599.636 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         1.623  2601.259    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/CLK
    SLICE_X30Y7          FDRE                                         r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDRE (Prop_fdre_C_Q)         0.518  2601.777 r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[9]/Q
                         net (fo=1, routed)           0.431  2602.208    RGB_LED_Task0/inst/R_In[7]
    SLICE_X31Y7          LUT3 (Prop_lut3_I0_O)        0.124  2602.332 r  RGB_LED_Task0/inst/R_Out[7]_i_1/O
                         net (fo=1, routed)           0.000  2602.332    RGB_LED_Task0/inst/R_Out[7]_i_1_n_0
    SLICE_X31Y7          FDCE                                         r  RGB_LED_Task0/inst/R_Out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   2590.000  2590.000 r  
    H4                                                0.000  2590.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  2590.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361  2591.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886  2593.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2593.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.505  2594.844    RGB_LED_Task0/inst/clk_100MHz
    SLICE_X31Y7          FDCE                                         r  RGB_LED_Task0/inst/R_Out_reg[7]/C
                         clock pessimism              0.000  2594.844    
                         clock uncertainty           -0.035  2594.808    
    SLICE_X31Y7          FDCE (Setup_fdce_C_D)        0.031  2594.839    RGB_LED_Task0/inst/R_Out_reg[7]
  -------------------------------------------------------------------
                         required time                       2594.839    
                         arrival time                       -2602.333    
  -------------------------------------------------------------------
                         slack                                 -7.494    

Slack (VIOLATED) :        -7.410ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            RGB_LED_Task0/inst/R_Out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.016ns  (sys_clk_pin rise@2590.000ns - pclk rise@2589.984ns)
  Data Path Delay:        0.986ns  (logic 0.580ns (58.813%)  route 0.406ns (41.187%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 2594.841 - 2590.000 ) 
    Source Clock Delay      (SCD):    11.277ns = ( 2601.261 - 2589.984 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)    2589.984  2589.984 r  
    G11                                               0.000  2589.984 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000  2589.984    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901  2590.885 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000  2590.885    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816  2591.701 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.758  2593.459    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.124  2593.583 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.581  2594.165    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096  2594.260 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142  2596.403    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103  2596.506 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339  2597.845    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982  2598.827 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713  2599.540    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  2599.636 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         1.624  2601.260    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/CLK
    SLICE_X29Y6          FDRE                                         r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.456  2601.716 r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[3]/Q
                         net (fo=1, routed)           0.406  2602.123    RGB_LED_Task0/inst/R_In[1]
    SLICE_X29Y5          LUT3 (Prop_lut3_I0_O)        0.124  2602.247 r  RGB_LED_Task0/inst/R_Out[1]_i_1/O
                         net (fo=1, routed)           0.000  2602.247    RGB_LED_Task0/inst/R_Out[1]_i_1_n_0
    SLICE_X29Y5          FDCE                                         r  RGB_LED_Task0/inst/R_Out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   2590.000  2590.000 r  
    H4                                                0.000  2590.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  2590.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361  2591.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886  2593.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2593.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.503  2594.842    RGB_LED_Task0/inst/clk_100MHz
    SLICE_X29Y5          FDCE                                         r  RGB_LED_Task0/inst/R_Out_reg[1]/C
                         clock pessimism              0.000  2594.842    
                         clock uncertainty           -0.035  2594.806    
    SLICE_X29Y5          FDCE (Setup_fdce_C_D)        0.031  2594.837    RGB_LED_Task0/inst/R_Out_reg[1]
  -------------------------------------------------------------------
                         required time                       2594.837    
                         arrival time                       -2602.247    
  -------------------------------------------------------------------
                         slack                                 -7.410    

Slack (VIOLATED) :        -7.407ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            RGB_LED_Task0/inst/R_Out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.016ns  (sys_clk_pin rise@2590.000ns - pclk rise@2589.984ns)
  Data Path Delay:        0.986ns  (logic 0.580ns (58.813%)  route 0.406ns (41.187%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 2594.844 - 2590.000 ) 
    Source Clock Delay      (SCD):    11.277ns = ( 2601.261 - 2589.984 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)    2589.984  2589.984 r  
    G11                                               0.000  2589.984 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000  2589.984    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901  2590.885 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000  2590.885    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816  2591.701 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.758  2593.459    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.124  2593.583 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.581  2594.165    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096  2594.260 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142  2596.403    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103  2596.506 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339  2597.845    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982  2598.827 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713  2599.540    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  2599.636 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         1.624  2601.260    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/CLK
    SLICE_X31Y6          FDRE                                         r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y6          FDRE (Prop_fdre_C_Q)         0.456  2601.716 r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[5]/Q
                         net (fo=1, routed)           0.406  2602.123    RGB_LED_Task0/inst/R_In[3]
    SLICE_X31Y5          LUT3 (Prop_lut3_I0_O)        0.124  2602.247 r  RGB_LED_Task0/inst/R_Out[3]_i_1/O
                         net (fo=1, routed)           0.000  2602.247    RGB_LED_Task0/inst/R_Out[3]_i_1_n_0
    SLICE_X31Y5          FDCE                                         r  RGB_LED_Task0/inst/R_Out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   2590.000  2590.000 r  
    H4                                                0.000  2590.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  2590.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361  2591.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886  2593.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2593.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.506  2594.844    RGB_LED_Task0/inst/clk_100MHz
    SLICE_X31Y5          FDCE                                         r  RGB_LED_Task0/inst/R_Out_reg[3]/C
                         clock pessimism              0.000  2594.844    
                         clock uncertainty           -0.035  2594.809    
    SLICE_X31Y5          FDCE (Setup_fdce_C_D)        0.031  2594.840    RGB_LED_Task0/inst/R_Out_reg[3]
  -------------------------------------------------------------------
                         required time                       2594.840    
                         arrival time                       -2602.247    
  -------------------------------------------------------------------
                         slack                                 -7.407    

Slack (VIOLATED) :        -7.356ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            RGB_LED_Task0/inst/R_Out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.016ns  (sys_clk_pin rise@2590.000ns - pclk rise@2589.984ns)
  Data Path Delay:        0.976ns  (logic 0.574ns (58.801%)  route 0.402ns (41.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 2594.840 - 2590.000 ) 
    Source Clock Delay      (SCD):    11.276ns = ( 2601.260 - 2589.984 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)    2589.984  2589.984 r  
    G11                                               0.000  2589.984 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000  2589.984    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901  2590.885 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000  2590.885    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816  2591.701 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.758  2593.459    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.124  2593.583 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.581  2594.165    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096  2594.260 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142  2596.403    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103  2596.506 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339  2597.845    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982  2598.827 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713  2599.540    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  2599.636 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         1.623  2601.259    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/CLK
    SLICE_X29Y8          FDRE                                         r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDRE (Prop_fdre_C_Q)         0.456  2601.715 r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[7]/Q
                         net (fo=1, routed)           0.402  2602.117    RGB_LED_Task0/inst/R_In[5]
    SLICE_X29Y7          LUT3 (Prop_lut3_I0_O)        0.118  2602.235 r  RGB_LED_Task0/inst/R_Out[5]_i_1/O
                         net (fo=1, routed)           0.000  2602.235    RGB_LED_Task0/inst/R_Out[5]_i_1_n_0
    SLICE_X29Y7          FDCE                                         r  RGB_LED_Task0/inst/R_Out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   2590.000  2590.000 r  
    H4                                                0.000  2590.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  2590.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361  2591.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886  2593.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2593.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.502  2594.841    RGB_LED_Task0/inst/clk_100MHz
    SLICE_X29Y7          FDCE                                         r  RGB_LED_Task0/inst/R_Out_reg[5]/C
                         clock pessimism              0.000  2594.841    
                         clock uncertainty           -0.035  2594.805    
    SLICE_X29Y7          FDCE (Setup_fdce_C_D)        0.075  2594.880    RGB_LED_Task0/inst/R_Out_reg[5]
  -------------------------------------------------------------------
                         required time                       2594.880    
                         arrival time                       -2602.236    
  -------------------------------------------------------------------
                         slack                                 -7.356    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.750ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            RGB_LED_Task0/inst/R_Out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.189ns (58.123%)  route 0.136ns (41.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    3.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         0.565     3.500    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/CLK
    SLICE_X29Y8          FDRE                                         r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDRE (Prop_fdre_C_Q)         0.141     3.641 r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[7]/Q
                         net (fo=1, routed)           0.136     3.777    RGB_LED_Task0/inst/R_In[5]
    SLICE_X29Y7          LUT3 (Prop_lut3_I0_O)        0.048     3.825 r  RGB_LED_Task0/inst/R_Out[5]_i_1/O
                         net (fo=1, routed)           0.000     3.825    RGB_LED_Task0/inst/R_Out[5]_i_1_n_0
    SLICE_X29Y7          FDCE                                         r  RGB_LED_Task0/inst/R_Out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.834     1.933    RGB_LED_Task0/inst/clk_100MHz
    SLICE_X29Y7          FDCE                                         r  RGB_LED_Task0/inst/R_Out_reg[5]/C
                         clock pessimism              0.000     1.933    
                         clock uncertainty            0.035     1.968    
    SLICE_X29Y7          FDCE (Hold_fdce_C_D)         0.107     2.075    RGB_LED_Task0/inst/R_Out_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           3.825    
  -------------------------------------------------------------------
                         slack                                  1.750    

Slack (MET) :             1.763ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            RGB_LED_Task0/inst/R_Out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.554%)  route 0.137ns (42.446%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         0.566     3.501    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/CLK
    SLICE_X29Y6          FDRE                                         r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.141     3.642 r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[3]/Q
                         net (fo=1, routed)           0.137     3.779    RGB_LED_Task0/inst/R_In[1]
    SLICE_X29Y5          LUT3 (Prop_lut3_I0_O)        0.045     3.824 r  RGB_LED_Task0/inst/R_Out[1]_i_1/O
                         net (fo=1, routed)           0.000     3.824    RGB_LED_Task0/inst/R_Out[1]_i_1_n_0
    SLICE_X29Y5          FDCE                                         r  RGB_LED_Task0/inst/R_Out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.835     1.934    RGB_LED_Task0/inst/clk_100MHz
    SLICE_X29Y5          FDCE                                         r  RGB_LED_Task0/inst/R_Out_reg[1]/C
                         clock pessimism              0.000     1.934    
                         clock uncertainty            0.035     1.969    
    SLICE_X29Y5          FDCE (Hold_fdce_C_D)         0.092     2.061    RGB_LED_Task0/inst/R_Out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           3.824    
  -------------------------------------------------------------------
                         slack                                  1.763    

Slack (MET) :             1.763ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            RGB_LED_Task0/inst/R_Out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.554%)  route 0.137ns (42.446%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         0.566     3.501    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/CLK
    SLICE_X31Y6          FDRE                                         r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y6          FDRE (Prop_fdre_C_Q)         0.141     3.642 r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[5]/Q
                         net (fo=1, routed)           0.137     3.779    RGB_LED_Task0/inst/R_In[3]
    SLICE_X31Y5          LUT3 (Prop_lut3_I0_O)        0.045     3.824 r  RGB_LED_Task0/inst/R_Out[3]_i_1/O
                         net (fo=1, routed)           0.000     3.824    RGB_LED_Task0/inst/R_Out[3]_i_1_n_0
    SLICE_X31Y5          FDCE                                         r  RGB_LED_Task0/inst/R_Out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.835     1.934    RGB_LED_Task0/inst/clk_100MHz
    SLICE_X31Y5          FDCE                                         r  RGB_LED_Task0/inst/R_Out_reg[3]/C
                         clock pessimism              0.000     1.934    
                         clock uncertainty            0.035     1.969    
    SLICE_X31Y5          FDCE (Hold_fdce_C_D)         0.092     2.061    RGB_LED_Task0/inst/R_Out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           3.824    
  -------------------------------------------------------------------
                         slack                                  1.763    

Slack (MET) :             1.783ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            RGB_LED_Task0/inst/R_Out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.737%)  route 0.135ns (39.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    3.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         0.565     3.500    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/CLK
    SLICE_X30Y7          FDRE                                         r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDRE (Prop_fdre_C_Q)         0.164     3.664 r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[9]/Q
                         net (fo=1, routed)           0.135     3.799    RGB_LED_Task0/inst/R_In[7]
    SLICE_X31Y7          LUT3 (Prop_lut3_I0_O)        0.045     3.844 r  RGB_LED_Task0/inst/R_Out[7]_i_1/O
                         net (fo=1, routed)           0.000     3.844    RGB_LED_Task0/inst/R_Out[7]_i_1_n_0
    SLICE_X31Y7          FDCE                                         r  RGB_LED_Task0/inst/R_Out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.834     1.933    RGB_LED_Task0/inst/clk_100MHz
    SLICE_X31Y7          FDCE                                         r  RGB_LED_Task0/inst/R_Out_reg[7]/C
                         clock pessimism              0.000     1.933    
                         clock uncertainty            0.035     1.968    
    SLICE_X31Y7          FDCE (Hold_fdce_C_D)         0.092     2.060    RGB_LED_Task0/inst/R_Out_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           3.844    
  -------------------------------------------------------------------
                         slack                                  1.783    

Slack (MET) :             1.784ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            RGB_LED_Task0/inst/R_Out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.189ns (52.601%)  route 0.170ns (47.399%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         0.566     3.501    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/CLK
    SLICE_X29Y4          FDRE                                         r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141     3.642 r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[2]/Q
                         net (fo=1, routed)           0.170     3.812    RGB_LED_Task0/inst/R_In[0]
    SLICE_X29Y5          LUT3 (Prop_lut3_I0_O)        0.048     3.860 r  RGB_LED_Task0/inst/R_Out[0]_i_1/O
                         net (fo=1, routed)           0.000     3.860    RGB_LED_Task0/inst/R_Out[0]_i_1_n_0
    SLICE_X29Y5          FDCE                                         r  RGB_LED_Task0/inst/R_Out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.835     1.934    RGB_LED_Task0/inst/clk_100MHz
    SLICE_X29Y5          FDCE                                         r  RGB_LED_Task0/inst/R_Out_reg[0]/C
                         clock pessimism              0.000     1.934    
                         clock uncertainty            0.035     1.969    
    SLICE_X29Y5          FDCE (Hold_fdce_C_D)         0.107     2.076    RGB_LED_Task0/inst/R_Out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           3.860    
  -------------------------------------------------------------------
                         slack                                  1.784    

Slack (MET) :             1.800ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            RGB_LED_Task0/inst/R_Out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.577%)  route 0.189ns (50.423%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         0.566     3.501    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/CLK
    SLICE_X29Y6          FDRE                                         r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.141     3.642 r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[4]/Q
                         net (fo=1, routed)           0.189     3.831    RGB_LED_Task0/inst/R_In[2]
    SLICE_X29Y5          LUT3 (Prop_lut3_I0_O)        0.045     3.876 r  RGB_LED_Task0/inst/R_Out[2]_i_1/O
                         net (fo=1, routed)           0.000     3.876    RGB_LED_Task0/inst/R_Out[2]_i_1_n_0
    SLICE_X29Y5          FDCE                                         r  RGB_LED_Task0/inst/R_Out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.835     1.934    RGB_LED_Task0/inst/clk_100MHz
    SLICE_X29Y5          FDCE                                         r  RGB_LED_Task0/inst/R_Out_reg[2]/C
                         clock pessimism              0.000     1.934    
                         clock uncertainty            0.035     1.969    
    SLICE_X29Y5          FDCE (Hold_fdce_C_D)         0.107     2.076    RGB_LED_Task0/inst/R_Out_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           3.876    
  -------------------------------------------------------------------
                         slack                                  1.800    

Slack (MET) :             1.800ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            RGB_LED_Task0/inst/R_Out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.577%)  route 0.189ns (50.423%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         0.566     3.501    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/CLK
    SLICE_X31Y6          FDRE                                         r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y6          FDRE (Prop_fdre_C_Q)         0.141     3.642 r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[6]/Q
                         net (fo=1, routed)           0.189     3.831    RGB_LED_Task0/inst/R_In[4]
    SLICE_X31Y5          LUT3 (Prop_lut3_I0_O)        0.045     3.876 r  RGB_LED_Task0/inst/R_Out[4]_i_1/O
                         net (fo=1, routed)           0.000     3.876    RGB_LED_Task0/inst/R_Out[4]_i_1_n_0
    SLICE_X31Y5          FDCE                                         r  RGB_LED_Task0/inst/R_Out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.835     1.934    RGB_LED_Task0/inst/clk_100MHz
    SLICE_X31Y5          FDCE                                         r  RGB_LED_Task0/inst/R_Out_reg[4]/C
                         clock pessimism              0.000     1.934    
                         clock uncertainty            0.035     1.969    
    SLICE_X31Y5          FDCE (Hold_fdce_C_D)         0.107     2.076    RGB_LED_Task0/inst/R_Out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           3.876    
  -------------------------------------------------------------------
                         slack                                  1.800    

Slack (MET) :             1.803ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            RGB_LED_Task0/inst/R_Out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.187ns (49.448%)  route 0.191ns (50.552%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    3.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         0.565     3.500    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/CLK
    SLICE_X31Y8          FDRE                                         r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDRE (Prop_fdre_C_Q)         0.141     3.641 r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[8]/Q
                         net (fo=1, routed)           0.191     3.832    RGB_LED_Task0/inst/R_In[6]
    SLICE_X31Y9          LUT3 (Prop_lut3_I0_O)        0.046     3.878 r  RGB_LED_Task0/inst/R_Out[6]_i_1/O
                         net (fo=1, routed)           0.000     3.878    RGB_LED_Task0/inst/R_Out[6]_i_1_n_0
    SLICE_X31Y9          FDCE                                         r  RGB_LED_Task0/inst/R_Out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.834     1.933    RGB_LED_Task0/inst/clk_100MHz
    SLICE_X31Y9          FDCE                                         r  RGB_LED_Task0/inst/R_Out_reg[6]/C
                         clock pessimism              0.000     1.933    
                         clock uncertainty            0.035     1.968    
    SLICE_X31Y9          FDCE (Hold_fdce_C_D)         0.107     2.075    RGB_LED_Task0/inst/R_Out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           3.878    
  -------------------------------------------------------------------
                         slack                                  1.803    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.290ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.290ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/inst/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_IIC0/inst/iic_wr_en_r0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 0.456ns (20.126%)  route 1.810ns (79.874%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.990     3.421    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.572     5.089    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.285     1.804 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.616     3.421    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          1.635     5.152    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X9Y44          FDRE                                         r  Diver_OV5647_Init/inst/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  Diver_OV5647_Init/inst/Write_Flag_reg/Q
                         net (fo=7, routed)           1.810     7.418    Driver_IIC0/inst/IIC_Write
    SLICE_X10Y43         FDCE                                         r  Driver_IIC0/inst/iic_wr_en_r0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886    13.247    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.452    14.790    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.082    11.709 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    13.247    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.516    14.854    Driver_IIC0/inst/clk
    SLICE_X10Y43         FDCE                                         r  Driver_IIC0/inst/iic_wr_en_r0_reg/C
                         clock pessimism              0.095    14.950    
                         clock uncertainty           -0.226    14.724    
    SLICE_X10Y43         FDCE (Setup_fdce_C_D)       -0.016    14.708    Driver_IIC0/inst/iic_wr_en_r0_reg
  -------------------------------------------------------------------
                         required time                         14.708    
                         arrival time                          -7.418    
  -------------------------------------------------------------------
                         slack                                  7.290    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/inst/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_IIC0/inst/iic_wr_en_r0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.141ns (16.306%)  route 0.724ns (83.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.630     0.830    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.529     1.384    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.031     0.353 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.477     0.830    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          0.566     1.421    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X9Y44          FDRE                                         r  Diver_OV5647_Init/inst/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.141     1.562 r  Diver_OV5647_Init/inst/Write_Flag_reg/Q
                         net (fo=7, routed)           0.724     2.286    Driver_IIC0/inst/IIC_Write
    SLICE_X10Y43         FDCE                                         r  Driver_IIC0/inst/iic_wr_en_r0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.795     1.894    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.344     0.550 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.521     1.070    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.836     1.935    Driver_IIC0/inst/clk
    SLICE_X10Y43         FDCE                                         r  Driver_IIC0/inst/iic_wr_en_r0_reg/C
                         clock pessimism             -0.197     1.738    
                         clock uncertainty            0.226     1.964    
    SLICE_X10Y43         FDCE (Hold_fdce_C_D)         0.060     2.024    Driver_IIC0/inst/iic_wr_en_r0_reg
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.262    





---------------------------------------------------------------------------------------------------
From Clock:  pclk
  To Clock:  clk_out2_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -7.414ns,  Total Violation       -7.414ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.566ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.414ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/err_req_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/clock_upd_req_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_out2_clk_wiz_0 rise@1295.000ns - pclk rise@1294.992ns)
  Data Path Delay:        0.779ns  (logic 0.456ns (58.536%)  route 0.323ns (41.464%))
  Logic Levels:           0  
  Clock Path Skew:        -6.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 1299.853 - 1295.000 ) 
    Source Clock Delay      (SCD):    11.288ns = ( 1306.280 - 1294.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)    1294.992  1294.992 r  
    G11                                               0.000  1294.992 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000  1294.992    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901  1295.893 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000  1295.893    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816  1296.709 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.758  1298.468    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.124  1298.592 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.581  1299.173    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096  1299.269 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142  1301.411    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103  1301.515 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339  1302.854    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982  1303.836 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713  1304.549    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  1304.645 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         1.635  1306.280    Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X7Y10          FDRE                                         r  Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/err_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.456  1306.736 r  Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/err_req_reg/Q
                         net (fo=1, routed)           0.323  1307.059    Driver_MIPI0/inst/Data_Read/U0/trig_req
    SLICE_X5Y10          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_upd_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   1295.000  1295.000 r  
    H4                                                0.000  1295.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  1295.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361  1296.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886  1298.247    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091  1298.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.452  1299.790    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.082  1296.709 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538  1298.247    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1298.338 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.515  1299.853    Driver_MIPI0/inst/Data_Read/U0/in_delay_clk
    SLICE_X5Y10          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_upd_req_reg/C
                         clock pessimism              0.000  1299.853    
                         clock uncertainty           -0.165  1299.688    
    SLICE_X5Y10          FDRE (Setup_fdre_C_D)       -0.043  1299.645    Driver_MIPI0/inst/Data_Read/U0/clock_upd_req_reg
  -------------------------------------------------------------------
                         required time                       1299.645    
                         arrival time                       -1307.059    
  -------------------------------------------------------------------
                         slack                                 -7.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.566ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/err_req_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/clock_upd_req_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        -1.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=410, routed)         0.566     3.501    Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X7Y10          FDRE                                         r  Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/err_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.141     3.642 r  Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/err_req_reg/Q
                         net (fo=1, routed)           0.101     3.743    Driver_MIPI0/inst/Data_Read/U0/trig_req
    SLICE_X5Y10          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_upd_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.795     1.894    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.344     0.550 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.521     1.070    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.836     1.935    Driver_MIPI0/inst/Data_Read/U0/in_delay_clk
    SLICE_X5Y10          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_upd_req_reg/C
                         clock pessimism              0.000     1.935    
                         clock uncertainty            0.165     2.100    
    SLICE_X5Y10          FDRE (Hold_fdre_C_D)         0.076     2.176    Driver_MIPI0/inst/Data_Read/U0/clock_upd_req_reg
  -------------------------------------------------------------------
                         required time                         -2.176    
                         arrival time                           3.743    
  -------------------------------------------------------------------
                         slack                                  1.566    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.773ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.773ns  (required time - arrival time)
  Source:                 RGB_LED_Task0/inst/R_Out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_LED_Task0/inst/Driver_SK6805_0/Send_State_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        3.818ns  (logic 0.952ns (24.932%)  route 2.866ns (75.068%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 104.837 - 100.000 ) 
    Source Clock Delay      (SCD):    5.141ns = ( 95.141 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.990    93.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    93.517 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.624    95.141    RGB_LED_Task0/inst/clk_100MHz
    SLICE_X29Y5          FDCE                                         r  RGB_LED_Task0/inst/R_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y5          FDCE (Prop_fdce_C_Q)         0.456    95.597 r  RGB_LED_Task0/inst/R_Out_reg[1]/Q
                         net (fo=1, routed)           0.855    96.452    RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[0]_i_6_0[1]
    SLICE_X29Y5          LUT6 (Prop_lut6_I1_O)        0.124    96.576 r  RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[0]_i_9/O
                         net (fo=1, routed)           1.085    97.662    RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[0]_i_9_n_0
    SLICE_X19Y6          LUT4 (Prop_lut4_I0_O)        0.124    97.786 r  RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[0]_i_6/O
                         net (fo=1, routed)           0.422    98.208    RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[0]_i_6_n_0
    SLICE_X18Y6          LUT6 (Prop_lut6_I0_O)        0.124    98.332 r  RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[0]_i_2/O
                         net (fo=1, routed)           0.504    98.835    RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[0]_i_2_n_0
    SLICE_X19Y6          LUT6 (Prop_lut6_I0_O)        0.124    98.959 r  RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[0]_i_1/O
                         net (fo=1, routed)           0.000    98.959    RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[0]_i_1_n_0
    SLICE_X19Y6          FDCE                                         r  RGB_LED_Task0/inst/Driver_SK6805_0/Send_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886   103.247    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091   103.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.452   104.790    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.082   101.709 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.538   103.247    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   103.338 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          1.499   104.837    RGB_LED_Task0/inst/Driver_SK6805_0/clk_10MHz
    SLICE_X19Y6          FDCE                                         r  RGB_LED_Task0/inst/Driver_SK6805_0/Send_State_reg[0]/C
                         clock pessimism              0.070   104.907    
                         clock uncertainty           -0.205   104.703    
    SLICE_X19Y6          FDCE (Setup_fdce_C_D)        0.029   104.732    RGB_LED_Task0/inst/Driver_SK6805_0/Send_State_reg[0]
  -------------------------------------------------------------------
                         required time                        104.732    
                         arrival time                         -98.959    
  -------------------------------------------------------------------
                         slack                                  5.773    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 RGB_LED_Task0/inst/G_Out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_LED_Task0/inst/Driver_SK6805_0/Send_State_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.291ns (33.576%)  route 0.576ns (66.424%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.565     1.420    RGB_LED_Task0/inst/clk_100MHz
    SLICE_X24Y5          FDCE                                         r  RGB_LED_Task0/inst/G_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y5          FDCE (Prop_fdce_C_Q)         0.148     1.568 r  RGB_LED_Task0/inst/G_Out_reg[2]/Q
                         net (fo=1, routed)           0.125     1.693    RGB_LED_Task0/inst/Driver_SK6805_0/Q[2]
    SLICE_X24Y5          LUT6 (Prop_lut6_I3_O)        0.098     1.791 r  RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[0]_i_4/O
                         net (fo=1, routed)           0.450     2.242    RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[0]_i_4_n_0
    SLICE_X19Y6          LUT6 (Prop_lut6_I2_O)        0.045     2.287 r  RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[0]_i_1/O
                         net (fo=1, routed)           0.000     2.287    RGB_LED_Task0/inst/Driver_SK6805_0/Send_State[0]_i_1_n_0
    SLICE_X19Y6          FDCE                                         r  RGB_LED_Task0/inst/Driver_SK6805_0/Send_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.795     1.894    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.344     0.550 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.521     1.070    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          0.831     1.930    RGB_LED_Task0/inst/Driver_SK6805_0/clk_10MHz
    SLICE_X19Y6          FDCE                                         r  RGB_LED_Task0/inst/Driver_SK6805_0/Send_State_reg[0]/C
                         clock pessimism             -0.187     1.743    
                         clock uncertainty            0.205     1.947    
    SLICE_X19Y6          FDCE (Hold_fdce_C_D)         0.091     2.038    RGB_LED_Task0/inst/Driver_SK6805_0/Send_State_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.249    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.892ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.884ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.892ns  (required time - arrival time)
  Source:                 Driver_IIC0/inst/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/inst/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        6.473ns  (logic 1.419ns (21.920%)  route 5.054ns (78.080%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 104.854 - 100.000 ) 
    Source Clock Delay      (SCD):    5.153ns = ( 95.153 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.990    93.421    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    93.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.572    95.089    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.285    91.804 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.616    93.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    93.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.636    95.153    Driver_IIC0/inst/clk
    SLICE_X7Y41          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDCE (Prop_fdce_C_Q)         0.419    95.572 r  Driver_IIC0/inst/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.880    96.452    Driver_IIC0/inst/scl_cnt[3]
    SLICE_X7Y42          LUT4 (Prop_lut4_I3_O)        0.324    96.776 r  Driver_IIC0/inst/IIC_Busy_INST_0_i_3/O
                         net (fo=2, routed)           0.282    97.058    Driver_IIC0/inst/IIC_Busy_INST_0_i_3_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I5_O)        0.332    97.390 r  Driver_IIC0/inst/IIC_Busy_INST_0_i_1/O
                         net (fo=21, routed)          0.673    98.064    Driver_IIC0/inst/IIC_Busy_INST_0_i_1_n_0
    SLICE_X11Y42         LUT5 (Prop_lut5_I4_O)        0.124    98.188 f  Driver_IIC0/inst/IIC_Busy_INST_0/O
                         net (fo=1, routed)           0.892    99.079    Driver_IIC0/inst/IIC_Busy
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    99.175 f  Driver_IIC0/inst/IIC_Busy_BUFG_inst/O
                         net (fo=36, routed)          1.948   101.123    Diver_OV5647_Init/inst/IIC_Busy
    SLICE_X9Y44          LUT6 (Prop_lut6_I1_O)        0.124   101.247 r  Diver_OV5647_Init/inst/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.379   101.626    Diver_OV5647_Init/inst/Req_Cnt[3]_i_1_n_0
    SLICE_X8Y44          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886   103.247    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091   103.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.452   104.790    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.082   101.709 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.538   103.247    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   103.338 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          1.516   104.854    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X8Y44          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[0]/C
                         clock pessimism              0.095   104.950    
                         clock uncertainty           -0.226   104.724    
    SLICE_X8Y44          FDRE (Setup_fdre_C_CE)      -0.205   104.519    Diver_OV5647_Init/inst/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        104.519    
                         arrival time                        -101.626    
  -------------------------------------------------------------------
                         slack                                  2.892    

Slack (MET) :             2.892ns  (required time - arrival time)
  Source:                 Driver_IIC0/inst/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/inst/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        6.473ns  (logic 1.419ns (21.920%)  route 5.054ns (78.080%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 104.854 - 100.000 ) 
    Source Clock Delay      (SCD):    5.153ns = ( 95.153 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.990    93.421    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    93.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.572    95.089    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.285    91.804 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.616    93.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    93.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.636    95.153    Driver_IIC0/inst/clk
    SLICE_X7Y41          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDCE (Prop_fdce_C_Q)         0.419    95.572 r  Driver_IIC0/inst/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.880    96.452    Driver_IIC0/inst/scl_cnt[3]
    SLICE_X7Y42          LUT4 (Prop_lut4_I3_O)        0.324    96.776 r  Driver_IIC0/inst/IIC_Busy_INST_0_i_3/O
                         net (fo=2, routed)           0.282    97.058    Driver_IIC0/inst/IIC_Busy_INST_0_i_3_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I5_O)        0.332    97.390 r  Driver_IIC0/inst/IIC_Busy_INST_0_i_1/O
                         net (fo=21, routed)          0.673    98.064    Driver_IIC0/inst/IIC_Busy_INST_0_i_1_n_0
    SLICE_X11Y42         LUT5 (Prop_lut5_I4_O)        0.124    98.188 f  Driver_IIC0/inst/IIC_Busy_INST_0/O
                         net (fo=1, routed)           0.892    99.079    Driver_IIC0/inst/IIC_Busy
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    99.175 f  Driver_IIC0/inst/IIC_Busy_BUFG_inst/O
                         net (fo=36, routed)          1.948   101.123    Diver_OV5647_Init/inst/IIC_Busy
    SLICE_X9Y44          LUT6 (Prop_lut6_I1_O)        0.124   101.247 r  Diver_OV5647_Init/inst/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.379   101.626    Diver_OV5647_Init/inst/Req_Cnt[3]_i_1_n_0
    SLICE_X8Y44          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886   103.247    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091   103.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.452   104.790    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.082   101.709 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.538   103.247    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   103.338 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          1.516   104.854    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X8Y44          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[1]/C
                         clock pessimism              0.095   104.950    
                         clock uncertainty           -0.226   104.724    
    SLICE_X8Y44          FDRE (Setup_fdre_C_CE)      -0.205   104.519    Diver_OV5647_Init/inst/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        104.519    
                         arrival time                        -101.626    
  -------------------------------------------------------------------
                         slack                                  2.892    

Slack (MET) :             2.892ns  (required time - arrival time)
  Source:                 Driver_IIC0/inst/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/inst/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        6.473ns  (logic 1.419ns (21.920%)  route 5.054ns (78.080%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 104.854 - 100.000 ) 
    Source Clock Delay      (SCD):    5.153ns = ( 95.153 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.990    93.421    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    93.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.572    95.089    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.285    91.804 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.616    93.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    93.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.636    95.153    Driver_IIC0/inst/clk
    SLICE_X7Y41          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDCE (Prop_fdce_C_Q)         0.419    95.572 r  Driver_IIC0/inst/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.880    96.452    Driver_IIC0/inst/scl_cnt[3]
    SLICE_X7Y42          LUT4 (Prop_lut4_I3_O)        0.324    96.776 r  Driver_IIC0/inst/IIC_Busy_INST_0_i_3/O
                         net (fo=2, routed)           0.282    97.058    Driver_IIC0/inst/IIC_Busy_INST_0_i_3_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I5_O)        0.332    97.390 r  Driver_IIC0/inst/IIC_Busy_INST_0_i_1/O
                         net (fo=21, routed)          0.673    98.064    Driver_IIC0/inst/IIC_Busy_INST_0_i_1_n_0
    SLICE_X11Y42         LUT5 (Prop_lut5_I4_O)        0.124    98.188 f  Driver_IIC0/inst/IIC_Busy_INST_0/O
                         net (fo=1, routed)           0.892    99.079    Driver_IIC0/inst/IIC_Busy
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    99.175 f  Driver_IIC0/inst/IIC_Busy_BUFG_inst/O
                         net (fo=36, routed)          1.948   101.123    Diver_OV5647_Init/inst/IIC_Busy
    SLICE_X9Y44          LUT6 (Prop_lut6_I1_O)        0.124   101.247 r  Diver_OV5647_Init/inst/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.379   101.626    Diver_OV5647_Init/inst/Req_Cnt[3]_i_1_n_0
    SLICE_X8Y44          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886   103.247    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091   103.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.452   104.790    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.082   101.709 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.538   103.247    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   103.338 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          1.516   104.854    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X8Y44          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[2]/C
                         clock pessimism              0.095   104.950    
                         clock uncertainty           -0.226   104.724    
    SLICE_X8Y44          FDRE (Setup_fdre_C_CE)      -0.205   104.519    Diver_OV5647_Init/inst/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        104.519    
                         arrival time                        -101.626    
  -------------------------------------------------------------------
                         slack                                  2.892    

Slack (MET) :             2.892ns  (required time - arrival time)
  Source:                 Driver_IIC0/inst/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/inst/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        6.473ns  (logic 1.419ns (21.920%)  route 5.054ns (78.080%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 104.854 - 100.000 ) 
    Source Clock Delay      (SCD):    5.153ns = ( 95.153 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.990    93.421    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    93.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.572    95.089    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.285    91.804 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.616    93.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    93.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.636    95.153    Driver_IIC0/inst/clk
    SLICE_X7Y41          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDCE (Prop_fdce_C_Q)         0.419    95.572 r  Driver_IIC0/inst/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.880    96.452    Driver_IIC0/inst/scl_cnt[3]
    SLICE_X7Y42          LUT4 (Prop_lut4_I3_O)        0.324    96.776 r  Driver_IIC0/inst/IIC_Busy_INST_0_i_3/O
                         net (fo=2, routed)           0.282    97.058    Driver_IIC0/inst/IIC_Busy_INST_0_i_3_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I5_O)        0.332    97.390 r  Driver_IIC0/inst/IIC_Busy_INST_0_i_1/O
                         net (fo=21, routed)          0.673    98.064    Driver_IIC0/inst/IIC_Busy_INST_0_i_1_n_0
    SLICE_X11Y42         LUT5 (Prop_lut5_I4_O)        0.124    98.188 f  Driver_IIC0/inst/IIC_Busy_INST_0/O
                         net (fo=1, routed)           0.892    99.079    Driver_IIC0/inst/IIC_Busy
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    99.175 f  Driver_IIC0/inst/IIC_Busy_BUFG_inst/O
                         net (fo=36, routed)          1.948   101.123    Diver_OV5647_Init/inst/IIC_Busy
    SLICE_X9Y44          LUT6 (Prop_lut6_I1_O)        0.124   101.247 r  Diver_OV5647_Init/inst/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.379   101.626    Diver_OV5647_Init/inst/Req_Cnt[3]_i_1_n_0
    SLICE_X8Y44          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886   103.247    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091   103.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.452   104.790    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.082   101.709 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.538   103.247    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   103.338 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          1.516   104.854    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X8Y44          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[3]/C
                         clock pessimism              0.095   104.950    
                         clock uncertainty           -0.226   104.724    
    SLICE_X8Y44          FDRE (Setup_fdre_C_CE)      -0.205   104.519    Diver_OV5647_Init/inst/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        104.519    
                         arrival time                        -101.626    
  -------------------------------------------------------------------
                         slack                                  2.892    

Slack (MET) :             3.339ns  (required time - arrival time)
  Source:                 Driver_IIC0/inst/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/inst/Req_Cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        6.262ns  (logic 1.419ns (22.659%)  route 4.843ns (77.341%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 104.854 - 100.000 ) 
    Source Clock Delay      (SCD):    5.153ns = ( 95.153 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.990    93.421    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    93.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.572    95.089    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.285    91.804 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.616    93.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    93.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.636    95.153    Driver_IIC0/inst/clk
    SLICE_X7Y41          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDCE (Prop_fdce_C_Q)         0.419    95.572 f  Driver_IIC0/inst/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.880    96.452    Driver_IIC0/inst/scl_cnt[3]
    SLICE_X7Y42          LUT4 (Prop_lut4_I3_O)        0.324    96.776 f  Driver_IIC0/inst/IIC_Busy_INST_0_i_3/O
                         net (fo=2, routed)           0.282    97.058    Driver_IIC0/inst/IIC_Busy_INST_0_i_3_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I5_O)        0.332    97.390 f  Driver_IIC0/inst/IIC_Busy_INST_0_i_1/O
                         net (fo=21, routed)          0.673    98.064    Driver_IIC0/inst/IIC_Busy_INST_0_i_1_n_0
    SLICE_X11Y42         LUT5 (Prop_lut5_I4_O)        0.124    98.188 r  Driver_IIC0/inst/IIC_Busy_INST_0/O
                         net (fo=1, routed)           0.892    99.079    Driver_IIC0/inst/IIC_Busy
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    99.175 r  Driver_IIC0/inst/IIC_Busy_BUFG_inst/O
                         net (fo=36, routed)          2.116   101.291    Diver_OV5647_Init/inst/IIC_Busy
    SLICE_X8Y44          LUT6 (Prop_lut6_I5_O)        0.124   101.415 r  Diver_OV5647_Init/inst/Req_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000   101.415    Diver_OV5647_Init/inst/Req_Cnt[2]_i_1_n_0
    SLICE_X8Y44          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886   103.247    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091   103.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.452   104.790    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.082   101.709 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.538   103.247    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   103.338 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          1.516   104.854    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X8Y44          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[2]/C
                         clock pessimism              0.095   104.950    
                         clock uncertainty           -0.226   104.724    
    SLICE_X8Y44          FDRE (Setup_fdre_C_D)        0.031   104.755    Diver_OV5647_Init/inst/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        104.755    
                         arrival time                        -101.415    
  -------------------------------------------------------------------
                         slack                                  3.339    

Slack (MET) :             3.509ns  (required time - arrival time)
  Source:                 Driver_IIC0/inst/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/inst/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        6.090ns  (logic 1.419ns (23.299%)  route 4.671ns (76.701%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 104.854 - 100.000 ) 
    Source Clock Delay      (SCD):    5.153ns = ( 95.153 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.990    93.421    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    93.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.572    95.089    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.285    91.804 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.616    93.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    93.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.636    95.153    Driver_IIC0/inst/clk
    SLICE_X7Y41          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDCE (Prop_fdce_C_Q)         0.419    95.572 r  Driver_IIC0/inst/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.880    96.452    Driver_IIC0/inst/scl_cnt[3]
    SLICE_X7Y42          LUT4 (Prop_lut4_I3_O)        0.324    96.776 r  Driver_IIC0/inst/IIC_Busy_INST_0_i_3/O
                         net (fo=2, routed)           0.282    97.058    Driver_IIC0/inst/IIC_Busy_INST_0_i_3_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I5_O)        0.332    97.390 r  Driver_IIC0/inst/IIC_Busy_INST_0_i_1/O
                         net (fo=21, routed)          0.673    98.064    Driver_IIC0/inst/IIC_Busy_INST_0_i_1_n_0
    SLICE_X11Y42         LUT5 (Prop_lut5_I4_O)        0.124    98.188 f  Driver_IIC0/inst/IIC_Busy_INST_0/O
                         net (fo=1, routed)           0.892    99.079    Driver_IIC0/inst/IIC_Busy
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    99.175 f  Driver_IIC0/inst/IIC_Busy_BUFG_inst/O
                         net (fo=36, routed)          1.944   101.119    Diver_OV5647_Init/inst/IIC_Busy
    SLICE_X9Y44          LUT6 (Prop_lut6_I4_O)        0.124   101.243 r  Diver_OV5647_Init/inst/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000   101.243    Diver_OV5647_Init/inst/Write_Flag_i_1_n_0
    SLICE_X9Y44          FDRE                                         r  Diver_OV5647_Init/inst/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886   103.247    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091   103.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.452   104.790    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.082   101.709 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.538   103.247    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   103.338 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          1.516   104.854    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X9Y44          FDRE                                         r  Diver_OV5647_Init/inst/Write_Flag_reg/C
                         clock pessimism              0.095   104.950    
                         clock uncertainty           -0.226   104.724    
    SLICE_X9Y44          FDRE (Setup_fdre_C_D)        0.029   104.753    Diver_OV5647_Init/inst/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                        104.753    
                         arrival time                        -101.243    
  -------------------------------------------------------------------
                         slack                                  3.509    

Slack (MET) :             3.612ns  (required time - arrival time)
  Source:                 Driver_IIC0/inst/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/inst/Req_Cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        5.991ns  (logic 1.419ns (23.686%)  route 4.572ns (76.314%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 104.854 - 100.000 ) 
    Source Clock Delay      (SCD):    5.153ns = ( 95.153 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.990    93.421    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    93.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.572    95.089    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.285    91.804 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.616    93.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    93.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.636    95.153    Driver_IIC0/inst/clk
    SLICE_X7Y41          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDCE (Prop_fdce_C_Q)         0.419    95.572 f  Driver_IIC0/inst/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.880    96.452    Driver_IIC0/inst/scl_cnt[3]
    SLICE_X7Y42          LUT4 (Prop_lut4_I3_O)        0.324    96.776 f  Driver_IIC0/inst/IIC_Busy_INST_0_i_3/O
                         net (fo=2, routed)           0.282    97.058    Driver_IIC0/inst/IIC_Busy_INST_0_i_3_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I5_O)        0.332    97.390 f  Driver_IIC0/inst/IIC_Busy_INST_0_i_1/O
                         net (fo=21, routed)          0.673    98.064    Driver_IIC0/inst/IIC_Busy_INST_0_i_1_n_0
    SLICE_X11Y42         LUT5 (Prop_lut5_I4_O)        0.124    98.188 r  Driver_IIC0/inst/IIC_Busy_INST_0/O
                         net (fo=1, routed)           0.892    99.079    Driver_IIC0/inst/IIC_Busy
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    99.175 r  Driver_IIC0/inst/IIC_Busy_BUFG_inst/O
                         net (fo=36, routed)          1.845   101.020    Diver_OV5647_Init/inst/IIC_Busy
    SLICE_X8Y44          LUT6 (Prop_lut6_I5_O)        0.124   101.144 r  Diver_OV5647_Init/inst/Req_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000   101.144    Diver_OV5647_Init/inst/Req_Cnt[0]_i_1_n_0
    SLICE_X8Y44          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886   103.247    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091   103.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.452   104.790    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.082   101.709 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.538   103.247    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   103.338 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          1.516   104.854    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X8Y44          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[0]/C
                         clock pessimism              0.095   104.950    
                         clock uncertainty           -0.226   104.724    
    SLICE_X8Y44          FDRE (Setup_fdre_C_D)        0.032   104.756    Diver_OV5647_Init/inst/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        104.756    
                         arrival time                        -101.144    
  -------------------------------------------------------------------
                         slack                                  3.612    

Slack (MET) :             3.614ns  (required time - arrival time)
  Source:                 Driver_IIC0/inst/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/inst/Req_Cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        5.988ns  (logic 1.419ns (23.699%)  route 4.569ns (76.301%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 104.854 - 100.000 ) 
    Source Clock Delay      (SCD):    5.153ns = ( 95.153 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.990    93.421    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    93.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.572    95.089    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.285    91.804 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.616    93.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    93.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.636    95.153    Driver_IIC0/inst/clk
    SLICE_X7Y41          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDCE (Prop_fdce_C_Q)         0.419    95.572 f  Driver_IIC0/inst/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.880    96.452    Driver_IIC0/inst/scl_cnt[3]
    SLICE_X7Y42          LUT4 (Prop_lut4_I3_O)        0.324    96.776 f  Driver_IIC0/inst/IIC_Busy_INST_0_i_3/O
                         net (fo=2, routed)           0.282    97.058    Driver_IIC0/inst/IIC_Busy_INST_0_i_3_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I5_O)        0.332    97.390 f  Driver_IIC0/inst/IIC_Busy_INST_0_i_1/O
                         net (fo=21, routed)          0.673    98.064    Driver_IIC0/inst/IIC_Busy_INST_0_i_1_n_0
    SLICE_X11Y42         LUT5 (Prop_lut5_I4_O)        0.124    98.188 r  Driver_IIC0/inst/IIC_Busy_INST_0/O
                         net (fo=1, routed)           0.892    99.079    Driver_IIC0/inst/IIC_Busy
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    99.175 r  Driver_IIC0/inst/IIC_Busy_BUFG_inst/O
                         net (fo=36, routed)          1.842   101.017    Diver_OV5647_Init/inst/IIC_Busy
    SLICE_X8Y44          LUT6 (Prop_lut6_I5_O)        0.124   101.141 r  Diver_OV5647_Init/inst/Req_Cnt[3]_i_2/O
                         net (fo=1, routed)           0.000   101.141    Diver_OV5647_Init/inst/Req_Cnt[3]_i_2_n_0
    SLICE_X8Y44          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886   103.247    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091   103.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.452   104.790    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.082   101.709 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.538   103.247    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   103.338 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          1.516   104.854    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X8Y44          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[3]/C
                         clock pessimism              0.095   104.950    
                         clock uncertainty           -0.226   104.724    
    SLICE_X8Y44          FDRE (Setup_fdre_C_D)        0.031   104.755    Diver_OV5647_Init/inst/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        104.755    
                         arrival time                        -101.141    
  -------------------------------------------------------------------
                         slack                                  3.614    

Slack (MET) :             3.660ns  (required time - arrival time)
  Source:                 Driver_IIC0/inst/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/inst/Req_Cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        5.940ns  (logic 1.419ns (23.890%)  route 4.521ns (76.110%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 104.854 - 100.000 ) 
    Source Clock Delay      (SCD):    5.153ns = ( 95.153 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.990    93.421    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    93.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.572    95.089    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.285    91.804 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.616    93.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    93.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.636    95.153    Driver_IIC0/inst/clk
    SLICE_X7Y41          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDCE (Prop_fdce_C_Q)         0.419    95.572 f  Driver_IIC0/inst/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.880    96.452    Driver_IIC0/inst/scl_cnt[3]
    SLICE_X7Y42          LUT4 (Prop_lut4_I3_O)        0.324    96.776 f  Driver_IIC0/inst/IIC_Busy_INST_0_i_3/O
                         net (fo=2, routed)           0.282    97.058    Driver_IIC0/inst/IIC_Busy_INST_0_i_3_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I5_O)        0.332    97.390 f  Driver_IIC0/inst/IIC_Busy_INST_0_i_1/O
                         net (fo=21, routed)          0.673    98.064    Driver_IIC0/inst/IIC_Busy_INST_0_i_1_n_0
    SLICE_X11Y42         LUT5 (Prop_lut5_I4_O)        0.124    98.188 r  Driver_IIC0/inst/IIC_Busy_INST_0/O
                         net (fo=1, routed)           0.892    99.079    Driver_IIC0/inst/IIC_Busy
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    99.175 r  Driver_IIC0/inst/IIC_Busy_BUFG_inst/O
                         net (fo=36, routed)          1.794   100.969    Diver_OV5647_Init/inst/IIC_Busy
    SLICE_X8Y44          LUT6 (Prop_lut6_I5_O)        0.124   101.093 r  Diver_OV5647_Init/inst/Req_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000   101.093    Diver_OV5647_Init/inst/Req_Cnt[1]_i_1_n_0
    SLICE_X8Y44          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.886   103.247    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091   103.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.452   104.790    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.082   101.709 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.538   103.247    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   103.338 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          1.516   104.854    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X8Y44          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[1]/C
                         clock pessimism              0.095   104.950    
                         clock uncertainty           -0.226   104.724    
    SLICE_X8Y44          FDRE (Setup_fdre_C_D)        0.029   104.753    Diver_OV5647_Init/inst/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        104.753    
                         arrival time                        -101.093    
  -------------------------------------------------------------------
                         slack                                  3.660    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.884ns  (arrival time - required time)
  Source:                 Driver_IIC0/inst/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/inst/Req_Cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.519ns  (logic 0.257ns (16.921%)  route 1.262ns (83.079%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.630     0.830    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.529     1.384    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.031     0.353 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.477     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.565     1.420    Driver_IIC0/inst/clk
    SLICE_X11Y41         FDCE                                         r  Driver_IIC0/inst/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDCE (Prop_fdce_C_Q)         0.141     1.561 r  Driver_IIC0/inst/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.281     1.843    Driver_IIC0/inst/c_state[1]
    SLICE_X11Y42         LUT5 (Prop_lut5_I0_O)        0.045     1.888 r  Driver_IIC0/inst/IIC_Busy_INST_0/O
                         net (fo=1, routed)           0.354     2.241    Driver_IIC0/inst/IIC_Busy
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.267 r  Driver_IIC0/inst/IIC_Busy_BUFG_inst/O
                         net (fo=36, routed)          0.627     2.894    Diver_OV5647_Init/inst/IIC_Busy
    SLICE_X8Y44          LUT6 (Prop_lut6_I5_O)        0.045     2.939 r  Diver_OV5647_Init/inst/Req_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.939    Diver_OV5647_Init/inst/Req_Cnt[1]_i_1_n_0
    SLICE_X8Y44          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.795     1.894    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.344     0.550 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.521     1.070    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          0.836     1.935    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X8Y44          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[1]/C
                         clock pessimism             -0.197     1.738    
                         clock uncertainty            0.226     1.964    
    SLICE_X8Y44          FDRE (Hold_fdre_C_D)         0.091     2.055    Diver_OV5647_Init/inst/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           2.939    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.934ns  (arrival time - required time)
  Source:                 Driver_IIC0/inst/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/inst/Req_Cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 0.257ns (16.372%)  route 1.313ns (83.628%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.630     0.830    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.529     1.384    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.031     0.353 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.477     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.565     1.420    Driver_IIC0/inst/clk
    SLICE_X11Y41         FDCE                                         r  Driver_IIC0/inst/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDCE (Prop_fdce_C_Q)         0.141     1.561 r  Driver_IIC0/inst/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.281     1.843    Driver_IIC0/inst/c_state[1]
    SLICE_X11Y42         LUT5 (Prop_lut5_I0_O)        0.045     1.888 r  Driver_IIC0/inst/IIC_Busy_INST_0/O
                         net (fo=1, routed)           0.354     2.241    Driver_IIC0/inst/IIC_Busy
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.267 r  Driver_IIC0/inst/IIC_Busy_BUFG_inst/O
                         net (fo=36, routed)          0.678     2.945    Diver_OV5647_Init/inst/IIC_Busy
    SLICE_X8Y44          LUT6 (Prop_lut6_I5_O)        0.045     2.990 r  Diver_OV5647_Init/inst/Req_Cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     2.990    Diver_OV5647_Init/inst/Req_Cnt[3]_i_2_n_0
    SLICE_X8Y44          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.795     1.894    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.344     0.550 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.521     1.070    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          0.836     1.935    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X8Y44          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[3]/C
                         clock pessimism             -0.197     1.738    
                         clock uncertainty            0.226     1.964    
    SLICE_X8Y44          FDRE (Hold_fdre_C_D)         0.092     2.056    Diver_OV5647_Init/inst/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.990    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.935ns  (arrival time - required time)
  Source:                 Driver_IIC0/inst/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/inst/Req_Cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.571ns  (logic 0.257ns (16.360%)  route 1.314ns (83.640%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.630     0.830    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.529     1.384    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.031     0.353 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.477     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.565     1.420    Driver_IIC0/inst/clk
    SLICE_X11Y41         FDCE                                         r  Driver_IIC0/inst/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDCE (Prop_fdce_C_Q)         0.141     1.561 r  Driver_IIC0/inst/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.281     1.843    Driver_IIC0/inst/c_state[1]
    SLICE_X11Y42         LUT5 (Prop_lut5_I0_O)        0.045     1.888 r  Driver_IIC0/inst/IIC_Busy_INST_0/O
                         net (fo=1, routed)           0.354     2.241    Driver_IIC0/inst/IIC_Busy
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.267 r  Driver_IIC0/inst/IIC_Busy_BUFG_inst/O
                         net (fo=36, routed)          0.679     2.946    Diver_OV5647_Init/inst/IIC_Busy
    SLICE_X8Y44          LUT6 (Prop_lut6_I5_O)        0.045     2.991 r  Diver_OV5647_Init/inst/Req_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.991    Diver_OV5647_Init/inst/Req_Cnt[0]_i_1_n_0
    SLICE_X8Y44          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.795     1.894    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.344     0.550 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.521     1.070    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          0.836     1.935    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X8Y44          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[0]/C
                         clock pessimism             -0.197     1.738    
                         clock uncertainty            0.226     1.964    
    SLICE_X8Y44          FDRE (Hold_fdre_C_D)         0.092     2.056    Diver_OV5647_Init/inst/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.991    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.959ns  (arrival time - required time)
  Source:                 Driver_IIC0/inst/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/inst/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.257ns (16.128%)  route 1.337ns (83.872%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.630     0.830    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.529     1.384    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.031     0.353 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.477     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.565     1.420    Driver_IIC0/inst/clk
    SLICE_X11Y41         FDCE                                         r  Driver_IIC0/inst/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDCE (Prop_fdce_C_Q)         0.141     1.561 f  Driver_IIC0/inst/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.281     1.843    Driver_IIC0/inst/c_state[1]
    SLICE_X11Y42         LUT5 (Prop_lut5_I0_O)        0.045     1.888 f  Driver_IIC0/inst/IIC_Busy_INST_0/O
                         net (fo=1, routed)           0.354     2.241    Driver_IIC0/inst/IIC_Busy
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.267 f  Driver_IIC0/inst/IIC_Busy_BUFG_inst/O
                         net (fo=36, routed)          0.701     2.969    Diver_OV5647_Init/inst/IIC_Busy
    SLICE_X9Y44          LUT6 (Prop_lut6_I4_O)        0.045     3.014 r  Diver_OV5647_Init/inst/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000     3.014    Diver_OV5647_Init/inst/Write_Flag_i_1_n_0
    SLICE_X9Y44          FDRE                                         r  Diver_OV5647_Init/inst/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.795     1.894    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.344     0.550 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.521     1.070    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          0.836     1.935    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X9Y44          FDRE                                         r  Diver_OV5647_Init/inst/Write_Flag_reg/C
                         clock pessimism             -0.197     1.738    
                         clock uncertainty            0.226     1.964    
    SLICE_X9Y44          FDRE (Hold_fdre_C_D)         0.091     2.055    Diver_OV5647_Init/inst/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           3.014    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             1.013ns  (arrival time - required time)
  Source:                 Driver_IIC0/inst/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/inst/Req_Cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.648ns  (logic 0.257ns (15.591%)  route 1.391ns (84.409%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.630     0.830    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.529     1.384    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.031     0.353 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.477     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.565     1.420    Driver_IIC0/inst/clk
    SLICE_X11Y41         FDCE                                         r  Driver_IIC0/inst/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDCE (Prop_fdce_C_Q)         0.141     1.561 r  Driver_IIC0/inst/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.281     1.843    Driver_IIC0/inst/c_state[1]
    SLICE_X11Y42         LUT5 (Prop_lut5_I0_O)        0.045     1.888 r  Driver_IIC0/inst/IIC_Busy_INST_0/O
                         net (fo=1, routed)           0.354     2.241    Driver_IIC0/inst/IIC_Busy
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.267 r  Driver_IIC0/inst/IIC_Busy_BUFG_inst/O
                         net (fo=36, routed)          0.756     3.023    Diver_OV5647_Init/inst/IIC_Busy
    SLICE_X8Y44          LUT6 (Prop_lut6_I5_O)        0.045     3.068 r  Diver_OV5647_Init/inst/Req_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     3.068    Diver_OV5647_Init/inst/Req_Cnt[2]_i_1_n_0
    SLICE_X8Y44          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.795     1.894    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.344     0.550 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.521     1.070    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          0.836     1.935    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X8Y44          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[2]/C
                         clock pessimism             -0.197     1.738    
                         clock uncertainty            0.226     1.964    
    SLICE_X8Y44          FDRE (Hold_fdre_C_D)         0.092     2.056    Diver_OV5647_Init/inst/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           3.068    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.206ns  (arrival time - required time)
  Source:                 Driver_IIC0/inst/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/inst/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.711ns  (logic 0.257ns (15.025%)  route 1.454ns (84.975%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.630     0.830    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.529     1.384    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.031     0.353 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.477     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.565     1.420    Driver_IIC0/inst/clk
    SLICE_X11Y41         FDCE                                         r  Driver_IIC0/inst/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDCE (Prop_fdce_C_Q)         0.141     1.561 f  Driver_IIC0/inst/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.281     1.843    Driver_IIC0/inst/c_state[1]
    SLICE_X11Y42         LUT5 (Prop_lut5_I0_O)        0.045     1.888 f  Driver_IIC0/inst/IIC_Busy_INST_0/O
                         net (fo=1, routed)           0.354     2.241    Driver_IIC0/inst/IIC_Busy
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.267 f  Driver_IIC0/inst/IIC_Busy_BUFG_inst/O
                         net (fo=36, routed)          0.702     2.970    Diver_OV5647_Init/inst/IIC_Busy
    SLICE_X9Y44          LUT6 (Prop_lut6_I1_O)        0.045     3.015 r  Diver_OV5647_Init/inst/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.116     3.131    Diver_OV5647_Init/inst/Req_Cnt[3]_i_1_n_0
    SLICE_X8Y44          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.795     1.894    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.344     0.550 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.521     1.070    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          0.836     1.935    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X8Y44          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[0]/C
                         clock pessimism             -0.197     1.738    
                         clock uncertainty            0.226     1.964    
    SLICE_X8Y44          FDRE (Hold_fdre_C_CE)       -0.039     1.925    Diver_OV5647_Init/inst/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           3.131    
  -------------------------------------------------------------------
                         slack                                  1.206    

Slack (MET) :             1.206ns  (arrival time - required time)
  Source:                 Driver_IIC0/inst/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/inst/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.711ns  (logic 0.257ns (15.025%)  route 1.454ns (84.975%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.630     0.830    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.529     1.384    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.031     0.353 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.477     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.565     1.420    Driver_IIC0/inst/clk
    SLICE_X11Y41         FDCE                                         r  Driver_IIC0/inst/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDCE (Prop_fdce_C_Q)         0.141     1.561 f  Driver_IIC0/inst/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.281     1.843    Driver_IIC0/inst/c_state[1]
    SLICE_X11Y42         LUT5 (Prop_lut5_I0_O)        0.045     1.888 f  Driver_IIC0/inst/IIC_Busy_INST_0/O
                         net (fo=1, routed)           0.354     2.241    Driver_IIC0/inst/IIC_Busy
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.267 f  Driver_IIC0/inst/IIC_Busy_BUFG_inst/O
                         net (fo=36, routed)          0.702     2.970    Diver_OV5647_Init/inst/IIC_Busy
    SLICE_X9Y44          LUT6 (Prop_lut6_I1_O)        0.045     3.015 r  Diver_OV5647_Init/inst/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.116     3.131    Diver_OV5647_Init/inst/Req_Cnt[3]_i_1_n_0
    SLICE_X8Y44          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.795     1.894    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.344     0.550 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.521     1.070    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          0.836     1.935    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X8Y44          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[1]/C
                         clock pessimism             -0.197     1.738    
                         clock uncertainty            0.226     1.964    
    SLICE_X8Y44          FDRE (Hold_fdre_C_CE)       -0.039     1.925    Diver_OV5647_Init/inst/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           3.131    
  -------------------------------------------------------------------
                         slack                                  1.206    

Slack (MET) :             1.206ns  (arrival time - required time)
  Source:                 Driver_IIC0/inst/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/inst/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.711ns  (logic 0.257ns (15.025%)  route 1.454ns (84.975%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.630     0.830    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.529     1.384    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.031     0.353 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.477     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.565     1.420    Driver_IIC0/inst/clk
    SLICE_X11Y41         FDCE                                         r  Driver_IIC0/inst/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDCE (Prop_fdce_C_Q)         0.141     1.561 f  Driver_IIC0/inst/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.281     1.843    Driver_IIC0/inst/c_state[1]
    SLICE_X11Y42         LUT5 (Prop_lut5_I0_O)        0.045     1.888 f  Driver_IIC0/inst/IIC_Busy_INST_0/O
                         net (fo=1, routed)           0.354     2.241    Driver_IIC0/inst/IIC_Busy
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.267 f  Driver_IIC0/inst/IIC_Busy_BUFG_inst/O
                         net (fo=36, routed)          0.702     2.970    Diver_OV5647_Init/inst/IIC_Busy
    SLICE_X9Y44          LUT6 (Prop_lut6_I1_O)        0.045     3.015 r  Diver_OV5647_Init/inst/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.116     3.131    Diver_OV5647_Init/inst/Req_Cnt[3]_i_1_n_0
    SLICE_X8Y44          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.795     1.894    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.344     0.550 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.521     1.070    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          0.836     1.935    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X8Y44          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[2]/C
                         clock pessimism             -0.197     1.738    
                         clock uncertainty            0.226     1.964    
    SLICE_X8Y44          FDRE (Hold_fdre_C_CE)       -0.039     1.925    Diver_OV5647_Init/inst/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           3.131    
  -------------------------------------------------------------------
                         slack                                  1.206    

Slack (MET) :             1.206ns  (arrival time - required time)
  Source:                 Driver_IIC0/inst/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/inst/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.711ns  (logic 0.257ns (15.025%)  route 1.454ns (84.975%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.630     0.830    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.529     1.384    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.031     0.353 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.477     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.565     1.420    Driver_IIC0/inst/clk
    SLICE_X11Y41         FDCE                                         r  Driver_IIC0/inst/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDCE (Prop_fdce_C_Q)         0.141     1.561 f  Driver_IIC0/inst/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.281     1.843    Driver_IIC0/inst/c_state[1]
    SLICE_X11Y42         LUT5 (Prop_lut5_I0_O)        0.045     1.888 f  Driver_IIC0/inst/IIC_Busy_INST_0/O
                         net (fo=1, routed)           0.354     2.241    Driver_IIC0/inst/IIC_Busy
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.267 f  Driver_IIC0/inst/IIC_Busy_BUFG_inst/O
                         net (fo=36, routed)          0.702     2.970    Diver_OV5647_Init/inst/IIC_Busy
    SLICE_X9Y44          LUT6 (Prop_lut6_I1_O)        0.045     3.015 r  Diver_OV5647_Init/inst/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.116     3.131    Diver_OV5647_Init/inst/Req_Cnt[3]_i_1_n_0
    SLICE_X8Y44          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.684     1.070    clk_10/inst/lopt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.795     1.894    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.344     0.550 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.521     1.070    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout3_buf/O
                         net (fo=27, routed)          0.836     1.935    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X8Y44          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[3]/C
                         clock pessimism             -0.197     1.738    
                         clock uncertainty            0.226     1.964    
    SLICE_X8Y44          FDRE (Hold_fdre_C_CE)       -0.039     1.925    Diver_OV5647_Init/inst/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           3.131    
  -------------------------------------------------------------------
                         slack                                  1.206    





