int\r\nF_1 (\r\nT_1 * V_1 ,\r\nunsigned int * V_2 ,\r\nint * V_3 ,\r\nunsigned int * V_4 )\r\n{\r\nregister unsigned int V_5 , V_6 ;\r\nregister int V_7 , V_8 ;\r\nV_5 = * V_1 ;\r\nV_7 = F_2 ( V_5 ) - V_9 ;\r\nif ( V_7 > V_10 ) {\r\nif ( ( V_7 > V_10 + 1 ) ||\r\nF_3 ( V_5 ) || F_4 ( V_5 ) ) {\r\nif ( F_4 ( V_5 ) ) V_8 = 0x7fffffff ;\r\nelse V_8 = 0x80000000 ;\r\nif ( F_5 () ) {\r\nreturn ( V_11 ) ;\r\n}\r\nF_6 () ;\r\n* V_3 = V_8 ;\r\nreturn ( V_12 ) ;\r\n}\r\n}\r\nif ( V_7 >= 0 ) {\r\nV_6 = V_5 ;\r\nF_7 ( V_6 ) ;\r\nF_8 ( V_6 , V_7 ) ;\r\nif ( F_9 ( V_5 ) ) V_8 = - F_10 ( V_6 ) ;\r\nelse V_8 = F_10 ( V_6 ) ;\r\n* V_3 = V_8 ;\r\nif ( F_11 ( V_5 , V_7 ) ) {\r\nif ( F_12 () ) return ( V_13 ) ;\r\nelse F_13 () ;\r\n}\r\n}\r\nelse {\r\n* V_3 = 0 ;\r\nif ( F_14 ( V_5 ) ) {\r\nif ( F_12 () ) return ( V_13 ) ;\r\nelse F_13 () ;\r\n}\r\n}\r\nreturn ( V_12 ) ;\r\n}\r\nint\r\nF_15 (\r\nT_1 * V_1 ,\r\nunsigned int * V_2 ,\r\nT_2 * V_3 ,\r\nunsigned int * V_4 )\r\n{\r\nregister int V_7 , V_14 ;\r\nregister unsigned int V_5 , V_6 , V_15 ;\r\nV_5 = * V_1 ;\r\nV_7 = F_2 ( V_5 ) - V_9 ;\r\nif ( V_7 > V_16 ) {\r\nif ( ( V_7 > V_16 + 1 ) ||\r\nF_3 ( V_5 ) || F_4 ( V_5 ) ) {\r\nif ( F_4 ( V_5 ) ) {\r\nV_14 = 0x7fffffff ;\r\nV_15 = 0xffffffff ;\r\n}\r\nelse {\r\nV_14 = 0x80000000 ;\r\nV_15 = 0 ;\r\n}\r\nif ( F_5 () ) {\r\nreturn ( V_11 ) ;\r\n}\r\nF_6 () ;\r\nF_16 ( V_14 , V_15 , V_3 ) ;\r\nreturn ( V_12 ) ;\r\n}\r\nF_17 ( V_14 , V_15 ) ;\r\nF_16 ( V_14 , V_15 , V_3 ) ;\r\nreturn ( V_12 ) ;\r\n}\r\nif ( V_7 >= 0 ) {\r\nV_6 = V_5 ;\r\nF_7 ( V_6 ) ;\r\nF_18 ( V_6 , V_7 , V_14 , V_15 ) ;\r\nif ( F_9 ( V_5 ) ) {\r\nF_19 ( V_14 , V_15 ) ;\r\n}\r\nF_16 ( V_14 , V_15 , V_3 ) ;\r\nif ( F_11 ( V_5 , V_7 ) ) {\r\nif ( F_12 () ) return ( V_13 ) ;\r\nelse F_13 () ;\r\n}\r\n}\r\nelse {\r\nF_20 ( V_14 , V_15 ) ;\r\nF_16 ( V_14 , V_15 , V_3 ) ;\r\nif ( F_14 ( V_5 ) ) {\r\nif ( F_12 () ) return ( V_13 ) ;\r\nelse F_13 () ;\r\n}\r\n}\r\nreturn ( V_12 ) ;\r\n}\r\nint\r\nF_21 (\r\nT_3 * V_1 ,\r\nunsigned int * V_2 ,\r\nint * V_3 ,\r\nunsigned int * V_4 )\r\n{\r\nregister unsigned int V_17 , V_18 , V_19 , V_20 ;\r\nregister int V_7 , V_8 ;\r\nF_22 ( V_1 , V_17 , V_18 ) ;\r\nV_7 = F_23 ( V_17 ) - V_21 ;\r\nif ( V_7 > V_10 ) {\r\nif ( F_24 ( V_7 , V_17 , V_18 ) ) {\r\nif ( F_25 ( V_17 ) ) V_8 = 0x7fffffff ;\r\nelse V_8 = 0x80000000 ;\r\nif ( F_5 () ) {\r\nreturn ( V_11 ) ;\r\n}\r\nF_6 () ;\r\n* V_3 = V_8 ;\r\nreturn ( V_12 ) ;\r\n}\r\n}\r\nif ( V_7 >= 0 ) {\r\nV_19 = V_17 ;\r\nV_20 = V_18 ;\r\nF_26 ( V_19 ) ;\r\nF_27 ( V_19 , V_20 , V_7 ) ;\r\nif ( F_28 ( V_17 ) && ( V_7 <= V_10 ) )\r\nV_8 = - F_29 ( V_19 ) ;\r\nelse V_8 = F_29 ( V_19 ) ;\r\n* V_3 = V_8 ;\r\nif ( F_30 ( V_17 , V_18 , V_7 ) ) {\r\nif ( F_12 () ) return ( V_13 ) ;\r\nelse F_13 () ;\r\n}\r\n}\r\nelse {\r\n* V_3 = 0 ;\r\nif ( F_31 ( V_17 , V_18 ) ) {\r\nif ( F_12 () ) return ( V_13 ) ;\r\nelse F_13 () ;\r\n}\r\n}\r\nreturn ( V_12 ) ;\r\n}\r\nint\r\nF_32 (\r\nT_3 * V_1 ,\r\nunsigned int * V_2 ,\r\nT_2 * V_3 ,\r\nunsigned int * V_4 )\r\n{\r\nregister int V_7 , V_14 ;\r\nregister unsigned int V_17 , V_18 , V_19 , V_20 , V_15 ;\r\nF_22 ( V_1 , V_17 , V_18 ) ;\r\nV_7 = F_23 ( V_17 ) - V_21 ;\r\nif ( V_7 > V_16 ) {\r\nif ( ( V_7 > V_16 + 1 ) ||\r\nF_33 ( V_17 , V_18 ) || F_25 ( V_17 ) ) {\r\nif ( F_25 ( V_17 ) ) {\r\nV_14 = 0x7fffffff ;\r\nV_15 = 0xffffffff ;\r\n}\r\nelse {\r\nV_14 = 0x80000000 ;\r\nV_15 = 0 ;\r\n}\r\nif ( F_5 () ) {\r\nreturn ( V_11 ) ;\r\n}\r\nF_6 () ;\r\nF_16 ( V_14 , V_15 , V_3 ) ;\r\nreturn ( V_12 ) ;\r\n}\r\n}\r\nif ( V_7 >= 0 ) {\r\nV_19 = V_17 ;\r\nV_20 = V_18 ;\r\nF_26 ( V_19 ) ;\r\nF_34 ( V_19 , V_20 , V_7 ,\r\nV_14 , V_15 ) ;\r\nif ( F_28 ( V_17 ) ) {\r\nF_19 ( V_14 , V_15 ) ;\r\n}\r\nF_16 ( V_14 , V_15 , V_3 ) ;\r\nif ( F_30 ( V_17 , V_18 , V_7 ) ) {\r\nif ( F_12 () ) return ( V_13 ) ;\r\nelse F_13 () ;\r\n}\r\n}\r\nelse {\r\nF_20 ( V_14 , V_15 ) ;\r\nF_16 ( V_14 , V_15 , V_3 ) ;\r\nif ( F_31 ( V_17 , V_18 ) ) {\r\nif ( F_12 () ) return ( V_13 ) ;\r\nelse F_13 () ;\r\n}\r\n}\r\nreturn ( V_12 ) ;\r\n}
