# compile vhdl design source files
vhdl blk_mem_gen_v8_3_1  "../../../rom.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd"
vhdl xil_defaultlib  "../../../rom.srcs/sources_1/ip/Ins_Rom/sim/Ins_Rom.vhd"
vhdl xil_defaultlib  "../../../rom.srcs/sources_1/ip/Ins_Rom_2/sim/Ins_Rom_2.vhd"

# Do not sort compile order
nosort
