/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  reg [23:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [9:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_6z;
  wire [7:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [16:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [20:0] celloutsig_1_6z;
  wire [9:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = celloutsig_0_2z + celloutsig_0_2z;
  assign celloutsig_0_2z = in_data[23:20] + { celloutsig_0_1z[3:1], celloutsig_0_0z };
  assign celloutsig_0_4z = in_data[52:43] / { 1'h1, celloutsig_0_1z[19:11] };
  assign celloutsig_1_9z = celloutsig_1_6z[12:6] / { 1'h1, celloutsig_1_7z[7:2] };
  assign celloutsig_1_8z = celloutsig_1_6z[9:5] > celloutsig_1_7z[9:5];
  assign celloutsig_1_11z = { celloutsig_1_6z[3], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } > { in_data[119:118], celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_2z };
  assign celloutsig_0_0z = in_data[16:10] && in_data[72:66];
  assign celloutsig_0_3z = in_data[31] & ~(celloutsig_0_1z[3]);
  assign celloutsig_0_10z = celloutsig_0_8z[2] & ~(celloutsig_0_9z[2]);
  assign celloutsig_1_10z = celloutsig_1_4z[14] & ~(in_data[115]);
  assign celloutsig_0_8z = { in_data[2:1], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_3z } % { 1'h1, celloutsig_0_4z[8:2] };
  assign celloutsig_1_6z = { celloutsig_1_4z[16:3], celloutsig_1_5z, celloutsig_1_1z } % { 1'h1, celloutsig_1_0z, celloutsig_1_4z[16:2], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_4z[16:2] = in_data[129] ? { in_data[167:155], celloutsig_1_3z, celloutsig_1_2z } : { in_data[113:108], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_5z = & { celloutsig_1_4z[12:5], celloutsig_1_2z };
  assign celloutsig_1_19z = & celloutsig_1_4z[12:3];
  assign celloutsig_1_0z = in_data[178] & in_data[108];
  assign celloutsig_1_2z = in_data[136] & celloutsig_1_0z;
  assign celloutsig_1_3z = celloutsig_1_1z[5] & celloutsig_1_1z[3];
  assign celloutsig_0_11z = | celloutsig_0_1z[11:7];
  assign celloutsig_1_7z = celloutsig_1_6z[17:8] >> { celloutsig_1_4z[13:5], celloutsig_1_2z };
  assign celloutsig_0_9z = { celloutsig_0_1z[19:17], celloutsig_0_3z } << celloutsig_0_4z[8:5];
  assign celloutsig_1_1z = in_data[136:131] >>> in_data[168:163];
  always_latch
    if (!clkin_data[32]) celloutsig_0_1z = 24'h000000;
    else if (celloutsig_1_11z) celloutsig_0_1z = in_data[84:61];
  assign celloutsig_1_4z[1:0] = { celloutsig_1_0z, celloutsig_1_0z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_11z, celloutsig_1_19z, celloutsig_0_10z, celloutsig_0_11z };
endmodule
