Info: Starting: Create testbench Qsys system
Info: E:/UIUC/Senior/Resrarch/vectadd/vectadd/testbench/vectadd.ipx
Info: ip-generate --project-directory=E:/UIUC/Senior/Resrarch/vectadd/ --output-directory=E:/UIUC/Senior/Resrarch/vectadd/ --report-file=sopcinfo:E:/UIUC/Senior/Resrarch/vectadd/vectadd.sopcinfo --report-file=html:E:/UIUC/Senior/Resrarch/vectadd/vectadd.html --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=Unknown --system-info=DEVICE_SPEEDGRADE=Unknown --component-file=E:/UIUC/Senior/Resrarch/vectadd/vectadd.qsys
Progress: Loading vectadd/vectadd.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding to_hw_data [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module to_hw_data
Progress: Adding to_hw_sig [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module to_hw_sig
Progress: Adding to_sw_sig [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module to_sw_sig
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: vectadd.to_sw_sig: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Loading component library for testbench.
Progress: 
Progress: 
Progress: 
Progress: (1) searching C:/altera/13.0sp1/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index C:/altera/13.0sp1/quartus/sopc_builder/bin/root_components.ipx
Info: C:/altera/13.0sp1/quartus/sopc_builder/bin/root_components.ipx: Loading now from components.ipx
Info: Reading index C:/altera/13.0sp1/quartus/sopc_builder/bin/ip_component_categories.ipx
Info: C:/altera/13.0sp1/quartus/sopc_builder/bin/ip_component_categories.ipx described 0 plugins, 0 paths, in 0.02 seconds
Info: C:/altera/13.0sp1/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0.02 seconds
Info: Reading index C:/altera/13.0sp1/ip/altera/altera_components.ipx
Info: C:/altera/13.0sp1/ip/altera/altera_components.ipx described 848 plugins, 0 paths, in 0.14 seconds
Info: C:/altera/13.0sp1/ip/**/* matched 97 files in 0.15 seconds
Info: C:/Users/Pounds/.altera.quartus/ip/13.0sp1/**/* matched 0 files in 0.00 seconds
Info: E:/UIUC/Senior/Resrarch/vectadd/vectadd/testbench/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index E:/UIUC/Senior/Resrarch/vectadd/vectadd/testbench/vectadd.ipx
Progress: Loading vectadd/vectadd.qsys
Info: E:/UIUC/Senior/Resrarch/vectadd/* matched 46 files in 0.01 seconds
Info: E:/UIUC/Senior/Resrarch/vectadd/ip/**/* matched 0 files in 0.00 seconds
Info: E:/UIUC/Senior/Resrarch/vectadd/*/* matched 435 files in 0.02 seconds
Info: E:/UIUC/Senior/Resrarch/vectadd/vectadd/testbench/vectadd.ipx described 0 plugins, 3 paths, in 0.03 seconds
Progress: Loading testbench/vectadd_tb.qsys
Info: E:/UIUC/Senior/Resrarch/vectadd/vectadd/testbench/* matched 8 files in 0.03 seconds
Info: E:/UIUC/Senior/Resrarch/vectadd/vectadd/testbench/*/* matched 9 files in 0.00 seconds
Info: Reading index C:/altera/13.0sp1/quartus/sopc_builder/builtin.ipx
Info: C:/altera/13.0sp1/quartus/sopc_builder/builtin.ipx described 103 plugins, 0 paths, in 0.02 seconds
Info: C:/altera/13.0sp1/quartus/sopc_builder/**/* matched 9 files in 0.02 seconds
Info: Reading index C:/altera/13.0sp1/quartus/common/librarian/factories/index.ipx
Info: C:/altera/13.0sp1/quartus/common/librarian/factories/index.ipx described 151 plugins, 0 paths, in 0.02 seconds
Info: C:/altera/13.0sp1/quartus/common/librarian/factories/**/* matched 4 files in 0.02 seconds
Info: C:/altera/13.0sp1/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0.00 seconds
Info: C:/altera/13.0sp1/quartus/sopc_builder/bin/root_components.ipx described 0 plugins, 9 paths, in 0.25 seconds
Info: C:/altera/13.0sp1/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0.25 seconds
Progress: 
Progress: 
Progress: 
Info: Loading presets
Progress: Loading presets
Info: Running script C:/altera/13.0sp1/quartus/sopc_builder/bin/tbgen.tcl
Info: acds::register_package_version 12.1
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #2 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #2 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: vectadd
Info: TB_Gen: System design is: vectadd
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in
Info: get_interface_property reset EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in_reset
Info: get_interface_property to_hw_sig EXPORT_OF
Info: get_instance_property to_hw_sig CLASS_NAME
Info: get_instance_assignment to_hw_sig testbench.partner.map.external_connection
Info: get_interface_property to_sw_sig EXPORT_OF
Info: get_instance_property to_sw_sig CLASS_NAME
Info: get_instance_assignment to_sw_sig testbench.partner.map.external_connection
Info: get_interface_property to_hw_data EXPORT_OF
Info: get_instance_property to_hw_data CLASS_NAME
Info: get_instance_assignment to_hw_data testbench.partner.map.external_connection
Info: get_interface_property onchip_memory2_0_s2 EXPORT_OF
Info: get_instance_property onchip_memory2_0 CLASS_NAME
Info: get_instance_assignment onchip_memory2_0 testbench.partner.map.s2
Info: send_message Info TB_Gen: Creating testbench system : vectadd_tb with all standard BFMs
Info: TB_Gen: Creating testbench system : vectadd_tb with all standard BFMs
Info: create_system vectadd_tb
Info: add_instance vectadd_inst vectadd 
Info: set_use_testbench_naming_pattern true
Info: get_instance_interfaces vectadd_inst
Info: get_instance_interface_property vectadd_inst clk CLASS_NAME
Info: get_instance_interface_property vectadd_inst reset CLASS_NAME
Info: get_instance_interface_property vectadd_inst to_hw_sig CLASS_NAME
Info: get_instance_interface_property vectadd_inst to_sw_sig CLASS_NAME
Info: get_instance_interface_property vectadd_inst to_hw_data CLASS_NAME
Info: get_instance_interface_property vectadd_inst onchip_memory2_0_s2 CLASS_NAME
Info: get_instance_interface_property vectadd_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property vectadd_inst clk CLASS_NAME
Info: add_instance vectadd_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property vectadd_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value vectadd_inst clk clockRate
Info: set_instance_parameter_value vectadd_inst_clk_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value vectadd_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property vectadd_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property vectadd_inst clk CLASS_NAME
Info: get_instance_interfaces vectadd_inst_clk_bfm
Info: get_instance_interface_property vectadd_inst_clk_bfm clk CLASS_NAME
Info: add_connection vectadd_inst_clk_bfm.clk vectadd_inst.clk
Info: get_instance_interface_property vectadd_inst reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: reset
Info: TB_Gen: reset_sink found: reset
Info: get_instance_interface_property vectadd_inst reset CLASS_NAME
Info: add_instance vectadd_inst_reset_bfm altera_avalon_reset_source 
Info: get_instance_property vectadd_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_ports vectadd_inst reset
Info: get_instance_interface_port_property vectadd_inst reset reset_reset_n ROLE
Info: set_instance_parameter_value vectadd_inst_reset_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value vectadd_inst_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property vectadd_inst_reset_bfm CLASS_NAME
Info: get_instance_interfaces vectadd_inst_reset_bfm
Info: get_instance_interface_property vectadd_inst_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property vectadd_inst_reset_bfm clk CLASS_NAME
Info: get_instance_property vectadd_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_parameter_value vectadd_inst reset associatedClock
Info: get_instance_interfaces vectadd_inst_clk_bfm
Info: get_instance_interface_property vectadd_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: vectadd_inst_reset_bfm is not associated to any clock; connecting vectadd_inst_reset_bfm to 'vectadd_inst_clk_bfm.clk'
Warning: TB_Gen: vectadd_inst_reset_bfm is not associated to any clock; connecting vectadd_inst_reset_bfm to 'vectadd_inst_clk_bfm.clk'
Info: add_connection vectadd_inst_clk_bfm.clk vectadd_inst_reset_bfm.clk
Info: get_instance_interface_property vectadd_inst reset CLASS_NAME
Info: get_instance_interfaces vectadd_inst_reset_bfm
Info: get_instance_interface_property vectadd_inst_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property vectadd_inst_reset_bfm clk CLASS_NAME
Info: add_connection vectadd_inst_reset_bfm.reset vectadd_inst.reset
Info: get_instance_interface_property vectadd_inst to_hw_sig CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: to_hw_sig
Info: TB_Gen: conduit_end found: to_hw_sig
Info: get_instance_interface_property vectadd_inst to_hw_sig CLASS_NAME
Info: add_instance vectadd_inst_to_hw_sig_bfm altera_conduit_bfm 
Info: get_instance_property vectadd_inst_to_hw_sig_bfm CLASS_NAME
Info: get_instance_interface_parameter_value vectadd_inst to_hw_sig associatedClock
Info: get_instance_interface_parameter_value vectadd_inst to_hw_sig associatedReset
Info: get_instance_interface_ports vectadd_inst to_hw_sig
Info: get_instance_interface_port_property vectadd_inst to_hw_sig to_hw_sig_export ROLE
Info: get_instance_interface_port_property vectadd_inst to_hw_sig to_hw_sig_export WIDTH
Info: get_instance_interface_port_property vectadd_inst to_hw_sig to_hw_sig_export DIRECTION
Info: set_instance_parameter_value vectadd_inst_to_hw_sig_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value vectadd_inst_to_hw_sig_bfm ENABLE_RESET 0
Info: set_instance_parameter_value vectadd_inst_to_hw_sig_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value vectadd_inst_to_hw_sig_bfm SIGNAL_WIDTHS 2
Info: set_instance_parameter_value vectadd_inst_to_hw_sig_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property vectadd_inst_to_hw_sig_bfm CLASS_NAME
Info: get_instance_interface_property vectadd_inst to_hw_sig CLASS_NAME
Info: get_instance_interfaces vectadd_inst_to_hw_sig_bfm
Info: get_instance_interface_property vectadd_inst_to_hw_sig_bfm conduit CLASS_NAME
Info: add_connection vectadd_inst_to_hw_sig_bfm.conduit vectadd_inst.to_hw_sig
Info: get_instance_interface_property vectadd_inst to_sw_sig CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: to_sw_sig
Info: TB_Gen: conduit_end found: to_sw_sig
Info: get_instance_interface_property vectadd_inst to_sw_sig CLASS_NAME
Info: add_instance vectadd_inst_to_sw_sig_bfm altera_conduit_bfm 
Info: get_instance_property vectadd_inst_to_sw_sig_bfm CLASS_NAME
Info: get_instance_interface_parameter_value vectadd_inst to_sw_sig associatedClock
Info: get_instance_interface_parameter_value vectadd_inst to_sw_sig associatedReset
Info: get_instance_interface_ports vectadd_inst to_sw_sig
Info: get_instance_interface_port_property vectadd_inst to_sw_sig to_sw_sig_export ROLE
Info: get_instance_interface_port_property vectadd_inst to_sw_sig to_sw_sig_export WIDTH
Info: get_instance_interface_port_property vectadd_inst to_sw_sig to_sw_sig_export DIRECTION
Info: set_instance_parameter_value vectadd_inst_to_sw_sig_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value vectadd_inst_to_sw_sig_bfm ENABLE_RESET 0
Info: set_instance_parameter_value vectadd_inst_to_sw_sig_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value vectadd_inst_to_sw_sig_bfm SIGNAL_WIDTHS 2
Info: set_instance_parameter_value vectadd_inst_to_sw_sig_bfm SIGNAL_DIRECTIONS output
Info: get_instance_property vectadd_inst_to_sw_sig_bfm CLASS_NAME
Info: get_instance_interface_property vectadd_inst to_sw_sig CLASS_NAME
Info: get_instance_interfaces vectadd_inst_to_sw_sig_bfm
Info: get_instance_interface_property vectadd_inst_to_sw_sig_bfm conduit CLASS_NAME
Info: add_connection vectadd_inst_to_sw_sig_bfm.conduit vectadd_inst.to_sw_sig
Info: get_instance_interface_property vectadd_inst to_hw_data CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: to_hw_data
Info: TB_Gen: conduit_end found: to_hw_data
Info: get_instance_interface_property vectadd_inst to_hw_data CLASS_NAME
Info: add_instance vectadd_inst_to_hw_data_bfm altera_conduit_bfm 
Info: get_instance_property vectadd_inst_to_hw_data_bfm CLASS_NAME
Info: get_instance_interface_parameter_value vectadd_inst to_hw_data associatedClock
Info: get_instance_interface_parameter_value vectadd_inst to_hw_data associatedReset
Info: get_instance_interface_ports vectadd_inst to_hw_data
Info: get_instance_interface_port_property vectadd_inst to_hw_data to_hw_data_export ROLE
Info: get_instance_interface_port_property vectadd_inst to_hw_data to_hw_data_export WIDTH
Info: get_instance_interface_port_property vectadd_inst to_hw_data to_hw_data_export DIRECTION
Info: set_instance_parameter_value vectadd_inst_to_hw_data_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value vectadd_inst_to_hw_data_bfm ENABLE_RESET 0
Info: set_instance_parameter_value vectadd_inst_to_hw_data_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value vectadd_inst_to_hw_data_bfm SIGNAL_WIDTHS 32
Info: set_instance_parameter_value vectadd_inst_to_hw_data_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property vectadd_inst_to_hw_data_bfm CLASS_NAME
Info: get_instance_interface_property vectadd_inst to_hw_data CLASS_NAME
Info: get_instance_interfaces vectadd_inst_to_hw_data_bfm
Info: get_instance_interface_property vectadd_inst_to_hw_data_bfm conduit CLASS_NAME
Info: add_connection vectadd_inst_to_hw_data_bfm.conduit vectadd_inst.to_hw_data
Info: get_instance_interface_property vectadd_inst onchip_memory2_0_s2 CLASS_NAME
Info: send_message Info TB_Gen: avalon_slave found: onchip_memory2_0_s2
Info: TB_Gen: avalon_slave found: onchip_memory2_0_s2
Info: get_instance_interface_property vectadd_inst onchip_memory2_0_s2 CLASS_NAME
Info: add_instance vectadd_inst_onchip_memory2_0_s2_bfm altera_avalon_mm_master_bfm 
Info: get_instance_property vectadd_inst_onchip_memory2_0_s2_bfm CLASS_NAME
Info: get_instance_interface_parameter_value vectadd_inst onchip_memory2_0_s2 bitsPerSymbol
Info: get_instance_interface_parameter_value vectadd_inst onchip_memory2_0_s2 addressUnits
Info: get_instance_interface_parameter_value vectadd_inst onchip_memory2_0_s2 burstOnBurstBoundariesOnly
Info: get_instance_interface_parameter_value vectadd_inst onchip_memory2_0_s2 linewrapBursts
Info: get_instance_interface_parameter_value vectadd_inst onchip_memory2_0_s2 readLatency
Info: get_instance_interface_parameter_value vectadd_inst onchip_memory2_0_s2 maximumPendingReadTransactions
Info: get_instance_interface_parameter_value vectadd_inst onchip_memory2_0_s2 readWaitTime
Info: get_instance_interface_parameter_value vectadd_inst onchip_memory2_0_s2 writeWaitTime
Info: get_instance_interface_ports vectadd_inst onchip_memory2_0_s2
Info: get_instance_interface_port_property vectadd_inst onchip_memory2_0_s2 onchip_memory2_0_s2_address ROLE
Info: get_instance_interface_port_property vectadd_inst onchip_memory2_0_s2 onchip_memory2_0_s2_address WIDTH
Info: get_instance_interface_port_property vectadd_inst onchip_memory2_0_s2 onchip_memory2_0_s2_chipselect ROLE
Info: get_instance_interface_port_property vectadd_inst onchip_memory2_0_s2 onchip_memory2_0_s2_clken ROLE
Info: get_instance_interface_port_property vectadd_inst onchip_memory2_0_s2 onchip_memory2_0_s2_write ROLE
Info: get_instance_interface_port_property vectadd_inst onchip_memory2_0_s2 onchip_memory2_0_s2_readdata ROLE
Info: get_instance_interface_port_property vectadd_inst onchip_memory2_0_s2 onchip_memory2_0_s2_readdata WIDTH
Info: get_instance_interface_port_property vectadd_inst onchip_memory2_0_s2 onchip_memory2_0_s2_writedata ROLE
Info: get_instance_interface_port_property vectadd_inst onchip_memory2_0_s2 onchip_memory2_0_s2_writedata WIDTH
Info: get_instance_interface_port_property vectadd_inst onchip_memory2_0_s2 onchip_memory2_0_s2_byteenable ROLE
Info: set_instance_parameter_value vectadd_inst_onchip_memory2_0_s2_bfm AV_SYMBOL_W 8
Info: set_instance_parameter_value vectadd_inst_onchip_memory2_0_s2_bfm ADDRESS_UNITS WORDS
Info: set_instance_parameter_value vectadd_inst_onchip_memory2_0_s2_bfm AV_BURST_BNDR_ONLY 0
Info: set_instance_parameter_value vectadd_inst_onchip_memory2_0_s2_bfm AV_BURST_LINEWRAP 0
Info: set_instance_parameter_value vectadd_inst_onchip_memory2_0_s2_bfm AV_FIX_READ_LATENCY 1
Info: set_instance_parameter_value vectadd_inst_onchip_memory2_0_s2_bfm AV_MAX_PENDING_READS 0
Info: set_instance_parameter_value vectadd_inst_onchip_memory2_0_s2_bfm AV_READ_WAIT_TIME 0
Info: set_instance_parameter_value vectadd_inst_onchip_memory2_0_s2_bfm AV_WRITE_WAIT_TIME 0
Info: set_instance_parameter_value vectadd_inst_onchip_memory2_0_s2_bfm REGISTER_WAITREQUEST 0
Info: set_instance_parameter_value vectadd_inst_onchip_memory2_0_s2_bfm AV_ADDRESS_W 15
Info: set_instance_parameter_value vectadd_inst_onchip_memory2_0_s2_bfm USE_ADDRESS 1
Info: set_instance_parameter_value vectadd_inst_onchip_memory2_0_s2_bfm AV_BURSTCOUNT_W 1
Info: set_instance_parameter_value vectadd_inst_onchip_memory2_0_s2_bfm USE_BURSTCOUNT 0
Info: set_instance_parameter_value vectadd_inst_onchip_memory2_0_s2_bfm AV_NUMSYMBOLS 4
Info: set_instance_parameter_value vectadd_inst_onchip_memory2_0_s2_bfm USE_READ_DATA 1
Info: set_instance_parameter_value vectadd_inst_onchip_memory2_0_s2_bfm USE_WRITE_DATA 1
Info: set_instance_parameter_value vectadd_inst_onchip_memory2_0_s2_bfm USE_BEGIN_TRANSFER 0
Info: set_instance_parameter_value vectadd_inst_onchip_memory2_0_s2_bfm USE_BEGIN_BURST_TRANSFER 0
Info: set_instance_parameter_value vectadd_inst_onchip_memory2_0_s2_bfm USE_WAIT_REQUEST 0
Info: set_instance_parameter_value vectadd_inst_onchip_memory2_0_s2_bfm USE_WRITE 1
Info: set_instance_parameter_value vectadd_inst_onchip_memory2_0_s2_bfm USE_READ 1
Info: set_instance_parameter_value vectadd_inst_onchip_memory2_0_s2_bfm USE_BYTE_ENABLE 1
Info: set_instance_parameter_value vectadd_inst_onchip_memory2_0_s2_bfm USE_READ_DATA_VALID 0
Info: set_instance_parameter_value vectadd_inst_onchip_memory2_0_s2_bfm USE_ARBITERLOCK 0
Info: set_instance_parameter_value vectadd_inst_onchip_memory2_0_s2_bfm USE_DEBUGACCESS 0
Info: set_instance_parameter_value vectadd_inst_onchip_memory2_0_s2_bfm USE_TRANSACTIONID 0
Info: set_instance_parameter_value vectadd_inst_onchip_memory2_0_s2_bfm AV_READRESPONSE_W 1
Info: set_instance_parameter_value vectadd_inst_onchip_memory2_0_s2_bfm USE_READRESPONSE 0
Info: set_instance_parameter_value vectadd_inst_onchip_memory2_0_s2_bfm AV_WRITERESPONSE_W 1
Info: set_instance_parameter_value vectadd_inst_onchip_memory2_0_s2_bfm USE_WRITERESPONSE 0
Info: set_instance_parameter_value vectadd_inst_onchip_memory2_0_s2_bfm USE_CLKEN 1
Info: set_instance_parameter_value vectadd_inst_onchip_memory2_0_s2_bfm VHDL_ID 0
Info: get_instance_property vectadd_inst_onchip_memory2_0_s2_bfm CLASS_NAME
Info: get_instance_interfaces vectadd_inst_onchip_memory2_0_s2_bfm
Info: get_instance_interface_property vectadd_inst_onchip_memory2_0_s2_bfm clk CLASS_NAME
Info: get_instance_interface_property vectadd_inst_onchip_memory2_0_s2_bfm clk_reset CLASS_NAME
Info: get_instance_interface_property vectadd_inst_onchip_memory2_0_s2_bfm m0 CLASS_NAME
Info: get_instance_property vectadd_inst_onchip_memory2_0_s2_bfm CLASS_NAME
Info: get_instance_interface_parameter_value vectadd_inst onchip_memory2_0_s2 associatedClock
Info: get_instance_interface_property vectadd_inst clk CLASS_NAME
Info: get_instance_interfaces vectadd_inst_clk_bfm
Info: get_instance_interface_property vectadd_inst_clk_bfm clk CLASS_NAME
Info: add_connection vectadd_inst_clk_bfm.clk vectadd_inst_onchip_memory2_0_s2_bfm.clk
Info: get_instance_interfaces vectadd_inst_onchip_memory2_0_s2_bfm
Info: get_instance_interface_property vectadd_inst_onchip_memory2_0_s2_bfm clk CLASS_NAME
Info: get_instance_interface_property vectadd_inst_onchip_memory2_0_s2_bfm clk_reset CLASS_NAME
Info: get_instance_interface_property vectadd_inst_onchip_memory2_0_s2_bfm m0 CLASS_NAME
Info: get_instance_property vectadd_inst_onchip_memory2_0_s2_bfm CLASS_NAME
Info: get_instance_interface_parameter_value vectadd_inst onchip_memory2_0_s2 associatedReset
Info: get_instance_interface_property vectadd_inst reset CLASS_NAME
Info: get_instance_interfaces vectadd_inst_reset_bfm
Info: get_instance_interface_property vectadd_inst_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property vectadd_inst_reset_bfm clk CLASS_NAME
Info: add_connection vectadd_inst_reset_bfm.reset vectadd_inst_onchip_memory2_0_s2_bfm.clk_reset
Info: get_instance_interface_property vectadd_inst onchip_memory2_0_s2 CLASS_NAME
Info: get_instance_interfaces vectadd_inst_onchip_memory2_0_s2_bfm
Info: get_instance_interface_property vectadd_inst_onchip_memory2_0_s2_bfm clk CLASS_NAME
Info: get_instance_interface_property vectadd_inst_onchip_memory2_0_s2_bfm clk_reset CLASS_NAME
Info: get_instance_interface_property vectadd_inst_onchip_memory2_0_s2_bfm m0 CLASS_NAME
Info: add_connection vectadd_inst_onchip_memory2_0_s2_bfm.m0 vectadd_inst.onchip_memory2_0_s2
Info: send_message Info TB_Gen: Saving testbench system: vectadd_tb.qsys
Info: TB_Gen: Saving testbench system: vectadd_tb.qsys
Info: save_system vectadd_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: E:/UIUC/Senior/Resrarch/vectadd/vectadd/testbench/vectadd_tb.qsys
Info: Done
Info: ip-generate --project-directory=E:/UIUC/Senior/Resrarch/vectadd/vectadd/testbench/ --output-directory=E:/UIUC/Senior/Resrarch/vectadd/vectadd/testbench/vectadd_tb/simulation/ --file-set=SIM_VERILOG --report-file=html:E:/UIUC/Senior/Resrarch/vectadd/vectadd/testbench/vectadd_tb.html --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=Unknown --system-info=DEVICE_SPEEDGRADE=Unknown --component-file=E:/UIUC/Senior/Resrarch/vectadd/vectadd/testbench/vectadd_tb.qsys --report-file=csv:E:/UIUC/Senior/Resrarch/vectadd/vectadd_tb.csv --report-file=spd:E:/UIUC/Senior/Resrarch/vectadd/vectadd_tb.spd
Progress: Loading testbench/vectadd_tb.qsys
Progress: Reading input file
Progress: Adding vectadd_inst [vectadd 1.0]
Progress: Parameterizing module vectadd_inst
Progress: Adding vectadd_inst_clk_bfm [altera_avalon_clock_source 13.0]
Progress: Parameterizing module vectadd_inst_clk_bfm
Progress: Adding vectadd_inst_reset_bfm [altera_avalon_reset_source 13.0]
Progress: Parameterizing module vectadd_inst_reset_bfm
Progress: Adding vectadd_inst_to_hw_sig_bfm [altera_conduit_bfm 13.0]
Progress: Parameterizing module vectadd_inst_to_hw_sig_bfm
Progress: Adding vectadd_inst_to_sw_sig_bfm [altera_conduit_bfm 13.0]
Progress: Parameterizing module vectadd_inst_to_sw_sig_bfm
Progress: Adding vectadd_inst_to_hw_data_bfm [altera_conduit_bfm 13.0]
Progress: Parameterizing module vectadd_inst_to_hw_data_bfm
Progress: Adding vectadd_inst_onchip_memory2_0_s2_bfm [altera_avalon_mm_master_bfm 13.0]
Progress: Parameterizing module vectadd_inst_onchip_memory2_0_s2_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: vectadd_tb.vectadd_inst.to_sw_sig: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: vectadd_tb.vectadd_inst_clk_bfm: Elaborate: altera_clock_source
Info: vectadd_tb.vectadd_inst_clk_bfm:            $Revision: #1 $
Info: vectadd_tb.vectadd_inst_clk_bfm:            $Date: 2013/03/07 $
Info: vectadd_tb.vectadd_inst_reset_bfm: Elaborate: altera_reset_source
Info: vectadd_tb.vectadd_inst_reset_bfm:            $Revision: #1 $
Info: vectadd_tb.vectadd_inst_reset_bfm:            $Date: 2013/03/07 $
Info: vectadd_tb.vectadd_inst_reset_bfm: Reset is negatively asserted.
Info: vectadd_tb: Generating vectadd_tb "vectadd_tb" for SIM_VERILOG
Info: pipeline_bridge_swap_transform: After transform: 7 modules, 9 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 9 modules, 15 connections
Info: merlin_mm_transform: After transform: 9 modules, 15 connections
Info: pipeline_bridge_swap_transform: After transform: 7 modules, 26 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 15 modules, 53 connections
Info: merlin_domain_transform: After transform: 30 modules, 140 connections
Info: merlin_router_transform: After transform: 38 modules, 167 connections
Info: reset_adaptation_transform: After transform: 40 modules, 154 connections
Info: merlin_network_to_switch_transform: After transform: 55 modules, 186 connections
Info: merlin_mm_transform: After transform: 55 modules, 186 connections
Info: merlin_interrupt_mapper_transform: After transform: 56 modules, 189 connections
Warning: vectadd_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: vectadd_inst: "vectadd_tb" instantiated vectadd "vectadd_inst"
Info: vectadd_inst_clk_bfm: "vectadd_tb" instantiated altera_avalon_clock_source "vectadd_inst_clk_bfm"
Info: vectadd_inst_reset_bfm: "vectadd_tb" instantiated altera_avalon_reset_source "vectadd_inst_reset_bfm"
Info: Reusing file E:/UIUC/Senior/Resrarch/vectadd/vectadd/testbench/vectadd_tb/simulation/submodules/verbosity_pkg.sv
Info: vectadd_inst_to_hw_sig_bfm: "vectadd_tb" instantiated altera_conduit_bfm "vectadd_inst_to_hw_sig_bfm"
Info: Reusing file E:/UIUC/Senior/Resrarch/vectadd/vectadd/testbench/vectadd_tb/simulation/submodules/verbosity_pkg.sv
Info: vectadd_inst_to_sw_sig_bfm: "vectadd_tb" instantiated altera_conduit_bfm "vectadd_inst_to_sw_sig_bfm"
Info: Reusing file E:/UIUC/Senior/Resrarch/vectadd/vectadd/testbench/vectadd_tb/simulation/submodules/verbosity_pkg.sv
Info: vectadd_inst_to_hw_data_bfm: "vectadd_tb" instantiated altera_conduit_bfm "vectadd_inst_to_hw_data_bfm"
Info: Reusing file E:/UIUC/Senior/Resrarch/vectadd/vectadd/testbench/vectadd_tb/simulation/submodules/verbosity_pkg.sv
Info: vectadd_inst_onchip_memory2_0_s2_bfm: "vectadd_tb" instantiated altera_avalon_mm_master_bfm "vectadd_inst_onchip_memory2_0_s2_bfm"
Info: Reusing file E:/UIUC/Senior/Resrarch/vectadd/vectadd/testbench/vectadd_tb/simulation/submodules/verbosity_pkg.sv
Info: vectadd_inst_onchip_memory2_0_s2_bfm_m0_translator: "vectadd_tb" instantiated altera_merlin_master_translator "vectadd_inst_onchip_memory2_0_s2_bfm_m0_translator"
Info: vectadd_inst_onchip_memory2_0_s2_translator: "vectadd_tb" instantiated altera_merlin_slave_translator "vectadd_inst_onchip_memory2_0_s2_translator"
Info: nios2_qsys_0: Starting RTL generation for module 'vectadd_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=vectadd_nios2_qsys_0 --dir=C:/Users/Pounds/AppData/Local/Temp/alt7121_7701414133559150867.dir/0009_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pounds/AppData/Local/Temp/alt7121_7701414133559150867.dir/0009_nios2_qsys_0_gen//vectadd_nios2_qsys_0_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Pounds/AppData/Local/Temp/alt7121_7701414133559150867.dir/0009_nios2_qsys_0_gen/    --bogus  ]
Info: nios2_qsys_0: # 2016.11.16 01:01:46 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2016.11.16 01:01:46 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2016.11.16 01:01:47 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: nios2_qsys_0: # 2016.11.16 01:01:47 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2016.11.16 01:01:47 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2016.11.16 01:01:47 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2016.11.16 01:01:47 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2016.11.16 01:01:47 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2016.11.16 01:01:48 (*)   Creating 'C:/Users/Pounds/AppData/Local/Temp/alt7121_7701414133559150867.dir/0009_nios2_qsys_0_gen//vectadd_nios2_qsys_0_nios2_waves.do'
Info: nios2_qsys_0: # 2016.11.16 01:01:48 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2016.11.16 01:01:48 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2016.11.16 01:01:51 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'vectadd_nios2_qsys_0'
Info: nios2_qsys_0: "vectadd_inst" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'vectadd_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=vectadd_onchip_memory2_0 --dir=C:/Users/Pounds/AppData/Local/Temp/alt7121_7701414133559150867.dir/0010_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pounds/AppData/Local/Temp/alt7121_7701414133559150867.dir/0010_onchip_memory2_0_gen//vectadd_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Pounds/AppData/Local/Temp/alt7121_7701414133559150867.dir/0010_onchip_memory2_0_gen/  ]
Info: onchip_memory2_0: Done RTL generation for module 'vectadd_onchip_memory2_0'
Info: onchip_memory2_0: "vectadd_inst" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: jtag_uart_0: Starting RTL generation for module 'vectadd_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=vectadd_jtag_uart_0 --dir=C:/Users/Pounds/AppData/Local/Temp/alt7121_7701414133559150867.dir/0011_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pounds/AppData/Local/Temp/alt7121_7701414133559150867.dir/0011_jtag_uart_0_gen//vectadd_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Pounds/AppData/Local/Temp/alt7121_7701414133559150867.dir/0011_jtag_uart_0_gen/  ]
Info: jtag_uart_0: Done RTL generation for module 'vectadd_jtag_uart_0'
Info: jtag_uart_0: "vectadd_inst" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: to_hw_data: Starting RTL generation for module 'vectadd_to_hw_data'
Info: to_hw_data:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=vectadd_to_hw_data --dir=C:/Users/Pounds/AppData/Local/Temp/alt7121_7701414133559150867.dir/0012_to_hw_data_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pounds/AppData/Local/Temp/alt7121_7701414133559150867.dir/0012_to_hw_data_gen//vectadd_to_hw_data_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Pounds/AppData/Local/Temp/alt7121_7701414133559150867.dir/0012_to_hw_data_gen/  ]
Info: to_hw_data: Done RTL generation for module 'vectadd_to_hw_data'
Info: to_hw_data: "vectadd_inst" instantiated altera_avalon_pio "to_hw_data"
Info: to_hw_sig: Starting RTL generation for module 'vectadd_to_hw_sig'
Info: to_hw_sig:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=vectadd_to_hw_sig --dir=C:/Users/Pounds/AppData/Local/Temp/alt7121_7701414133559150867.dir/0013_to_hw_sig_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pounds/AppData/Local/Temp/alt7121_7701414133559150867.dir/0013_to_hw_sig_gen//vectadd_to_hw_sig_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Pounds/AppData/Local/Temp/alt7121_7701414133559150867.dir/0013_to_hw_sig_gen/  ]
Info: to_hw_sig: Done RTL generation for module 'vectadd_to_hw_sig'
Info: to_hw_sig: "vectadd_inst" instantiated altera_avalon_pio "to_hw_sig"
Info: to_sw_sig: Starting RTL generation for module 'vectadd_to_sw_sig'
Info: to_sw_sig:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=vectadd_to_sw_sig --dir=C:/Users/Pounds/AppData/Local/Temp/alt7121_7701414133559150867.dir/0014_to_sw_sig_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pounds/AppData/Local/Temp/alt7121_7701414133559150867.dir/0014_to_sw_sig_gen//vectadd_to_sw_sig_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Pounds/AppData/Local/Temp/alt7121_7701414133559150867.dir/0014_to_sw_sig_gen/  ]
Info: to_sw_sig: Done RTL generation for module 'vectadd_to_sw_sig'
Info: to_sw_sig: "vectadd_inst" instantiated altera_avalon_pio "to_sw_sig"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "vectadd_inst" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "vectadd_inst" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "vectadd_inst" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "vectadd_inst" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "vectadd_inst" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "vectadd_inst" instantiated altera_merlin_router "id_router"
Info: id_router_002: "vectadd_inst" instantiated altera_merlin_router "id_router_002"
Info: rst_controller: "vectadd_inst" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "vectadd_inst" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "vectadd_inst" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "vectadd_inst" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux_002: "vectadd_inst" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "vectadd_inst" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file E:/UIUC/Senior/Resrarch/vectadd/vectadd/testbench/vectadd_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "vectadd_inst" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file E:/UIUC/Senior/Resrarch/vectadd/vectadd/testbench/vectadd_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "vectadd_inst" instantiated altera_irq_mapper "irq_mapper"
Info: vectadd_tb: Done vectadd_tb" with 31 modules, 92 files, 2221778 bytes
Info: ip-generate succeeded.
Info: sim-script-gen --spd=E:/UIUC/Senior/Resrarch/vectadd/vectadd_tb.spd --output-directory=E:/UIUC/Senior/Resrarch/vectadd/vectadd/testbench/
Info: Doing: ip-make-simscript --spd=E:/UIUC/Senior/Resrarch/vectadd/vectadd_tb.spd --output-directory=E:/UIUC/Senior/Resrarch/vectadd/vectadd/testbench/
Info: Generating the following file(s) for MODELSIM simulator in E:/UIUC/Senior/Resrarch/vectadd/vectadd/testbench/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in E:/UIUC/Senior/Resrarch/vectadd/vectadd/testbench/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in E:/UIUC/Senior/Resrarch/vectadd/vectadd/testbench/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in E:/UIUC/Senior/Resrarch/vectadd/vectadd/testbench/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	30 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERAPRO simulator in E:/UIUC/Senior/Resrarch/vectadd/vectadd/testbench/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create testbench Qsys system
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=E:/UIUC/Senior/Resrarch/vectadd/ --output-directory=E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:E:/UIUC/Senior/Resrarch/vectadd/vectadd.sopcinfo --report-file=html:E:/UIUC/Senior/Resrarch/vectadd/vectadd.html --report-file=qip:E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.qip --report-file=cmp:E:/UIUC/Senior/Resrarch/vectadd/vectadd.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=Unknown --system-info=DEVICE_SPEEDGRADE=Unknown --component-file=E:/UIUC/Senior/Resrarch/vectadd/vectadd.qsys --language=VERILOG
Progress: Loading vectadd/vectadd.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding to_hw_data [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module to_hw_data
Progress: Adding to_hw_sig [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module to_hw_sig
Progress: Adding to_sw_sig [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module to_sw_sig
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: vectadd.to_sw_sig: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: vectadd: Generating vectadd "vectadd" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 7 modules, 26 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 15 modules, 53 connections
Info: merlin_domain_transform: After transform: 30 modules, 140 connections
Info: merlin_router_transform: After transform: 38 modules, 167 connections
Info: reset_adaptation_transform: After transform: 40 modules, 154 connections
Info: merlin_network_to_switch_transform: After transform: 55 modules, 186 connections
Info: merlin_mm_transform: After transform: 55 modules, 186 connections
Info: merlin_interrupt_mapper_transform: After transform: 56 modules, 189 connections
Warning: vectadd: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: vectadd: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: nios2_qsys_0: Starting RTL generation for module 'vectadd_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=vectadd_nios2_qsys_0 --dir=C:/Users/Pounds/AppData/Local/Temp/alt7121_7701414133559150867.dir/0030_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pounds/AppData/Local/Temp/alt7121_7701414133559150867.dir/0030_nios2_qsys_0_gen//vectadd_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2_qsys_0: # 2016.11.16 01:02:00 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2016.11.16 01:02:00 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2016.11.16 01:02:01 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: nios2_qsys_0: # 2016.11.16 01:02:01 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2016.11.16 01:02:01 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2016.11.16 01:02:01 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2016.11.16 01:02:01 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2016.11.16 01:02:01 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2016.11.16 01:02:02 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2016.11.16 01:02:02 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2016.11.16 01:02:05 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'vectadd_nios2_qsys_0'
Info: nios2_qsys_0: "vectadd" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'vectadd_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=vectadd_onchip_memory2_0 --dir=C:/Users/Pounds/AppData/Local/Temp/alt7121_7701414133559150867.dir/0031_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pounds/AppData/Local/Temp/alt7121_7701414133559150867.dir/0031_onchip_memory2_0_gen//vectadd_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'vectadd_onchip_memory2_0'
Info: onchip_memory2_0: "vectadd" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: jtag_uart_0: Starting RTL generation for module 'vectadd_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=vectadd_jtag_uart_0 --dir=C:/Users/Pounds/AppData/Local/Temp/alt7121_7701414133559150867.dir/0032_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pounds/AppData/Local/Temp/alt7121_7701414133559150867.dir/0032_jtag_uart_0_gen//vectadd_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'vectadd_jtag_uart_0'
Info: jtag_uart_0: "vectadd" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: to_hw_data: Starting RTL generation for module 'vectadd_to_hw_data'
Info: to_hw_data:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=vectadd_to_hw_data --dir=C:/Users/Pounds/AppData/Local/Temp/alt7121_7701414133559150867.dir/0033_to_hw_data_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pounds/AppData/Local/Temp/alt7121_7701414133559150867.dir/0033_to_hw_data_gen//vectadd_to_hw_data_component_configuration.pl  --do_build_sim=0  ]
Info: to_hw_data: Done RTL generation for module 'vectadd_to_hw_data'
Info: to_hw_data: "vectadd" instantiated altera_avalon_pio "to_hw_data"
Info: to_hw_sig: Starting RTL generation for module 'vectadd_to_hw_sig'
Info: to_hw_sig:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=vectadd_to_hw_sig --dir=C:/Users/Pounds/AppData/Local/Temp/alt7121_7701414133559150867.dir/0034_to_hw_sig_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pounds/AppData/Local/Temp/alt7121_7701414133559150867.dir/0034_to_hw_sig_gen//vectadd_to_hw_sig_component_configuration.pl  --do_build_sim=0  ]
Info: to_hw_sig: Done RTL generation for module 'vectadd_to_hw_sig'
Info: to_hw_sig: "vectadd" instantiated altera_avalon_pio "to_hw_sig"
Info: to_sw_sig: Starting RTL generation for module 'vectadd_to_sw_sig'
Info: to_sw_sig:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=vectadd_to_sw_sig --dir=C:/Users/Pounds/AppData/Local/Temp/alt7121_7701414133559150867.dir/0035_to_sw_sig_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pounds/AppData/Local/Temp/alt7121_7701414133559150867.dir/0035_to_sw_sig_gen//vectadd_to_sw_sig_component_configuration.pl  --do_build_sim=0  ]
Info: to_sw_sig: Done RTL generation for module 'vectadd_to_sw_sig'
Info: to_sw_sig: "vectadd" instantiated altera_avalon_pio "to_sw_sig"
Info: nios2_qsys_0_instruction_master_translator: "vectadd" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "vectadd" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "vectadd" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "vectadd" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "vectadd" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "vectadd" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "vectadd" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "vectadd" instantiated altera_merlin_router "id_router"
Info: id_router_002: "vectadd" instantiated altera_merlin_router "id_router_002"
Info: rst_controller: "vectadd" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "vectadd" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "vectadd" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "vectadd" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux_002: "vectadd" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "vectadd" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "vectadd" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "vectadd" instantiated altera_irq_mapper "irq_mapper"
Info: vectadd: Done vectadd" with 24 modules, 74 files, 2034809 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
