INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench_PE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_PE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
WARNING: [VRFC 10-3676] redeclaration of ansi port 'diff' is not allowed [C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv:48]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sDTW
