INFO-FLOW: Workspace /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1 opened at Tue Jun 11 13:36:33 -03 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.21 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.26 sec.
Execute     import_lib /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.2 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.25 sec.
Execute     set_part xc7z020clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/opt/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/opt/Xilinx/Vivado/2020.2/data:/opt/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.95 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.21 sec.
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.27 sec.
Command       add_library done; 0.35 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.32 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.87 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/opt/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/opt/Xilinx/Vivado/2020.2/data:/opt/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.22 sec.
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.29 sec.
Command     add_library done; 0.31 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.33 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   source ./axi_phase/solution1/directives.tcl 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 86.579 MB.
INFO: [HLS 200-10] Analyzing design file 'axi_phase/axi_phase.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling axi_phase/axi_phase.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang axi_phase/axi_phase.cpp -foptimization-record-file=/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/clang.axi_phase.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.pp.0.cpp > /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/clang.axi_phase.cpp.out.log 2> /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/clang.axi_phase.cpp.err.log 
Command       ap_eval done; 1.38 sec.
INFO-FLOW: Done: GCC PP 39 time: 1.4 seconds per iteration
Execute       set_directive_top axi_phase -name=axi_phase 
INFO-FLOW: Setting directive 'TOP' name=axi_phase 
INFO-FLOW: Setting directive 'TOP' name=axi_phase 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=axi_phase 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/.systemc_flag -fix-errors /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 7.22 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/all.directive.json -fix-errors /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 6.86 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 7.53 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 14.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/clang-tidy.axi_phase.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/clang-tidy.axi_phase.pp.0.cpp.out.log 2> /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/clang-tidy.axi_phase.pp.0.cpp.err.log 
Command         ap_eval done; 11.29 sec.
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 12.13 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi_phase.pp.0.cpp.diag.yml /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi_phase.pp.0.cpp.out.log 2> /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi_phase.pp.0.cpp.err.log 
Command       ap_eval done; 6.58 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/clang.axi_phase.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.bc > /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/clang.axi_phase.pp.0.cpp.out.log 2> /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/clang.axi_phase.pp.0.cpp.err.log 
Command       ap_eval done; 6.47 sec.
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:117:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:118:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:119:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:120:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:121:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:151:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:152:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:153:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:154:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:155:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:156:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:157:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:158:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:159:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:160:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:210:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:211:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:212:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:239:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:240:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:241:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:242:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:243:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:244:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:280:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:281:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 44.67 seconds. CPU system time: 1.8 seconds. Elapsed time: 48.34 seconds; current allocated memory: 88.892 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.g.bc"  
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.g.bc -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/a.g.ld.0.bc > /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
Command         ap_eval done; 0.78 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.78 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 3.66 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 3.66 sec.
Execute       run_link_or_opt -opt -out /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=axi_phase -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=axi_phase -reflow-float-conversion -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 1.35 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.35 sec.
Execute       run_link_or_opt -out /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command         ap_eval done; 0.33 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.33 sec.
Execute       run_link_or_opt -opt -out /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=axi_phase 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=axi_phase -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command         ap_eval done; 0.26 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.26 sec.
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=axi_phase -mllvm -hls-db-dir -mllvm /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/a.g.lto.bc > /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 4.56 sec.
INFO: [HLS 214-131] Inlining function 'hls::stream<std::complex<float>, 0>::read(std::complex<float>&)' into 'hls::stream<std::complex<float>, 0>::read()' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'void cordic_::cordic_circ_v1<42, 1, 0, 0, 43, 4, 40, 1>(ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<40, 1, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'float cordic_::atan2_generic<float>(float, float)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:729:5)
INFO: [HLS 214-131] Inlining function 'hls::stream<std::complex<float>, 0>::read()' into 'axi_phase(hls::stream<std::complex<float>, 1024>&, hls::stream<float, 1024>&)' (axi_phase/axi_phase.cpp:14:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'axi_phase(hls::stream<std::complex<float>, 1024>&, hls::stream<float, 1024>&)' (axi_phase/axi_phase.cpp:18:14)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.33.48.57.66.75.84.93.102.111.120.129)' into 'fp_struct<float>::to_float() const (.45.54.63.72.81.90.99.108.117.126)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.45.54.63.72.81.90.99.108.117.126)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:370:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_nan<float>(char const*)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_nan.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isinf<float>(float)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_abs<float>(float)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_abs.h:13:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float cordic_::atan2_generic<float>(float, float)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:677:0)
INFO: [HLS 214-178] Inlining function 'cordic_::atan_traits<float>::div(float, float)' into 'float cordic_::atan2_generic<float>(float, float)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:677:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'float cordic_::atan2_generic<float>(float, float)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:677:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float cordic_::atan2_cordic_Q1<float>(float, float)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:740:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.33.48.57.66.75.84.93.102.111.120.129)' into 'float cordic_::atan2_cordic_Q1<float>(float, float)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:740:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(unsigned int)' into 'float cordic_::atan2_cordic_Q1<float>(float, float)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:740:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float cordic_::atan2_cordic_Q1<float>(float, float)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:740:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float cordic_::atan2_cordic<float>(float, float)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:754:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float cordic_::atan2_cordic<float>(float, float)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:754:0)
INFO: [HLS 214-178] Inlining function 'float generic_nan<float>(char const*)' into 'float cordic_::atan2_cordic<float>(float, float)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:754:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'float cordic_::atan2_cordic<float>(float, float)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:754:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<float>(float)' into 'float cordic_::atan2_cordic<float>(float, float)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:754:0)
INFO: [HLS 214-178] Inlining function 'float generic_abs<float>(float)' into 'float cordic_::atan2_cordic<float>(float, float)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:754:0)
INFO: [HLS 214-178] Inlining function 'hls::atan2(float, float)' into 'hls::atan2f(float, float)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'hls::atan2f(float, float)' into 'axi_phase(hls::stream<std::complex<float>, 1024>&, hls::stream<float, 1024>&)' (axi_phase/axi_phase.cpp:5:0)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 9.96 seconds. CPU system time: 0.59 seconds. Elapsed time: 11.86 seconds; current allocated memory: 91.166 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 91.169 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top axi_phase -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/a.g.0.bc -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 2.04 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.63 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.07 seconds; current allocated memory: 212.323 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/a.g.1.bc -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >' into 'cordic_::atan2_generic<float>' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:189) automatically.
INFO: [XFORM 203-602] Inlining function 'cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, bool>' into 'cordic_::atan2_generic<float>' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:191) automatically.
INFO: [XFORM 203-602] Inlining function 'cordic_::addsub<0, 0, ap_fixed<40, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<40, 1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_uint<1> >' into 'cordic_::atan2_generic<float>' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:193) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'cordic_::atan2_cordic<float>' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:763) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'cordic_::atan2_cordic<float>' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:763) automatically.
INFO: [XFORM 203-602] Inlining function 'cordic_::atan2_cordic_Q1<float>' into 'cordic_::atan2_cordic<float>' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816) automatically.
Command         transform done; 2.21 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files/ap_fixed_base.h:901: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 1.45 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3.45 seconds. CPU system time: 0.2 seconds. Elapsed time: 3.68 seconds; current allocated memory: 401.771 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/a.g.1.bc to /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/a.o.1.bc -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'axi_phase' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'cordic_::atan2_generic<float>' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:677).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:167) in function 'cordic_::atan2_generic<float>' completely with a factor of 42.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'cordic_::atan2_cordic<float>' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:763) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'cordic_::atan2_cordic<float>' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:763) automatically.
INFO: [XFORM 203-602] Inlining function 'cordic_::atan2_cordic_Q1<float>' into 'cordic_::atan2_cordic<float>' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816) automatically.
Command         transform done; 3.84 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'cordic_::atan2_generic<float>'... converting 7 basic blocks.
Command         transform done; 2.37 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5.52 seconds. CPU system time: 0.25 seconds. Elapsed time: 6.22 seconds; current allocated memory: 592.675 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/a.o.2.bc -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 4.2 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4 seconds. CPU system time: 0.08 seconds. Elapsed time: 4.21 seconds; current allocated memory: 721.146 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 16.19 sec.
Command     elaborate done; 76.41 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'axi_phase' ...
Execute       ap_set_top_model axi_phase 
WARNING: [SYN 201-103] Legalizing function name 'addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >' to 'addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>' to 'addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s'.
WARNING: [SYN 201-103] Legalizing function name 'addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >' to 'addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'atan2_generic<float>' to 'atan2_generic_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'atan2_cordic<float>' to 'atan2_cordic_float_s'.
Execute       get_model_list axi_phase -filter all-wo-channel -topdown 
Execute       preproc_iomode -model axi_phase 
Execute       preproc_iomode -model atan2_cordic<float> 
Execute       preproc_iomode -model atan2_generic<float> 
Execute       preproc_iomode -model addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> > 
Execute       preproc_iomode -model addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool> 
Execute       preproc_iomode -model addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> > 
Execute       get_model_list axi_phase -filter all-wo-channel 
INFO-FLOW: Model list for configure: {addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >} {addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>} {addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >} atan2_generic<float> atan2_cordic<float> axi_phase
INFO-FLOW: Configuring Module : addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> > ...
Execute       set_default_model addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> > 
Execute       apply_spec_resource_limit addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> > 
INFO-FLOW: Configuring Module : addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool> ...
Execute       set_default_model addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool> 
Execute       apply_spec_resource_limit addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool> 
INFO-FLOW: Configuring Module : addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> > ...
Execute       set_default_model addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> > 
Execute       apply_spec_resource_limit addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> > 
INFO-FLOW: Configuring Module : atan2_generic<float> ...
Execute       set_default_model atan2_generic<float> 
Execute       apply_spec_resource_limit atan2_generic<float> 
INFO-FLOW: Configuring Module : atan2_cordic<float> ...
Execute       set_default_model atan2_cordic<float> 
Execute       apply_spec_resource_limit atan2_cordic<float> 
INFO-FLOW: Configuring Module : axi_phase ...
Execute       set_default_model axi_phase 
Execute       apply_spec_resource_limit axi_phase 
INFO-FLOW: Model list for preprocess: {addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >} {addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>} {addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >} atan2_generic<float> atan2_cordic<float> axi_phase
INFO-FLOW: Preprocessing Module: addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> > ...
Execute       set_default_model addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> > 
Execute       cdfg_preprocess -model addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> > 
Execute       rtl_gen_preprocess addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> > 
INFO-FLOW: Preprocessing Module: addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool> ...
Execute       set_default_model addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool> 
Execute       cdfg_preprocess -model addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool> 
Execute       rtl_gen_preprocess addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool> 
INFO-FLOW: Preprocessing Module: addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> > ...
Execute       set_default_model addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> > 
Execute       cdfg_preprocess -model addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> > 
Execute       rtl_gen_preprocess addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> > 
INFO-FLOW: Preprocessing Module: atan2_generic<float> ...
Execute       set_default_model atan2_generic<float> 
Execute       cdfg_preprocess -model atan2_generic<float> 
Execute       rtl_gen_preprocess atan2_generic<float> 
INFO-FLOW: Preprocessing Module: atan2_cordic<float> ...
Execute       set_default_model atan2_cordic<float> 
Execute       cdfg_preprocess -model atan2_cordic<float> 
Execute       rtl_gen_preprocess atan2_cordic<float> 
INFO-FLOW: Preprocessing Module: axi_phase ...
Execute       set_default_model axi_phase 
Execute       cdfg_preprocess -model axi_phase 
Execute       rtl_gen_preprocess axi_phase 
INFO-FLOW: Model list for synthesis: {addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >} {addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>} {addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >} atan2_generic<float> atan2_cordic<float> axi_phase
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> > 
Execute       schedule -model addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> > 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 721.514 MB.
Execute       syn_report -verbosereport -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >.
Execute       set_default_model addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> > 
Execute       bind -model addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> > 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 721.615 MB.
Execute       syn_report -verbosereport -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s.bind.adb -f 
INFO-FLOW: Finish binding addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool> 
Execute       schedule -model addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 721.706 MB.
Execute       syn_report -verbosereport -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s.sched.adb -f 
INFO-FLOW: Finish scheduling addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>.
Execute       set_default_model addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool> 
Execute       bind -model addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 721.801 MB.
Execute       syn_report -verbosereport -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s.bind.adb -f 
INFO-FLOW: Finish binding addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> > 
Execute       schedule -model addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> > 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 721.858 MB.
Execute       syn_report -verbosereport -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >.
Execute       set_default_model addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> > 
Execute       bind -model addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> > 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 721.923 MB.
Execute       syn_report -verbosereport -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s.bind.adb -f 
INFO-FLOW: Finish binding addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'atan2_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model atan2_generic<float> 
Execute       schedule -model atan2_generic<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'atan2_generic<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 48, function 'atan2_generic<float>'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.03 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.07 seconds. CPU system time: 0 seconds. Elapsed time: 1.08 seconds; current allocated memory: 723.430 MB.
Execute       syn_report -verbosereport -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/atan2_generic_float_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.52 sec.
Execute       db_write -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/atan2_generic_float_s.sched.adb -f 
INFO-FLOW: Finish scheduling atan2_generic<float>.
Execute       set_default_model atan2_generic<float> 
Execute       bind -model atan2_generic<float> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.44 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.05 seconds; current allocated memory: 725.879 MB.
Execute       syn_report -verbosereport -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/atan2_generic_float_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.65 sec.
Execute       db_write -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/atan2_generic_float_s.bind.adb -f 
Command       db_write done; 0.12 sec.
INFO-FLOW: Finish binding atan2_generic<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'atan2_cordic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model atan2_cordic<float> 
Execute       schedule -model atan2_cordic<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'atan2_cordic<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 63, function 'atan2_cordic<float>'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.37 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.15 seconds; current allocated memory: 726.633 MB.
Execute       syn_report -verbosereport -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/atan2_cordic_float_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.44 sec.
Execute       db_write -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/atan2_cordic_float_s.sched.adb -f 
INFO-FLOW: Finish scheduling atan2_cordic<float>.
Execute       set_default_model atan2_cordic<float> 
Execute       bind -model atan2_cordic<float> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.47 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.94 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.95 seconds; current allocated memory: 727.548 MB.
Execute       syn_report -verbosereport -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/atan2_cordic_float_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.61 sec.
Execute       db_write -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/atan2_cordic_float_s.bind.adb -f 
INFO-FLOW: Finish binding atan2_cordic<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_phase' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model axi_phase 
Execute       schedule -model axi_phase 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 66, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.31 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.97 seconds. CPU system time: 0 seconds. Elapsed time: 3.98 seconds; current allocated memory: 727.802 MB.
Execute       syn_report -verbosereport -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.48 sec.
Execute       db_write -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.sched.adb -f 
INFO-FLOW: Finish scheduling axi_phase.
Execute       set_default_model axi_phase 
Execute       bind -model axi_phase 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.58 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.08 seconds; current allocated memory: 728.095 MB.
Execute       syn_report -verbosereport -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.5 sec.
Execute       db_write -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.bind.adb -f 
INFO-FLOW: Finish binding axi_phase.
Execute       get_model_list axi_phase -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> > 
Execute       rtl_gen_preprocess addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool> 
Execute       rtl_gen_preprocess addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> > 
Execute       rtl_gen_preprocess atan2_generic<float> 
Execute       rtl_gen_preprocess atan2_cordic<float> 
Execute       rtl_gen_preprocess axi_phase 
INFO-FLOW: Model list for RTL generation: {addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >} {addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>} {addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >} atan2_generic<float> atan2_cordic<float> axi_phase
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> > -top_prefix axi_phase_ -sub_prefix axi_phase_ -mg_file /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.55 seconds. CPU system time: 0 seconds. Elapsed time: 3.58 seconds; current allocated memory: 728.349 MB.
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.rtl_wrap.cfg.tcl 
Execute       gen_rtl addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> > -style xilinx -f -lang vhdl -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/syn/vhdl/axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s 
Execute       gen_rtl addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> > -style xilinx -f -lang vlog -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/syn/verilog/axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s 
Execute       syn_report -csynth -model addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> > -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/syn/report/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> > -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/syn/report/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> > -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> > -f -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s.adb 
Execute       gen_tb_info addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> > -p /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool> -top_prefix axi_phase_ -sub_prefix axi_phase_ -mg_file /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 728.802 MB.
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.rtl_wrap.cfg.tcl 
Execute       gen_rtl addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool> -style xilinx -f -lang vhdl -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/syn/vhdl/axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s 
Execute       gen_rtl addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool> -style xilinx -f -lang vlog -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/syn/verilog/axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s 
Execute       syn_report -csynth -model addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool> -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/syn/report/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool> -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/syn/report/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool> -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool> -f -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s.adb 
Execute       gen_tb_info addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool> -p /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> > -top_prefix axi_phase_ -sub_prefix axi_phase_ -mg_file /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 729.220 MB.
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.rtl_wrap.cfg.tcl 
Execute       gen_rtl addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> > -style xilinx -f -lang vhdl -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/syn/vhdl/axi_phase_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s 
Execute       gen_rtl addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> > -style xilinx -f -lang vlog -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/syn/verilog/axi_phase_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s 
Execute       syn_report -csynth -model addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> > -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/syn/report/addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> > -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/syn/report/addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> > -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> > -f -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s.adb 
Execute       gen_tb_info addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> > -p /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'atan2_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model atan2_generic<float> -top_prefix axi_phase_ -sub_prefix axi_phase_ -mg_file /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/atan2_generic_float_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'atan2_generic_float_s'.
Command       create_rtl_model done; 0.91 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.02 seconds; current allocated memory: 733.955 MB.
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.rtl_wrap.cfg.tcl 
Execute       gen_rtl atan2_generic<float> -style xilinx -f -lang vhdl -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/syn/vhdl/axi_phase_atan2_generic_float_s 
Execute       gen_rtl atan2_generic<float> -style xilinx -f -lang vlog -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/syn/verilog/axi_phase_atan2_generic_float_s 
Execute       syn_report -csynth -model atan2_generic<float> -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/syn/report/atan2_generic_float_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.51 sec.
Execute       syn_report -rtlxml -model atan2_generic<float> -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/syn/report/atan2_generic_float_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.25 sec.
Execute       syn_report -verbosereport -model atan2_generic<float> -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/atan2_generic_float_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.88 sec.
Execute       db_write -model atan2_generic<float> -f -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/atan2_generic_float_s.adb 
Command       db_write done; 0.38 sec.
Execute       gen_tb_info atan2_generic<float> -p /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/atan2_generic_float_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'atan2_cordic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model atan2_cordic<float> -top_prefix axi_phase_ -sub_prefix axi_phase_ -mg_file /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/atan2_cordic_float_s.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'atan2_cordic_float_s' is 9027 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp123) & (1'b1 == ap_ce_reg))
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_0': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'atan2_cordic_float_s'.
Command       create_rtl_model done; 0.38 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.84 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.9 seconds; current allocated memory: 746.749 MB.
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.rtl_wrap.cfg.tcl 
Execute       gen_rtl atan2_cordic<float> -style xilinx -f -lang vhdl -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/syn/vhdl/axi_phase_atan2_cordic_float_s 
Execute       gen_rtl atan2_cordic<float> -style xilinx -f -lang vlog -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/syn/verilog/axi_phase_atan2_cordic_float_s 
Execute       syn_report -csynth -model atan2_cordic<float> -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/syn/report/atan2_cordic_float_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.43 sec.
Execute       syn_report -rtlxml -model atan2_cordic<float> -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/syn/report/atan2_cordic_float_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.21 sec.
Execute       syn_report -verbosereport -model atan2_cordic<float> -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/atan2_cordic_float_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.01 sec.
Execute       db_write -model atan2_cordic<float> -f -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/atan2_cordic_float_s.adb 
Command       db_write done; 0.26 sec.
Execute       gen_tb_info atan2_cordic<float> -p /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/atan2_cordic_float_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_phase' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model axi_phase -top_prefix  -sub_prefix axi_phase_ -mg_file /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_phase/in_complex_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_phase/out_phase_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'axi_phase' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-104] Estimated max fanout for 'axi_phase' is 14194 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp86) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi_phase'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.15 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.19 seconds; current allocated memory: 750.387 MB.
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.rtl_wrap.cfg.tcl 
Execute       gen_rtl axi_phase -istop -style xilinx -f -lang vhdl -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/syn/vhdl/axi_phase 
Execute       gen_rtl axi_phase -istop -style xilinx -f -lang vlog -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/syn/verilog/axi_phase 
Execute       syn_report -csynth -model axi_phase -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/syn/report/axi_phase_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model axi_phase -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/syn/report/axi_phase_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model axi_phase -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.99 sec.
Execute       db_write -model axi_phase -f -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.adb 
Execute       gen_tb_info axi_phase -p /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase 
Execute       export_constraint_db -f -tool general -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.constraint.tcl 
Execute       syn_report -designview -model axi_phase -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.design.xml 
Command       syn_report done; 1.2 sec.
Execute       syn_report -csynthDesign -model axi_phase -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model axi_phase -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model axi_phase -o /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks axi_phase 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain axi_phase 
INFO-FLOW: Model list for RTL component generation: {addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >} {addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>} {addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >} atan2_generic<float> atan2_cordic<float> axi_phase
INFO-FLOW: Handling components in module [addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s] ... 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s.compgen.tcl 
INFO-FLOW: Handling components in module [addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s] ... 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s.compgen.tcl 
INFO-FLOW: Handling components in module [addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s] ... 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s.compgen.tcl 
INFO-FLOW: Handling components in module [atan2_generic_float_s] ... 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/atan2_generic_float_s.compgen.tcl 
INFO-FLOW: Found component axi_phase_fdiv_32ns_32ns_32_16_no_dsp_1.
INFO-FLOW: Append model axi_phase_fdiv_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: Handling components in module [atan2_cordic_float_s] ... 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/atan2_cordic_float_s.compgen.tcl 
INFO-FLOW: Found component axi_phase_fsub_32ns_32ns_32_5_full_dsp_0.
INFO-FLOW: Append model axi_phase_fsub_32ns_32ns_32_5_full_dsp_0
INFO-FLOW: Found component axi_phase_fcmp_32ns_32ns_1_2_no_dsp_0.
INFO-FLOW: Append model axi_phase_fcmp_32ns_32ns_1_2_no_dsp_0
INFO-FLOW: Handling components in module [axi_phase] ... 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.compgen.tcl 
INFO-FLOW: Found component axi_phase_regslice_both.
INFO-FLOW: Append model axi_phase_regslice_both
INFO-FLOW: Found component axi_phase_regslice_both.
INFO-FLOW: Append model axi_phase_regslice_both
INFO-FLOW: Append model addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
INFO-FLOW: Append model addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
INFO-FLOW: Append model addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
INFO-FLOW: Append model atan2_generic_float_s
INFO-FLOW: Append model atan2_cordic_float_s
INFO-FLOW: Append model axi_phase
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: axi_phase_fdiv_32ns_32ns_32_16_no_dsp_1 axi_phase_fsub_32ns_32ns_32_5_full_dsp_0 axi_phase_fcmp_32ns_32ns_1_2_no_dsp_0 axi_phase_regslice_both axi_phase_regslice_both addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s atan2_generic_float_s atan2_cordic_float_s axi_phase
INFO-FLOW: To file: write model axi_phase_fdiv_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: To file: write model axi_phase_fsub_32ns_32ns_32_5_full_dsp_0
INFO-FLOW: To file: write model axi_phase_fcmp_32ns_32ns_1_2_no_dsp_0
INFO-FLOW: To file: write model axi_phase_regslice_both
INFO-FLOW: To file: write model axi_phase_regslice_both
INFO-FLOW: To file: write model addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
INFO-FLOW: To file: write model addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
INFO-FLOW: To file: write model addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
INFO-FLOW: To file: write model atan2_generic_float_s
INFO-FLOW: To file: write model atan2_cordic_float_s
INFO-FLOW: To file: write model axi_phase
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): axi_phase
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.22 sec.
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.26 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.18 sec.
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.22 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s.compgen.tcl 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s.compgen.tcl 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s.compgen.tcl 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/atan2_generic_float_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/atan2_cordic_float_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.11 sec.
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.19 sec.
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.24 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.19 sec.
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.22 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=axi_phase xml_exists=0
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.rtl_wrap.cfg.tcl 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.rtl_wrap.cfg.tcl 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.rtl_wrap.cfg.tcl 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.tbgen.tcl 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s.compgen.tcl 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s.compgen.tcl 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s.compgen.tcl 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/atan2_generic_float_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/atan2_cordic_float_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s.compgen.tcl 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s.compgen.tcl 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s.compgen.tcl 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/atan2_generic_float_s.compgen.tcl 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/atan2_cordic_float_s.compgen.tcl 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s.compgen.tcl 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s.compgen.tcl 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s.compgen.tcl 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/atan2_generic_float_s.compgen.tcl 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/atan2_cordic_float_s.compgen.tcl 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.constraint.tcl 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=11 #gSsdmPorts=6
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.tbgen.tcl 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.rtl_wrap.cfg.tcl 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s.tbgen.tcl 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s.tbgen.tcl 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s.tbgen.tcl 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/atan2_generic_float_s.tbgen.tcl 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/atan2_cordic_float_s.tbgen.tcl 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.tbgen.tcl 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.constraint.tcl 
Execute       sc_get_clocks axi_phase 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/impl/misc/axi_phase_ap_fcmp_0_no_dsp_32_ip.tcl 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/impl/misc/axi_phase_ap_fdiv_14_no_dsp_32_ip.tcl 
Execute       source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/impl/misc/axi_phase_ap_fsub_3_full_dsp_32_ip.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 7.53 seconds. CPU system time: 0.07 seconds. Elapsed time: 7.76 seconds; current allocated memory: 757.864 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for axi_phase.
INFO: [VLOG 209-307] Generating Verilog RTL for axi_phase.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model axi_phase -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
Command     autosyn done; 40.36 sec.
Command   csynth_design done; 116.78 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 108.76 seconds. CPU system time: 3.32 seconds. Elapsed time: 116.78 seconds; current allocated memory: 758.401 MB.
Command ap_source done; 119.03 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1 opened at Tue Jun 11 13:40:16 -03 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.18 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.23 sec.
Execute     import_lib /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.17 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.21 sec.
Execute     set_part xc7z020clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/opt/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/opt/Xilinx/Vivado/2020.2/data:/opt/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.91 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.19 sec.
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.24 sec.
Command       add_library done; 0.31 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.24 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.72 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/opt/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/opt/Xilinx/Vivado/2020.2/data:/opt/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.18 sec.
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.24 sec.
Command     add_library done; 0.27 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.28 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   source ./axi_phase/solution1/directives.tcl 
Execute   cosim_design -rtl vhdl 
INFO: [HLS 200-1510] Running: cosim_design -rtl vhdl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.17 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.21 sec.
Execute     source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.17 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.21 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.rtl_wrap.cfg.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.tbgen.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.tbgen.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/axi_phase_tb.cpp /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/./sim/autowrap/testbench/axi_phase_tb.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/./sim/autowrap/testbench/axi_phase_tb.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/./sim/autowrap/testbench/axi_phase_tb.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 10.8 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/axi_phase.cpp /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/./sim/autowrap/testbench/axi_phase.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/./sim/autowrap/testbench/axi_phase.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/./sim/autowrap/testbench/axi_phase.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 9.8 sec.
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.rtl_wrap.cfg.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.rtl_wrap.cfg.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.rtl_wrap.cfg.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.tbgen.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 1.24 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.tbgen.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.tbgen.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.tbgen.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.tbgen.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.tbgen.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.tbgen.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.tbgen.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.tbgen.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.tbgen.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.tbgen.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.tbgen.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.tbgen.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.tbgen.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.tbgen.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.tbgen.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.tbgen.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.tbgen.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.tbgen.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.tbgen.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.tbgen.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.tbgen.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.tbgen.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.tbgen.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.tbgen.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.tbgen.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.tbgen.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.tbgen.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.tbgen.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.tbgen.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.tbgen.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 54.64 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 172.59 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 145.06 seconds. CPU system time: 6.19 seconds. Elapsed time: 172.62 seconds; current allocated memory: 94.339 MB.
Command ap_source done; 174.63 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1 opened at Tue Jun 11 13:50:04 -03 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.2 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.28 sec.
Execute     import_lib /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.18 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.23 sec.
Execute     set_part xc7z020clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/opt/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/opt/Xilinx/Vivado/2020.2/data:/opt/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.16 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Command         import_lib done; 0.12 sec.
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.22 sec.
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.26 sec.
Command       add_library done; 0.39 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.57 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.17 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/opt/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/opt/Xilinx/Vivado/2020.2/data:/opt/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.21 sec.
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.27 sec.
Command     add_library done; 0.3 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.32 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   source ./axi_phase/solution1/directives.tcl 
Execute   export_design -rtl vhdl -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl vhdl -format ip_catalog 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -output 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=vhdl 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl vhdl
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): axi_phase
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -rtl vhdl
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vhdl -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vhdl -tool Vivado -impltomg_flag
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.21 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.27 sec.
Execute     source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.2 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.25 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=axi_phase xml_exists=1
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.rtl_wrap.cfg.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.rtl_wrap.cfg.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.rtl_wrap.cfg.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.tbgen.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s.compgen.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s.compgen.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s.compgen.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/atan2_generic_float_s.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/atan2_cordic_float_s.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.compgen.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to axi_phase
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s.compgen.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s.compgen.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s.compgen.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/atan2_generic_float_s.compgen.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/atan2_cordic_float_s.compgen.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s.compgen.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s.compgen.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s.compgen.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/atan2_generic_float_s.compgen.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/atan2_cordic_float_s.compgen.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.compgen.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to axi_phase
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.constraint.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD:       copying IP vlog from /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/impl/vhdl
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=6 g_lang=vhdl is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.tbgen.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.tbgen.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=axi_phase
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.rtl_wrap.cfg.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.rtl_wrap.cfg.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.rtl_wrap.cfg.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.tbgen.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.tbgen.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=axi_phase
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.rtl_wrap.cfg.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.rtl_wrap.cfg.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.rtl_wrap.cfg.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.tbgen.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.tbgen.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.constraint.tcl 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/axi_phase.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-files /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/impl/.vhdl/sim_tbs
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.19 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.23 sec.
Execute     source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.18 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.22 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_phase/solution1/impl/ip/pack.sh
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s axi_phase/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file axi_phase/solution1/impl/export.zip
Command   export_design done; 53.97 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 41.34 seconds. CPU system time: 1.91 seconds. Elapsed time: 53.97 seconds; current allocated memory: 97.252 MB.
Command ap_source done; 56.5 sec.
Execute cleanup_all 
