
*** Running vivado
    with args -log design_CPU_System_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_CPU_System_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_CPU_System_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Xilinx_Vivado_SDK_2016.4_1215_1/Vivado/2016.4/data/ip'.
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 370.176 ; gain = 159.906
Command: synth_design -top design_CPU_System_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3100 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 438.090 ; gain = 227.820
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_CPU_System_wrapper' [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_CPU_System' [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:13]
INFO: [Synth 8-638] synthesizing module 'design_CPU_System_axi_gpio_0_0' [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/realtime/design_CPU_System_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_CPU_System_axi_gpio_0_0' (1#1) [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/realtime/design_CPU_System_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_CPU_System_axi_gpio_1_0' [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/realtime/design_CPU_System_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_CPU_System_axi_gpio_1_0' (2#1) [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/realtime/design_CPU_System_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_CPU_System_axi_gpio_2_0' [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/realtime/design_CPU_System_axi_gpio_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_CPU_System_axi_gpio_2_0' (3#1) [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/realtime/design_CPU_System_axi_gpio_2_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_CPU_System_axi_intc_0_0' [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/realtime/design_CPU_System_axi_intc_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_CPU_System_axi_intc_0_0' (4#1) [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/realtime/design_CPU_System_axi_intc_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_CPU_System_axi_quad_spi_0_0' [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/realtime/design_CPU_System_axi_quad_spi_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_CPU_System_axi_quad_spi_0_0' (5#1) [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/realtime/design_CPU_System_axi_quad_spi_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_quad_spi_0' of module 'design_CPU_System_axi_quad_spi_0_0' requires 33 connections, but only 28 given [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:468]
INFO: [Synth 8-638] synthesizing module 'design_CPU_System_axi_quad_spi_1_0' [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/realtime/design_CPU_System_axi_quad_spi_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_CPU_System_axi_quad_spi_1_0' (6#1) [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/realtime/design_CPU_System_axi_quad_spi_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_quad_spi_1' of module 'design_CPU_System_axi_quad_spi_1_0' requires 33 connections, but only 27 given [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:497]
INFO: [Synth 8-638] synthesizing module 'design_CPU_System_axi_timer_0_0' [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/realtime/design_CPU_System_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_CPU_System_axi_timer_0_0' (7#1) [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/realtime/design_CPU_System_axi_timer_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_timer_0' of module 'design_CPU_System_axi_timer_0_0' requires 26 connections, but only 23 given [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:525]
INFO: [Synth 8-638] synthesizing module 'design_CPU_System_axi_uartlite_0_0' [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/realtime/design_CPU_System_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_CPU_System_axi_uartlite_0_0' (8#1) [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/realtime/design_CPU_System_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_uartlite_0' of module 'design_CPU_System_axi_uartlite_0_0' requires 22 connections, but only 21 given [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:549]
INFO: [Synth 8-638] synthesizing module 'design_CPU_System_axi_uartlite_1_0' [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/realtime/design_CPU_System_axi_uartlite_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_CPU_System_axi_uartlite_1_0' (9#1) [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/realtime/design_CPU_System_axi_uartlite_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_CPU_System_axi_uartlite_2_0' [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/realtime/design_CPU_System_axi_uartlite_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_CPU_System_axi_uartlite_2_0' (10#1) [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/realtime/design_CPU_System_axi_uartlite_2_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_CPU_System_clk_wiz_1_0' [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/realtime/design_CPU_System_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_CPU_System_clk_wiz_1_0' (11#1) [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/realtime/design_CPU_System_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_CPU_System_mdm_1_0' [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/realtime/design_CPU_System_mdm_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_CPU_System_mdm_1_0' (12#1) [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/realtime/design_CPU_System_mdm_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'mdm_1' of module 'design_CPU_System_mdm_1_0' requires 60 connections, but only 52 given [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:622]
INFO: [Synth 8-638] synthesizing module 'design_CPU_System_microblaze_0_0' [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/realtime/design_CPU_System_microblaze_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_CPU_System_microblaze_0_0' (13#1) [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/realtime/design_CPU_System_microblaze_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_CPU_System_microblaze_0_axi_periph_0' [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:1048]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1W4T164' [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:2782]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1W4T164' (14#1) [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:2782]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_170CRXP' [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:2914]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_170CRXP' (15#1) [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:2914]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_B9F7OU' [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:3046]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_B9F7OU' (16#1) [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:3046]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_JG8WKV' [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:3178]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_JG8WKV' (17#1) [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:3178]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_15AFU5L' [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:3310]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_15AFU5L' (18#1) [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:3310]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_1XFTQNC' [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:3442]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_1XFTQNC' (19#1) [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:3442]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_KHLLUZ' [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:3574]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_KHLLUZ' (20#1) [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:3574]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_AX5CX6' [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:3706]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_AX5CX6' (21#1) [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:3706]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_F9V3QE' [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:3838]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_F9V3QE' (22#1) [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:3838]
INFO: [Synth 8-638] synthesizing module 'm09_couplers_imp_OU0AG7' [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:3970]
INFO: [Synth 8-256] done synthesizing module 'm09_couplers_imp_OU0AG7' (23#1) [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:3970]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_LCXXCI' [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:4336]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_LCXXCI' (24#1) [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:4336]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_9K9OIB' [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:4482]
INFO: [Synth 8-638] synthesizing module 'design_CPU_System_auto_pc_0' [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/realtime/design_CPU_System_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_CPU_System_auto_pc_0' (25#1) [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/realtime/design_CPU_System_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_9K9OIB' (26#1) [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:4482]
INFO: [Synth 8-638] synthesizing module 'design_CPU_System_xbar_0' [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/realtime/design_CPU_System_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_CPU_System_xbar_0' (27#1) [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/realtime/design_CPU_System_xbar_0_stub.v:6]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_CPU_System_xbar_0' requires 40 connections, but only 38 given [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:2741]
INFO: [Synth 8-256] done synthesizing module 'design_CPU_System_microblaze_0_axi_periph_0' (28#1) [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:1048]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_TG1YTN' [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:4102]
INFO: [Synth 8-638] synthesizing module 'design_CPU_System_dlmb_bram_if_cntlr_0' [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/realtime/design_CPU_System_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_CPU_System_dlmb_bram_if_cntlr_0' (29#1) [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/realtime/design_CPU_System_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_CPU_System_dlmb_v10_0' [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/realtime/design_CPU_System_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_CPU_System_dlmb_v10_0' (30#1) [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/realtime/design_CPU_System_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'design_CPU_System_dlmb_v10_0' requires 25 connections, but only 24 given [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:4248]
INFO: [Synth 8-638] synthesizing module 'design_CPU_System_ilmb_bram_if_cntlr_0' [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/realtime/design_CPU_System_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_CPU_System_ilmb_bram_if_cntlr_0' (31#1) [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/realtime/design_CPU_System_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_CPU_System_ilmb_v10_0' [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/realtime/design_CPU_System_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_CPU_System_ilmb_v10_0' (32#1) [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/realtime/design_CPU_System_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'design_CPU_System_ilmb_v10_0' requires 25 connections, but only 24 given [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:4294]
INFO: [Synth 8-638] synthesizing module 'design_CPU_System_lmb_bram_0' [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/realtime/design_CPU_System_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_CPU_System_lmb_bram_0' (33#1) [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/realtime/design_CPU_System_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_TG1YTN' (34#1) [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:4102]
INFO: [Synth 8-638] synthesizing module 'design_CPU_System_rst_clk_wiz_1_100M_0' [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/realtime/design_CPU_System_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_CPU_System_rst_clk_wiz_1_100M_0' (35#1) [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/realtime/design_CPU_System_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M' of module 'design_CPU_System_rst_clk_wiz_1_100M_0' requires 10 connections, but only 9 given [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:1001]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:1011]
INFO: [Synth 8-638] synthesizing module 'design_CPU_System_system_ila_0' [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/realtime/design_CPU_System_system_ila_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_CPU_System_system_ila_0' (36#1) [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/realtime/design_CPU_System_system_ila_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_CPU_System_xlconcat_0_0' [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/realtime/design_CPU_System_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_CPU_System_xlconcat_0_0' (37#1) [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/realtime/design_CPU_System_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_CPU_System' (38#1) [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:13]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [D:/Vivado/Xilinx_Vivado_SDK_2016.4_1215_1/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (39#1) [D:/Vivado/Xilinx_Vivado_SDK_2016.4_1215_1/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333]
INFO: [Synth 8-256] done synthesizing module 'design_CPU_System_wrapper' (40#1) [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System_wrapper.v:12]
WARNING: [Synth 8-3331] design s01_couplers_imp_9K9OIB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_9K9OIB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_LCXXCI has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_LCXXCI has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_LCXXCI has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_LCXXCI has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m09_couplers_imp_OU0AG7 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m09_couplers_imp_OU0AG7 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m09_couplers_imp_OU0AG7 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m09_couplers_imp_OU0AG7 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m08_couplers_imp_F9V3QE has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m08_couplers_imp_F9V3QE has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m08_couplers_imp_F9V3QE has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m08_couplers_imp_F9V3QE has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_AX5CX6 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_AX5CX6 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_AX5CX6 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_AX5CX6 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_KHLLUZ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_KHLLUZ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_KHLLUZ has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_KHLLUZ has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1XFTQNC has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1XFTQNC has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1XFTQNC has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1XFTQNC has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_15AFU5L has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_15AFU5L has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_15AFU5L has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_15AFU5L has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_JG8WKV has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_JG8WKV has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_JG8WKV has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_JG8WKV has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_B9F7OU has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_B9F7OU has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_B9F7OU has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_B9F7OU has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_170CRXP has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_170CRXP has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_170CRXP has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_170CRXP has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1W4T164 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1W4T164 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1W4T164 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1W4T164 has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 475.359 ; gain = 265.090
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 475.359 ; gain = 265.090
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_CPU_System_auto_pc_0' instantiated as 'design_CPU_System_i/microblaze_0_axi_periph/s01_couplers/auto_pc' [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:4705]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_CPU_System_axi_gpio_0_0' instantiated as 'design_CPU_System_i/axi_gpio_0' [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:368]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_CPU_System_axi_gpio_1_0' instantiated as 'design_CPU_System_i/axi_gpio_1' [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:393]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_CPU_System_axi_gpio_2_0' instantiated as 'design_CPU_System_i/axi_gpio_2' [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:417]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_CPU_System_axi_intc_0_0' instantiated as 'design_CPU_System_i/axi_intc_0' [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:442]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_CPU_System_axi_quad_spi_0_0' instantiated as 'design_CPU_System_i/axi_quad_spi_0' [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:468]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_CPU_System_axi_quad_spi_1_0' instantiated as 'design_CPU_System_i/axi_quad_spi_1' [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:497]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_CPU_System_axi_timer_0_0' instantiated as 'design_CPU_System_i/axi_timer_0' [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:525]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_CPU_System_axi_uartlite_0_0' instantiated as 'design_CPU_System_i/axi_uartlite_0' [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:549]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_CPU_System_axi_uartlite_1_0' instantiated as 'design_CPU_System_i/axi_uartlite_1' [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:571]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_CPU_System_axi_uartlite_2_0' instantiated as 'design_CPU_System_i/axi_uartlite_2' [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:594]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_CPU_System_clk_wiz_1_0' instantiated as 'design_CPU_System_i/clk_wiz_1' [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:617]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_CPU_System_dlmb_bram_if_cntlr_0' instantiated as 'design_CPU_System_i/microblaze_0_local_memory/dlmb_bram_if_cntlr' [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:4227]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_CPU_System_dlmb_v10_0' instantiated as 'design_CPU_System_i/microblaze_0_local_memory/dlmb_v10' [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:4248]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_CPU_System_ilmb_bram_if_cntlr_0' instantiated as 'design_CPU_System_i/microblaze_0_local_memory/ilmb_bram_if_cntlr' [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:4273]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_CPU_System_ilmb_v10_0' instantiated as 'design_CPU_System_i/microblaze_0_local_memory/ilmb_v10' [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:4294]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_CPU_System_lmb_bram_0' instantiated as 'design_CPU_System_i/microblaze_0_local_memory/lmb_bram' [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:4319]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_CPU_System_mdm_1_0' instantiated as 'design_CPU_System_i/mdm_1' [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:622]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_CPU_System_microblaze_0_0' instantiated as 'design_CPU_System_i/microblaze_0' [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:677]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_CPU_System_rst_clk_wiz_1_100M_0' instantiated as 'design_CPU_System_i/rst_clk_wiz_1_100M' [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:1001]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_CPU_System_system_ila_0' instantiated as 'design_CPU_System_i/system_ila' [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:1011]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_CPU_System_xbar_0' instantiated as 'design_CPU_System_i/microblaze_0_axi_periph/xbar' [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:2741]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_CPU_System_xlconcat_0_0' instantiated as 'design_CPU_System_i/xlconcat_0' [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/hdl/design_CPU_System.v:1037]
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/dcp/design_CPU_System_microblaze_0_0_in_context.xdc] for cell 'design_CPU_System_i/microblaze_0'
Finished Parsing XDC File [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/dcp/design_CPU_System_microblaze_0_0_in_context.xdc] for cell 'design_CPU_System_i/microblaze_0'
Parsing XDC File [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/dcp_2/design_CPU_System_dlmb_v10_0_in_context.xdc] for cell 'design_CPU_System_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/dcp_2/design_CPU_System_dlmb_v10_0_in_context.xdc] for cell 'design_CPU_System_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/dcp_3/design_CPU_System_ilmb_v10_0_in_context.xdc] for cell 'design_CPU_System_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/dcp_3/design_CPU_System_ilmb_v10_0_in_context.xdc] for cell 'design_CPU_System_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/dcp_4/design_CPU_System_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_CPU_System_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/dcp_4/design_CPU_System_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_CPU_System_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/dcp_5/design_CPU_System_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_CPU_System_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/dcp_5/design_CPU_System_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_CPU_System_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/dcp_6/design_CPU_System_lmb_bram_0_in_context.xdc] for cell 'design_CPU_System_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/dcp_6/design_CPU_System_lmb_bram_0_in_context.xdc] for cell 'design_CPU_System_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/dcp_7/design_CPU_System_mdm_1_0_in_context.xdc] for cell 'design_CPU_System_i/mdm_1'
Finished Parsing XDC File [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/dcp_7/design_CPU_System_mdm_1_0_in_context.xdc] for cell 'design_CPU_System_i/mdm_1'
Parsing XDC File [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/dcp_8/design_CPU_System_clk_wiz_1_0_in_context.xdc] for cell 'design_CPU_System_i/clk_wiz_1'
Finished Parsing XDC File [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/dcp_8/design_CPU_System_clk_wiz_1_0_in_context.xdc] for cell 'design_CPU_System_i/clk_wiz_1'
Parsing XDC File [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/dcp_9/design_CPU_System_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_CPU_System_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/dcp_9/design_CPU_System_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_CPU_System_i/rst_clk_wiz_1_100M'
Parsing XDC File [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/dcp_10/design_CPU_System_axi_uartlite_0_0_in_context.xdc] for cell 'design_CPU_System_i/axi_uartlite_0'
Finished Parsing XDC File [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/dcp_10/design_CPU_System_axi_uartlite_0_0_in_context.xdc] for cell 'design_CPU_System_i/axi_uartlite_0'
Parsing XDC File [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/dcp_11/design_CPU_System_axi_gpio_0_0_in_context.xdc] for cell 'design_CPU_System_i/axi_gpio_0'
Finished Parsing XDC File [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/dcp_11/design_CPU_System_axi_gpio_0_0_in_context.xdc] for cell 'design_CPU_System_i/axi_gpio_0'
Parsing XDC File [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/dcp_12/design_CPU_System_axi_gpio_1_0_in_context.xdc] for cell 'design_CPU_System_i/axi_gpio_1'
Finished Parsing XDC File [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/dcp_12/design_CPU_System_axi_gpio_1_0_in_context.xdc] for cell 'design_CPU_System_i/axi_gpio_1'
Parsing XDC File [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/dcp_13/design_CPU_System_axi_gpio_2_0_in_context.xdc] for cell 'design_CPU_System_i/axi_gpio_2'
Finished Parsing XDC File [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/dcp_13/design_CPU_System_axi_gpio_2_0_in_context.xdc] for cell 'design_CPU_System_i/axi_gpio_2'
Parsing XDC File [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/dcp_14/design_CPU_System_xbar_0_in_context.xdc] for cell 'design_CPU_System_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/dcp_14/design_CPU_System_xbar_0_in_context.xdc] for cell 'design_CPU_System_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/dcp_15/design_CPU_System_axi_intc_0_0_in_context.xdc] for cell 'design_CPU_System_i/axi_intc_0'
Finished Parsing XDC File [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/dcp_15/design_CPU_System_axi_intc_0_0_in_context.xdc] for cell 'design_CPU_System_i/axi_intc_0'
Parsing XDC File [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/dcp_16/design_CPU_System_xlconcat_0_0_in_context.xdc] for cell 'design_CPU_System_i/xlconcat_0'
Finished Parsing XDC File [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/dcp_16/design_CPU_System_xlconcat_0_0_in_context.xdc] for cell 'design_CPU_System_i/xlconcat_0'
Parsing XDC File [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/dcp_17/design_CPU_System_axi_timer_0_0_in_context.xdc] for cell 'design_CPU_System_i/axi_timer_0'
Finished Parsing XDC File [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/dcp_17/design_CPU_System_axi_timer_0_0_in_context.xdc] for cell 'design_CPU_System_i/axi_timer_0'
Parsing XDC File [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/dcp_18/design_CPU_System_axi_uartlite_1_0_in_context.xdc] for cell 'design_CPU_System_i/axi_uartlite_1'
Finished Parsing XDC File [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/dcp_18/design_CPU_System_axi_uartlite_1_0_in_context.xdc] for cell 'design_CPU_System_i/axi_uartlite_1'
Parsing XDC File [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/dcp_19/design_CPU_System_axi_uartlite_2_0_in_context.xdc] for cell 'design_CPU_System_i/axi_uartlite_2'
Finished Parsing XDC File [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/dcp_19/design_CPU_System_axi_uartlite_2_0_in_context.xdc] for cell 'design_CPU_System_i/axi_uartlite_2'
Parsing XDC File [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/dcp_20/design_CPU_System_axi_quad_spi_0_0_in_context.xdc] for cell 'design_CPU_System_i/axi_quad_spi_0'
Finished Parsing XDC File [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/dcp_20/design_CPU_System_axi_quad_spi_0_0_in_context.xdc] for cell 'design_CPU_System_i/axi_quad_spi_0'
Parsing XDC File [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/dcp_21/design_CPU_System_axi_quad_spi_1_0_in_context.xdc] for cell 'design_CPU_System_i/axi_quad_spi_1'
Finished Parsing XDC File [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/dcp_21/design_CPU_System_axi_quad_spi_1_0_in_context.xdc] for cell 'design_CPU_System_i/axi_quad_spi_1'
Parsing XDC File [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/dcp_22/design_CPU_System_system_ila_0_in_context.xdc] for cell 'design_CPU_System_i/system_ila'
Finished Parsing XDC File [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/dcp_22/design_CPU_System_system_ila_0_in_context.xdc] for cell 'design_CPU_System_i/system_ila'
Parsing XDC File [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/dcp_23/design_CPU_System_auto_pc_0_in_context.xdc] for cell 'design_CPU_System_i/microblaze_0_axi_periph/s01_couplers/auto_pc'
Finished Parsing XDC File [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/dcp_23/design_CPU_System_auto_pc_0_in_context.xdc] for cell 'design_CPU_System_i/microblaze_0_axi_periph/s01_couplers/auto_pc'
Parsing XDC File [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/Mini.xdc]
WARNING: [Vivado 12-584] No ports matched 'seven_seg_led_an_tri_o[7]'. [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/Mini.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'seven_seg_led_an_tri_o[6]'. [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/Mini.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'seven_seg_led_an_tri_o[5]'. [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/Mini.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'seven_seg_led_an_tri_o[4]'. [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/Mini.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'seven_seg_led_an_tri_o[3]'. [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/Mini.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'seven_seg_led_an_tri_o[2]'. [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/Mini.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'seven_seg_led_an_tri_o[1]'. [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/Mini.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'seven_seg_led_an_tri_o[0]'. [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/Mini.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'seven_seg_led_an_tri_o[7]'. [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/Mini.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'seven_seg_led_an_tri_o[6]'. [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/Mini.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'seven_seg_led_an_tri_o[5]'. [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/Mini.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'seven_seg_led_an_tri_o[4]'. [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/Mini.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'seven_seg_led_an_tri_o[3]'. [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/Mini.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'seven_seg_led_an_tri_o[2]'. [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/Mini.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'seven_seg_led_an_tri_o[1]'. [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/Mini.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'seven_seg_led_an_tri_o[0]'. [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/Mini.xdc:16]
Finished Parsing XDC File [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/Mini.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/Mini.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_CPU_System_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/Mini.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_CPU_System_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_CPU_System_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/adda.xdc]
Finished Parsing XDC File [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/adda.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/adda.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_CPU_System_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_CPU_System_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 30 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 30 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 785.586 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_CPU_System_i/axi_quad_spi_0' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_CPU_System_i/axi_quad_spi_1' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_CPU_System_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 785.586 ; gain = 575.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 785.586 ; gain = 575.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/dcp_8/design_CPU_System_clk_wiz_1_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/.Xil/Vivado-7320-DESKTOP-F536KDH/dcp_8/design_CPU_System_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for design_CPU_System_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_CPU_System_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_CPU_System_i/axi_gpio_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_CPU_System_i/axi_gpio_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_CPU_System_i/axi_intc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_CPU_System_i/axi_quad_spi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_CPU_System_i/axi_quad_spi_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_CPU_System_i/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_CPU_System_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_CPU_System_i/axi_uartlite_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_CPU_System_i/axi_uartlite_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_CPU_System_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_CPU_System_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_CPU_System_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_CPU_System_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_CPU_System_i/microblaze_0_axi_periph/s01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_CPU_System_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_CPU_System_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_CPU_System_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_CPU_System_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_CPU_System_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_CPU_System_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_CPU_System_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_CPU_System_i/system_ila. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_CPU_System_i/xlconcat_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 785.586 ; gain = 575.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 785.586 ; gain = 575.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design design_CPU_System_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_CPU_System_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_CPU_System_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_CPU_System_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_CPU_System_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_CPU_System_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design design_CPU_System_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design design_CPU_System_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design design_CPU_System_microblaze_0_axi_periph_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design design_CPU_System_microblaze_0_axi_periph_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design design_CPU_System_microblaze_0_axi_periph_0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design design_CPU_System_microblaze_0_axi_periph_0 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design design_CPU_System_microblaze_0_axi_periph_0 has unconnected port M06_ACLK
WARNING: [Synth 8-3331] design design_CPU_System_microblaze_0_axi_periph_0 has unconnected port M06_ARESETN
WARNING: [Synth 8-3331] design design_CPU_System_microblaze_0_axi_periph_0 has unconnected port M07_ACLK
WARNING: [Synth 8-3331] design design_CPU_System_microblaze_0_axi_periph_0 has unconnected port M07_ARESETN
WARNING: [Synth 8-3331] design design_CPU_System_microblaze_0_axi_periph_0 has unconnected port M08_ACLK
WARNING: [Synth 8-3331] design design_CPU_System_microblaze_0_axi_periph_0 has unconnected port M08_ARESETN
WARNING: [Synth 8-3331] design design_CPU_System_microblaze_0_axi_periph_0 has unconnected port M09_ACLK
WARNING: [Synth 8-3331] design design_CPU_System_microblaze_0_axi_periph_0 has unconnected port M09_ARESETN
WARNING: [Synth 8-3331] design design_CPU_System_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_CPU_System_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 785.586 ; gain = 575.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_CPU_System_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_CPU_System_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_CPU_System_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_CPU_System_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_CPU_System_i/mdm_1/Dbg_Clk_0' to pin 'design_CPU_System_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_CPU_System_i/mdm_1/Dbg_Update_0' to pin 'design_CPU_System_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_CPU_System_i/clk_wiz_1/clk_out1' to pin 'design_CPU_System_i/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 785.586 ; gain = 575.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 785.586 ; gain = 575.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 785.586 ; gain = 575.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 785.586 ; gain = 575.316
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 785.586 ; gain = 575.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 785.586 ; gain = 575.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 785.586 ; gain = 575.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 785.586 ; gain = 575.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 785.586 ; gain = 575.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------------+----------+
|      |BlackBox name                          |Instances |
+------+---------------------------------------+----------+
|1     |design_CPU_System_axi_gpio_0_0         |         1|
|2     |design_CPU_System_axi_gpio_1_0         |         1|
|3     |design_CPU_System_axi_gpio_2_0         |         1|
|4     |design_CPU_System_axi_intc_0_0         |         1|
|5     |design_CPU_System_axi_quad_spi_0_0     |         1|
|6     |design_CPU_System_axi_quad_spi_1_0     |         1|
|7     |design_CPU_System_axi_timer_0_0        |         1|
|8     |design_CPU_System_axi_uartlite_0_0     |         1|
|9     |design_CPU_System_axi_uartlite_1_0     |         1|
|10    |design_CPU_System_axi_uartlite_2_0     |         1|
|11    |design_CPU_System_clk_wiz_1_0          |         1|
|12    |design_CPU_System_mdm_1_0              |         1|
|13    |design_CPU_System_microblaze_0_0       |         1|
|14    |design_CPU_System_xbar_0               |         1|
|15    |design_CPU_System_auto_pc_0            |         1|
|16    |design_CPU_System_rst_clk_wiz_1_100M_0 |         1|
|17    |design_CPU_System_system_ila_0         |         1|
|18    |design_CPU_System_xlconcat_0_0         |         1|
|19    |design_CPU_System_dlmb_bram_if_cntlr_0 |         1|
|20    |design_CPU_System_dlmb_v10_0           |         1|
|21    |design_CPU_System_ilmb_bram_if_cntlr_0 |         1|
|22    |design_CPU_System_ilmb_v10_0           |         1|
|23    |design_CPU_System_lmb_bram_0           |         1|
+------+---------------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------------+------+
|      |Cell                                   |Count |
+------+---------------------------------------+------+
|1     |design_CPU_System_auto_pc_0            |     1|
|2     |design_CPU_System_axi_gpio_0_0         |     1|
|3     |design_CPU_System_axi_gpio_1_0         |     1|
|4     |design_CPU_System_axi_gpio_2_0         |     1|
|5     |design_CPU_System_axi_intc_0_0         |     1|
|6     |design_CPU_System_axi_quad_spi_0_0     |     1|
|7     |design_CPU_System_axi_quad_spi_1_0     |     1|
|8     |design_CPU_System_axi_timer_0_0        |     1|
|9     |design_CPU_System_axi_uartlite_0_0     |     1|
|10    |design_CPU_System_axi_uartlite_1_0     |     1|
|11    |design_CPU_System_axi_uartlite_2_0     |     1|
|12    |design_CPU_System_clk_wiz_1_0          |     1|
|13    |design_CPU_System_dlmb_bram_if_cntlr_0 |     1|
|14    |design_CPU_System_dlmb_v10_0           |     1|
|15    |design_CPU_System_ilmb_bram_if_cntlr_0 |     1|
|16    |design_CPU_System_ilmb_v10_0           |     1|
|17    |design_CPU_System_lmb_bram_0           |     1|
|18    |design_CPU_System_mdm_1_0              |     1|
|19    |design_CPU_System_microblaze_0_0       |     1|
|20    |design_CPU_System_rst_clk_wiz_1_100M_0 |     1|
|21    |design_CPU_System_system_ila_0         |     1|
|22    |design_CPU_System_xbar_0               |     1|
|23    |design_CPU_System_xlconcat_0_0         |     1|
|24    |IBUF                                   |    24|
|25    |IOBUF                                  |    30|
|26    |OBUF                                   |    14|
+------+---------------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------------+------+
|      |Instance                      |Module                                      |Cells |
+------+------------------------------+--------------------------------------------+------+
|1     |top                           |                                            |  2926|
|2     |  design_CPU_System_i         |design_CPU_System                           |  2858|
|3     |    microblaze_0_axi_periph   |design_CPU_System_microblaze_0_axi_periph_0 |  1345|
|4     |      s01_couplers            |s01_couplers_imp_9K9OIB                     |   153|
|5     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_TG1YTN        |   494|
+------+------------------------------+--------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 785.586 ; gain = 575.316
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 785.586 ; gain = 105.184
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 785.586 ; gain = 575.316
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 30 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 30 instances

INFO: [Common 17-83] Releasing license: Synthesis
106 Infos, 121 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 785.586 ; gain = 415.410
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1/design_CPU_System_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 785.586 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May 26 18:04:39 2021...
