$date
	Sat Apr 08 12:19:37 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module E07_4_bit_tb $end
$var wire 1 ! test_z $end
$var wire 1 " test_y $end
$var wire 1 # test_f2 $end
$var reg 1 $ clk $end
$var reg 4 % i_b [3:0] $end
$var reg 1 & test_a $end
$var reg 1 ' test_b $end
$var reg 1 ( test_c $end
$var reg 1 ) test_d $end
$var integer 32 * i [31:0] $end
$scope module UUT $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 ( c $end
$var wire 1 ) d $end
$var wire 1 # f2 $end
$var wire 1 " y $end
$var wire 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
x)
x(
x'
x&
bx %
0$
x#
x"
x!
$end
#50000
1$
#100000
0"
0#
0!
0$
b1 *
0)
0(
0'
0&
b0 %
#150000
1$
#200000
1"
0$
b10 *
1)
b1 %
#250000
1$
#300000
0"
1#
0$
b11 *
0)
1(
b10 %
#350000
1$
#400000
1"
0$
b100 *
1)
b11 %
#450000
1$
#500000
0"
0#
0$
b101 *
0)
0(
1'
b100 %
#550000
1$
#600000
1"
1!
0$
b110 *
1)
b101 %
#650000
1$
#700000
0"
1#
0!
0$
b111 *
0)
1(
b110 %
#750000
1$
#800000
1"
1!
0$
b1000 *
1)
b111 %
#850000
1$
#900000
0"
0!
0$
b1001 *
0)
0(
0'
1&
b1000 %
#950000
1$
#1000000
1"
1!
0$
b1010 *
1)
b1001 %
#1050000
1$
#1100000
0!
0$
b1011 *
0)
1(
b1010 %
#1150000
1$
#1200000
0$
b1100 *
1)
b1011 %
#1250000
1$
#1300000
0"
0#
0$
b1101 *
0)
0(
1'
b1100 %
#1350000
1$
#1400000
1"
1!
0$
b1110 *
1)
b1101 %
#1450000
1$
#1500000
0"
0!
0$
b1111 *
0)
1(
b1110 %
#1550000
1$
#1600000
1"
1!
0$
b10000 *
1)
b1111 %
#1650000
1$
#1700000
0$
#1750000
1$
#1800000
0$
#1850000
1$
#1900000
0$
#1950000
1$
#2000000
0$
#2050000
1$
#2100000
0$
#2150000
1$
#2200000
0$
#2250000
1$
#2300000
0$
#2350000
1$
#2400000
0$
#2450000
1$
#2500000
0$
#2550000
1$
#2600000
0$
