/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_tft_v2_0_20
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap axi_tft_v2_0_20 /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_tft_v2_0_20
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog  -32 +incdir+/home/feilong/.cxl.ip/incl -work axi_tft_v2_0_20 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_tft_v2_0_20/.cxl.verilog.axi_tft_v2_0_20.axi_tft_v2_0_20.lin64.cmf
