-- VHDL Entity ece411.BTB_Way.symbol
--
-- Created:
--          by - wheele11.ews (linux5.ews.illinois.edu)
--          at - 02:57:47 04/14/12
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2005.3 (Build 75)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.NUMERIC_STD.all;

LIBRARY ece411;
USE ece411.LC3b_types.all;

ENTITY BTB_Way IS
   PORT( 
      DataIn    : IN     btb_line;
      DataWrite : IN     std_logic;
      Index     : IN     std_logic_vector (2 DOWNTO 0);
      RESET_L   : IN     std_logic;
      TagIn     : IN     std_logic_vector (12 DOWNTO 0);
      DataOut   : OUT    btb_line;
      Present   : OUT    std_logic
   );

-- Declarations

END BTB_Way ;

--
-- VHDL Architecture ece411.BTB_Way.struct
--
-- Created:
--          by - wheele11.ews (linux5.ews.illinois.edu)
--          at - 02:57:47 04/14/12
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2005.3 (Build 75)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.NUMERIC_STD.all;

LIBRARY ece411;
USE ece411.LC3b_types.all;

LIBRARY ece411;

ARCHITECTURE struct OF BTB_Way IS

   -- Architecture declarations

   -- Internal signal declarations
   SIGNAL CompVal : std_logic;
   SIGNAL Tag     : std_logic_vector(12 DOWNTO 0);
   SIGNAL Valid   : std_logic;


   -- Component Declarations
   COMPONENT AND2
   PORT (
      A : IN     std_logic ;
      B : IN     std_logic ;
      Y : OUT    std_logic 
   );
   END COMPONENT;
   COMPONENT BTB_Line_Array
   PORT (
      RESET_L   : IN     std_logic ;
      DataWrite : IN     std_logic ;
      Index     : IN     LC3b_c_index ;
      DataIn    : IN     btb_line ;
      DataOut   : OUT    btb_line 
   );
   END COMPONENT;
   COMPONENT Bit_Array
   PORT (
      DataIn    : IN     std_logic;
      DataWrite : IN     std_logic;
      Index     : IN     LC3b_c_index;
      RESET_L   : IN     std_logic;
      DataOut   : OUT    std_logic
   );
   END COMPONENT;
   COMPONENT Comparator
   GENERIC (
      N     : Integer;
      Delay : time
   );
   PORT (
      A : IN     std_logic_vector (N-1 DOWNTO 0);
      B : IN     std_logic_vector (N-1 DOWNTO 0);
      Y : OUT    std_logic
   );
   END COMPONENT;
   COMPONENT Data_Array
   GENERIC (
      N : Integer
   );
   PORT (
      DataIn    : IN     std_logic_vector (N-1 DOWNTO 0);
      DataWrite : IN     std_logic;
      Index     : IN     LC3b_c_index;
      RESET_L   : IN     std_logic;
      DataOut   : OUT    std_logic_vector (N-1 DOWNTO 0)
   );
   END COMPONENT;

   -- Optional embedded configurations
   -- pragma synthesis_off
   FOR ALL : AND2 USE ENTITY ece411.AND2;
   FOR ALL : BTB_Line_Array USE ENTITY ece411.BTB_Line_Array;
   FOR ALL : Bit_Array USE ENTITY ece411.Bit_Array;
   FOR ALL : Comparator USE ENTITY ece411.Comparator;
   FOR ALL : Data_Array USE ENTITY ece411.Data_Array;
   -- pragma synthesis_on


BEGIN

   -- Instance port mappings.
   U_1 : AND2
      PORT MAP (
         A => CompVal,
         B => Valid,
         Y => Present
      );
   BTBArray : BTB_Line_Array
      PORT MAP (
         RESET_L   => RESET_L,
         DataWrite => DataWrite,
         Index     => Index,
         DataIn    => DataIn,
         DataOut   => DataOut
      );
   ValidBits : Bit_Array
      PORT MAP (
         RESET_L   => RESET_L,
         DataWrite => DataWrite,
         Index     => Index,
         DataIn    => DataWrite,
         DataOut   => Valid
      );
   TagCompare : Comparator
      GENERIC MAP (
         N     => 13,
         Delay => DELAY_COMPARE16
      )
      PORT MAP (
         A => Tag,
         B => TagIn,
         Y => CompVal
      );
   TagBits : Data_Array
      GENERIC MAP (
         N => 13
      )
      PORT MAP (
         RESET_L   => RESET_L,
         DataWrite => DataWrite,
         Index     => Index,
         DataIn    => TagIn,
         DataOut   => Tag
      );

END struct;
