Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Nov 10 11:35:34 2025
| Host         : DJJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xczu3eg
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   636 |
|    Minimum number of control sets                        |   636 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   680 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   636 |
| >= 0 to < 4        |   146 |
| >= 4 to < 6        |    56 |
| >= 6 to < 8        |    51 |
| >= 8 to < 10       |    18 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |    16 |
| >= 14 to < 16      |    31 |
| >= 16              |   312 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           12331 |         2258 |
| No           | No                    | Yes                    |              78 |           25 |
| No           | Yes                   | No                     |            2049 |          635 |
| Yes          | No                    | No                     |            7723 |         1536 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            3375 |          606 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal                |                                                                                                 Enable Signal                                                                                                |                                                                                                                                                                 Set/Reset Signal                                                                                                                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U161/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fmul_32ns_32ns_32_3_max_dsp_1_x_U257/forward_fmul_32ns_32ns_32_3_max_dsp_1_x_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/pop                                                                                                                             | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/INPUT_r_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/pop                                                                                                                 | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1058]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/push                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U165/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/U_fifo_srl/pop                                                                                                               | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U166/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_134_4_fu_673/fdiv_32ns_32ns_32_9_no_dsp_1_U62/forward_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/U0/i_synth/DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/din0_buf1_reg[27]                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U164/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U157/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U158/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/INPUT_r_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/full_n_reg                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U348/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U159/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U160/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/pop_dout__0                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                        |                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/s01_nodes/s01_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U162/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                                       | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U163/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U144/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U145/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U146/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U147/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U148/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U149/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/s01_nodes/s01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U143/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U151/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U150/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U152/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U153/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U154/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U155/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/s01_nodes/s01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U156/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Pipeline_VITIS_LOOP_22_16_fu_601_ap_start_reg                                                                                                                          | design_1_i/forward_0/inst/grp_forward_Pipeline_VITIS_LOOP_22_16_fu_601/CLASSIFIER_BIASES_U/q0[26]_i_1_n_5                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U142/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Pipeline_VITIS_LOOP_22_16_fu_601_ap_start_reg                                                                                                                          | design_1_i/forward_0/inst/grp_forward_Pipeline_VITIS_LOOP_22_16_fu_601/flow_control_loop_pipe_sequential_init_U/grp_forward_Pipeline_VITIS_LOOP_22_16_fu_601_ap_start_reg_reg                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i[1]_i_2_n_0                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i[1]_i_1_n_0                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                      |                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_r_pointer[1]_i_1_n_0                                                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/E[0]                                                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                         |                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/CTRL_s_axi_U/int_ier10_out                                                                                                                                                         | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/store_unit_0/fifo_wreq/raddr[1]_i_1__2_n_5                                                                                                                        | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s01_nodes/s01_w_node/inst/inst_si_handler/E[0]                                                                                                                                     | design_1_i/axi_smc_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/E[0]                                                                                                                                  | design_1_i/axi_smc_1/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                             | design_1_i/axi_smc_1/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                             | design_1_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.aresetn_d_reg_n_0_[0]                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rresp_i[1]_i_1_n_0                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                  |                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_size_mask[1]_i_1_n_0                                                                                   |                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                  | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.gen_fwft_latency_1.empty_r_reg_1[0]                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_846/ap_CS_fsm_pp0_stage3                                                       | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_846/ap_NS_fsm12_out                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_reg.aresetn_d_reg_n_0_[0]                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                 |                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/is_zero_r_reg_0[0]                                              | design_1_i/axi_smc_1/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_start_addr_align[1]_i_1_n_0                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_152_5_fu_896/ap_block_pp0_stage2_subdone_grp3_done_reg                                                                                                                                                                                    |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_152_5_fu_896/ap_block_pp0_stage6_subdone_grp21_done_reg                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_152_5_fu_896/ap_block_pp0_stage1_subdone_grp1_done_reg                                                                                                                                                                                    |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1_n_0                         | design_1_i/axi_smc_1/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0 | design_1_i/axi_smc_1/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/store_unit_0/fifo_wreq/num_data_cnt[2]_i_1__3_n_5                                                                                                                 | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                   |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/ap_CS_fsm_state20                                                                                                                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_35_fu_593/ap_CS_fsm_pp0_stage0                                                                                                  | design_1_i/forward_0/inst/grp_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_35_fu_593/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0                                                                                                                                                                                          |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                    |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/dout_vld_reg_0[0]                                                                                                               | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/ap_CS_fsm_state23                                                                                                                                                                  | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/INPUT_r_m_axi_U/load_unit_0/fifo_rreq/raddr[2]_i_1_n_5                                                                                                                             | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                        | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                                       | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/store_unit_0/user_resp/mOutPtr[2]_i_1__7_n_5                                                                                                                      | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/state                                                                                                                                 | design_1_i/axi_smc_1/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                    | design_1_i/axi_smc_1/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1_n_0                         | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                    |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                                      | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                        | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                        | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Pipeline_VITIS_LOOP_179_6_fu_609/fcmp_32ns_32ns_1_2_no_dsp_1_x_U343/E[0]                                                                                               | design_1_i/forward_0/inst/grp_forward_Pipeline_VITIS_LOOP_179_6_fu_609/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.write_cs                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_state                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/state                                                                                                                                       | design_1_i/axi_smc_1/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                            | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state[1]_i_1_n_0                                                                   | design_1_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                   |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                            | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_incr                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state                                                                                                                                      | design_1_i/axi_smc_1/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/state                                                                                                                                       | design_1_i/axi_smc_1/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/store_unit_0/fifo_wreq/mOutPtr[2]_i_1__3_n_5                                                                                                                      | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                                        | design_1_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_152_5_fu_896/ap_block_pp0_stage3_subdone_grp5_done_reg                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_152_5_fu_896/ap_block_pp0_stage0_subdone_grp14_done_reg                                                                                                                                                                                   |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_152_5_fu_896/ap_block_pp0_stage4_subdone_grp7_done_reg                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_152_5_fu_896/ap_block_pp0_stage5_subdone_grp9_done_reg                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                              |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                               |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/empty_n_reg[0]                                                                                                | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/pop                                                                                                           | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/push_0                                                                                                        |                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/dout_vld_reg                                                                                                  | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_35_fu_593/flow_control_loop_pipe_sequential_init_U/indvar_flatten34_fu_60                                                       | design_1_i/forward_0/inst/grp_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_35_fu_593/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_1                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0            | design_1_i/axi_smc_1/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                    | design_1_i/axi_smc_1/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[152]_i_1_n_0                                         |                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Pipeline_VITIS_LOOP_37_14_fu_471/flow_control_loop_pipe_sequential_init_U/i_fu_30                                                                                      |                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_state                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Pipeline_VITIS_LOOP_22_16_fu_601/flow_control_loop_pipe_sequential_init_U/i_fu_320                                                                                     |                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Pipeline_VITIS_LOOP_179_6_fu_609/flow_control_loop_pipe_sequential_init_U/max_conf_index_1_fu_520                                                                      |                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Pipeline_9_fu_427/flow_control_loop_pipe_sequential_init_U/empty_fu_26                                                                                                 |                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                    | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Pipeline_10_fu_433/flow_control_loop_pipe_sequential_init_U/empty_fu_26                                                                                                |                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/rst_ps8_0_96M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                    |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_134_4_fu_673/MEANS_U/MEANS_ce0_local                                                                   | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_134_4_fu_673/flow_control_loop_pipe_sequential_init_U/j_1_fu_178_reg[4]                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                               |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/INPUT_r_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/raddr[3]_i_1_n_5                                                                                                               | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                         | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/raddr[3]_i_1__4_n_5                                                                                            | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/bus_write/wreq_throttle/rs_burst/load_p1                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/CTRL_s_axi_U/waddr                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                                                                                 | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/store_unit_0/conservative_gen.local_BURST_WVALID_reg_0[0]                                                                                                         |                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                            | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                              | design_1_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/INPUT_r_m_axi_U/load_unit_0/fifo_rreq/mOutPtr[3]_i_1_n_5                                                                                                                           | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/INPUT_r_m_axi_U/load_unit_0/fifo_rreq/num_data_cnt[3]_i_1_n_5                                                                                                                      | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/raddr[3]_i_1__5_n_5                                                                                                          | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/s_ready_t_reg[0]                                                                                                                | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/mOutPtr[4]_i_1__4_n_5                                                                                                        | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_134_4_fu_673/j_1_fu_1780                                                                               | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_134_4_fu_673/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/num_data_cnt[4]_i_1__4_n_5                                                                                                   | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/INPUT_r_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/num_data_cnt[4]_i_1_n_5                                                                                                        | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/mOutPtr[4]_i_1__3_n_5                                                                                          | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/E[0]                                                                                                                            | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state_reg[s_ready_i]_1[0]                                                                                                                  | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/INPUT_r_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/E[0]                                                                                                                     | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/num_data_cnt[4]_i_1__3_n_5                                                                                     | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/INPUT_r_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_rctl/mOutPtr[4]_i_1__5_n_5                                                                                                           | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                      |                                                                                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                       | design_1_i/axi_smc_1/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg_0[0]                                                                                                          | design_1_i/axi_smc_1/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                               |                5 |              5 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/E[0]                                                                                                          | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_134_4_fu_673/ap_CS_fsm_pp0_stage0                                                                      | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_134_4_fu_673/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/INPUT_r_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/mOutPtr[4]_i_1_n_5                                                                                                             | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/store_unit_0/buff_wdata/raddr[4]_i_1__0_n_5                                                                                                                       | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/full_n_reg[0]                                                                                                 | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                 | design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Pipeline_VITIS_LOOP_15_13_fu_587/flow_control_loop_pipe_sequential_init_U/grp_forward_Pipeline_VITIS_LOOP_15_13_fu_587_ap_start_reg_reg                                                                                                                                                                   |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr         | design_1_i/axi_smc_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_22_12_fu_866/zext_ln22_reg_121[6]_i_1_n_5                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_22_1_fu_856/zext_ln22_reg_121[6]_i_1_n_5                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | design_1_i/axi_smc_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_152_5_fu_896/flow_control_loop_pipe_sequential_init_U/icmp_ln151_reg_1421_reg[0][0]                    | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_NS_fsm18_out                                                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/store_unit_0/buff_wdata/num_data_cnt[5]_i_1_n_5                                                                                                                   | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[152]_i_1_n_0                                         |                                                                                                                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | design_1_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                               | design_1_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/store_unit_0/buff_wdata/mOutPtr[5]_i_1_n_5                                                                                                                        | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_1_i/axi_smc_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                   | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/rst_ps8_0_96M/U0/SEQ/seq_cnt_en                                                                                                                                                                   | design_1_i/rst_ps8_0_96M/U0/SEQ/seq_clr                                                                                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr         | design_1_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                              |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_1_i/axi_smc_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_1_i/axi_smc_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | design_1_i/axi_smc_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_37_11_fu_759/flow_control_loop_pipe_sequential_init_U/E[0]                                             |                                                                                                                                                                                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_37_1_fu_753/flow_control_loop_pipe_sequential_init_U/E[0]                                              |                                                                                                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/flow_control_loop_pipe_sequential_init_U/E[0]                                               | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_152_5_fu_896/flow_control_loop_pipe_sequential_init_U/E[0]                                             | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_152_5_fu_896/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mac_muladd_16s_15ns_19s_31_4_0_U241/forward_mac_muladd_16s_15ns_19s_31_4_0_DSP48_0_U/x_int_reg_reg[63]_rep__0                                                    |                5 |              7 |         1.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/ap_phi_reg_pp0_iter8_resultf_3_reg_72[29]_i_1_n_5                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Pipeline_VITIS_LOOP_15_13_fu_587/flow_control_loop_pipe_sequential_init_U/i_2_fu_300                                                                                   |                                                                                                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/icmp_ln36_reg_412_pp0_iter39_reg                                                                                                                                                                |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/flow_control_loop_pipe_sequential_init_U/i_fu_132                                          |                                                                                                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Pipeline_8_fu_421/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                        |                                                                                                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Pipeline_7_fu_415/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                        |                                                                                                                                                                                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Pipeline_6_fu_409/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                        |                                                                                                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Pipeline_5_fu_403/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                        |                                                                                                                                                                                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                                                                |                5 |              7 |         1.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                               |                5 |              7 |         1.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                              |                4 |              7 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Pipeline_4_fu_397/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                        |                                                                                                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Pipeline_3_fu_391/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                        |                                                                                                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_134_4_fu_673/ap_CS_fsm_pp0_stage13                                                                     | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_134_4_fu_673/ap_predicate_pred319_state15_i_1_n_5                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_134_4_fu_673/ap_CS_fsm_pp0_stage13                                                                     | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_134_4_fu_673/ap_predicate_pred527_state15_i_1_n_5                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                              |                4 |              7 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_846/ap_CS_fsm_pp0_stage2                                                       |                                                                                                                                                                                                                                                                                                                                                 |                1 |              7 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_846/i_fu_500                                                                   | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_846/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                |                1 |              7 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_22_1_fu_856/flow_control_loop_pipe_sequential_init_U/i_fu_320                                          |                                                                                                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_22_12_fu_866/flow_control_loop_pipe_sequential_init_U/i_fu_320                                         |                                                                                                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_15_1_fu_888/flow_control_loop_pipe_sequential_init_U/E[0]                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_15_1_fu_888/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                |                5 |              7 |         1.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/INPUT_r_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/WEBWE[0]                                                                                                                         | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/bus_write/wreq_throttle/rs_req/dout_vld_reg                                                                                                                       | design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/bus_write/wreq_throttle/rs_burst/ap_rst_n_0[0]                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/INPUT_r_m_axi_U/load_unit_0/buff_rdata/pop                                                                                                                                         | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/store_unit_0/buff_wdata/E[0]                                                                                                                                      | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[7]_i_1_n_0                                                                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/could_multi_bursts.last_loop                                                                                           | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rvalid_i                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/INPUT_r_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.last_loop                                                                                             | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/INPUT_r_m_axi_U/load_unit_0/buff_rdata/mOutPtr[8]_i_1_n_5                                                                                                                          | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[8]_i_1_n_0                                                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/INPUT_r_m_axi_U/load_unit_0/buff_rdata/num_data_cnt[8]_i_1_n_5                                                                                                                     | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                                                |                6 |              9 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                               |                5 |              9 |         1.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_buser                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_0                                                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                               |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                  |                8 |             10 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/p_15_in                                                                                                         | design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/sect_addr_buf[11]_i_1__0_n_5                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/INPUT_r_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/p_15_in                                                                                                                  | design_1_i/forward_0/inst/INPUT_r_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/sect_addr_buf[11]_i_1_n_5                                                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/x_is_inf_reg_1142_pp0_iter7_reg_reg[0]__0_0                                                                                                                      |                4 |             11 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_fu_439/grp_forward_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_fu_439_input_r_r_ce0                                              | design_1_i/forward_0/inst/grp_forward_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_fu_439/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                            |                4 |             11 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_fu_439/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_160                                                         |                                                                                                                                                                                                                                                                                                                                                 |                3 |             11 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift     |                                                                                                                                                                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                          | design_1_i/axi_smc_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                | design_1_i/axi_smc_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                   |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                          | design_1_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                   |                2 |             12 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                | design_1_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                   |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg        |                                                                                                                                                                                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                         |                7 |             12 |         1.71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | design_1_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                    |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                                        | design_1_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                    |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[5]_i_1_n_0                                                                                     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                         |                6 |             12 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[5]_i_1_n_0                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                         |                8 |             12 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                    |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                    |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Outline_VITIS_LOOP_133_3_fu_476_input_24_ce0                                                                               |                                                                                                                                                                                                                                                                                                                                                 |                5 |             12 |         2.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s01_nodes/s01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/axi_smc_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                    |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | design_1_i/axi_smc_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                    |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U255/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT |                3 |             15 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U140/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                                   |                6 |             15 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U139/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                                   |                4 |             15 |         3.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U136/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                                   |                5 |             15 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U125/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                                   |                5 |             15 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U124/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                                   |                5 |             15 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U252/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT |                5 |             15 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U119/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                                   |                3 |             15 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U137/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                                   |                5 |             15 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U134/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                                   |                3 |             15 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U254/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT |                4 |             15 |         3.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U123/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                                   |                5 |             15 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U122/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                                   |                2 |             15 |         7.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fsub_32ns_32ns_32_4_full_dsp_1_U253/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT     |                4 |             15 |         3.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U347/forward_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                                                                                                                   |                4 |             15 |         3.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U126/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                                   |                3 |             15 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fsub_32ns_32ns_32_4_full_dsp_1_U256/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT     |                3 |             15 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U127/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                                   |                3 |             15 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U128/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                                   |                5 |             15 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U118/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                                   |                5 |             15 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U129/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                                   |                4 |             15 |         3.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U130/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                                   |                3 |             15 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U131/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                                   |                3 |             15 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U120/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                                   |                4 |             15 |         3.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U121/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                                   |                4 |             15 |         3.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U132/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                                   |                3 |             15 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U133/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                                   |                3 |             15 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U135/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                                   |                3 |             15 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U117/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                                   |                4 |             15 |         3.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U138/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                                   |                5 |             15 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U141/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                                   |                5 |             15 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                                                   |                                                                                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                                                                                                                                                                                 |                1 |             16 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                                                                                                                                                                                 |                1 |             16 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[15]_i_1_n_0                                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                  |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[15]_i_1_n_0                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                |                                                                                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                         |                                                                                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                                                                                                                                                                                 |                1 |             16 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                                                   |                                                                                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_35_fu_593/flow_control_loop_pipe_sequential_init_U/indvar_flatten34_fu_60                                                       |                                                                                                                                                                                                                                                                                                                                                 |                6 |             17 |         2.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_846/flow_control_loop_pipe_sequential_init_U/indvar_flatten27_fu_54            |                                                                                                                                                                                                                                                                                                                                                 |                6 |             21 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U153/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_0                                                                |                6 |             22 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U163/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/i_no_versal_es1_workaround.DSP_7                                                              |                6 |             22 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U151/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_0                                                                |                6 |             22 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U159/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_0                                                                |                8 |             22 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U144/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/i_no_versal_es1_workaround.DSP_7                                                              |                5 |             22 |         4.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U158/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/i_no_versal_es1_workaround.DSP_7                                                              |                5 |             22 |         4.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U143/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_0                                                                |                6 |             22 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U145/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_0                                                                |                5 |             22 |         4.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U146/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_0                                                                |                8 |             22 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U152/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_0                                                                |                5 |             22 |         4.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U154/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_0                                                                |                5 |             22 |         4.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fmul_32ns_32ns_32_3_max_dsp_1_x_U257/forward_fmul_32ns_32ns_32_3_max_dsp_1_x_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[7].Q_XOR.SUM_XOR_0                                |                6 |             22 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U155/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_0                                                                |                8 |             22 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U157/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/i_no_versal_es1_workaround.DSP_7                                                              |                7 |             22 |         3.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U166/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_0                                                                |                6 |             22 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U156/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_0                                                                |                6 |             22 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U142/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_0                                                                |                6 |             22 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U147/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_0                                                                |                6 |             22 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U165/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/i_no_versal_es1_workaround.DSP_7                                                              |                5 |             22 |         4.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U348/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/i_no_versal_es1_workaround.DSP_7                                                                                                                                                      |                4 |             22 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U161/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_0                                                                |                5 |             22 |         4.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U148/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_0                                                                |                8 |             22 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U162/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_0                                                                |                7 |             22 |         3.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U149/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_0                                                                |                5 |             22 |         4.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U160/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_0                                                                |                5 |             22 |         4.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U150/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_0                                                                |                6 |             22 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U164/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_0                                                                |                7 |             22 |         3.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/axi_smc_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                    |                9 |             24 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                   |                8 |             24 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | design_1_i/axi_smc_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                   |                8 |             24 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                   | design_1_i/axi_smc_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                    |                7 |             24 |         3.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/axi_smc_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                    |                6 |             24 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Pipeline_VITIS_LOOP_22_16_fu_601_ap_start_reg                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                 |                7 |             25 |         3.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                             |                8 |             27 |         3.38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/ap_enable_reg_pp0_iter12                                                                   |                                                                                                                                                                                                                                                                                                                                                 |               17 |             27 |         1.59 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/ap_enable_reg_pp0_iter8                                                                    |                                                                                                                                                                                                                                                                                                                                                 |               19 |             28 |         1.47 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/ap_enable_reg_pp0_iter92                                                                   |                                                                                                                                                                                                                                                                                                                                                 |               19 |             28 |         1.47 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/ap_enable_reg_pp0_iter80                                                                   |                                                                                                                                                                                                                                                                                                                                                 |               18 |             28 |         1.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/ap_enable_reg_pp0_iter64                                                                   |                                                                                                                                                                                                                                                                                                                                                 |               17 |             28 |         1.65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/ap_enable_reg_pp0_iter76                                                                   |                                                                                                                                                                                                                                                                                                                                                 |               18 |             28 |         1.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/ap_enable_reg_pp0_iter96                                                                   |                                                                                                                                                                                                                                                                                                                                                 |               16 |             28 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/ap_enable_reg_pp0_iter84                                                                   |                                                                                                                                                                                                                                                                                                                                                 |               15 |             28 |         1.87 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/ap_enable_reg_pp0_iter68                                                                   |                                                                                                                                                                                                                                                                                                                                                 |               16 |             28 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765_ap_start_reg                                                                               |                                                                                                                                                                                                                                                                                                                                                 |               15 |             28 |         1.87 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/ap_enable_reg_pp0_iter20                                                                   |                                                                                                                                                                                                                                                                                                                                                 |               20 |             28 |         1.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/ap_enable_reg_pp0_iter32                                                                   |                                                                                                                                                                                                                                                                                                                                                 |               19 |             28 |         1.47 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/ap_enable_reg_pp0_iter60                                                                   |                                                                                                                                                                                                                                                                                                                                                 |               15 |             28 |         1.87 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/ap_enable_reg_pp0_iter24                                                                   |                                                                                                                                                                                                                                                                                                                                                 |               19 |             28 |         1.47 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/ap_enable_reg_pp0_iter4                                                                    |                                                                                                                                                                                                                                                                                                                                                 |               17 |             28 |         1.65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/ap_enable_reg_pp0_iter56                                                                   |                                                                                                                                                                                                                                                                                                                                                 |               18 |             28 |         1.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_152_5_fu_896/grp_forward_Pipeline_VITIS_LOOP_22_12_fu_866_ap_start_reg_reg[0]                          |                                                                                                                                                                                                                                                                                                                                                 |               18 |             28 |         1.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/ap_enable_reg_pp0_iter36                                                                   |                                                                                                                                                                                                                                                                                                                                                 |               17 |             28 |         1.65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/ap_enable_reg_pp0_iter40                                                                   |                                                                                                                                                                                                                                                                                                                                                 |               17 |             28 |         1.65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/ap_enable_reg_pp0_iter44                                                                   |                                                                                                                                                                                                                                                                                                                                                 |               14 |             28 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/ap_enable_reg_pp0_iter52                                                                   |                                                                                                                                                                                                                                                                                                                                                 |               16 |             28 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/ap_enable_reg_pp0_iter28                                                                   |                                                                                                                                                                                                                                                                                                                                                 |               20 |             28 |         1.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/ap_enable_reg_pp0_iter16                                                                   |                                                                                                                                                                                                                                                                                                                                                 |               16 |             28 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/ap_enable_reg_pp0_iter48                                                                   |                                                                                                                                                                                                                                                                                                                                                 |               16 |             28 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/ap_enable_reg_pp0_iter88                                                                   |                                                                                                                                                                                                                                                                                                                                                 |               18 |             28 |         1.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/ap_enable_reg_pp0_iter72                                                                   |                                                                                                                                                                                                                                                                                                                                                 |               16 |             28 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                 | design_1_i/forward_0/inst/CTRL_s_axi_U/rdata[31]_i_1_n_5                                                                                                                                                                                                                                                                                        |               16 |             30 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/ap_predicate_pred805_state29                                                                                                                                                                    |                3 |             31 |        10.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/ap_phi_reg_pp0_iter6_expx_reg_58_0                                                                                                                                                              |                8 |             31 |         3.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[4]_22                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[4]_1                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[4]_42                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[4]_41                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_134_4_fu_673/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_13[0]                |                                                                                                                                                                                                                                                                                                                                                 |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[4]_17                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[4]_10                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[4]_19                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[4]_25                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[4]_32                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[1]_0                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[4]_27                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[4]_45                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[4]_20                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[4]_37                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[4]_5                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[4]_44                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[4]_6                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[4]_18                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[4]_23                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[4]_26                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[4]_29                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[4]_38                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[4]_40                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[4]_47                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[4]_13                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[4]_24                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[4]_35                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[4]_3                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[4]_39                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[4]_46                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[4]_34                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[4]_4                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[4]_16                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[4]_0                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[13]_rep__7_8                                                                                                             |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[4]_15                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[4]_2                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[4]_30                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_134_4_fu_673/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_4[0]                 |                                                                                                                                                                                                                                                                                                                                                 |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_134_4_fu_673/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_6[0]                 |                                                                                                                                                                                                                                                                                                                                                 |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_134_4_fu_673/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_11[0]                |                                                                                                                                                                                                                                                                                                                                                 |               13 |             32 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/i_1_fu_206_reg[4]_0                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[1]_1[0]                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_134_4_fu_673/ap_CS_fsm_pp0_stage4                                                                      |                                                                                                                                                                                                                                                                                                                                                 |               13 |             32 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_134_4_fu_673/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_17[0]                |                                                                                                                                                                                                                                                                                                                                                 |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Pipeline_1_fu_337/ap_CS_fsm_reg[1]                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Pipeline_3_fu_391/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[13]_rep__0                                                                                    |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Pipeline_3_fu_391/flow_control_loop_pipe_sequential_init_U/grp_forward_Pipeline_3_fu_391_ap_start_reg_reg                                                              |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_134_4_fu_673/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_18[0]                |                                                                                                                                                                                                                                                                                                                                                 |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Pipeline_4_fu_397/flow_control_loop_pipe_sequential_init_U/grp_forward_Pipeline_4_fu_397_ap_start_reg_reg                                                              |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Pipeline_4_fu_397/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[13]_rep                                                                                       |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_134_4_fu_673/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_5[0]                 |                                                                                                                                                                                                                                                                                                                                                 |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Pipeline_5_fu_403/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[13]_rep__0                                                                                    |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1058]_i_1_n_0                                                                                                                   | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                                                                                                                                                                      |               13 |             32 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Pipeline_5_fu_403/flow_control_loop_pipe_sequential_init_U/grp_forward_Pipeline_5_fu_403_ap_start_reg_reg                                                              |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_134_4_fu_673/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_9[0]                 |                                                                                                                                                                                                                                                                                                                                                 |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_134_4_fu_673/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_10[0]                |                                                                                                                                                                                                                                                                                                                                                 |               13 |             32 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Pipeline_7_fu_415/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[13]_rep                                                                                       |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Pipeline_7_fu_415/flow_control_loop_pipe_sequential_init_U/grp_forward_Pipeline_7_fu_415_ap_start_reg_reg                                                              |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_134_4_fu_673/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_0[0]                 |                                                                                                                                                                                                                                                                                                                                                 |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Pipeline_8_fu_421/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg                                                                                 |                                                                                                                                                                                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Pipeline_8_fu_421/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                                                                                            |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Pipeline_8_fu_421/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[17]_0                                                                                         |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[13]_rep__7_25                                                                                                            |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[13]_rep__7_3                                                                                                             |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[13]_rep__7_1                                                                                                             |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[13]_rep__7_0                                                                                                             |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Pipeline_VITIS_LOOP_179_6_fu_609/ap_enable_reg_pp0_iter2                                                                                                               | design_1_i/forward_0/inst/grp_forward_Pipeline_VITIS_LOOP_179_6_fu_609/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                                                                                                                                    |               10 |             32 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[13]_rep__7_10                                                                                                            |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[13]_rep__7_11                                                                                                            |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Pipeline_VITIS_LOOP_22_16_fu_601/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Pipeline_VITIS_LOOP_22_16_fu_601/p_0_in__8                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[13]_rep__7_13                                                                                                            |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[13]_rep__7_14                                                                                                            |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[13]_rep__7_15                                                                                                            |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[13]_rep__7_17                                                                                                            |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[13]_9                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[13]_rep__7_16                                                                                                            |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[13]_rep__7_18                                                                                                            |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_35_fu_593/ap_CS_fsm_pp0_stage1                                                                                                  |                                                                                                                                                                                                                                                                                                                                                 |               12 |             32 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[13]_rep__7_20                                                                                                            |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_35_fu_593/grp_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_35_fu_593_temp_3_ce0                                               | design_1_i/forward_0/inst/grp_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_35_fu_593/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0                                                                                                                                                                                          |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_35_fu_593/ap_CS_fsm_reg[17][0]                                                                                                  |                                                                                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_35_fu_593/E[0]                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/ap_enable_reg_pp0_iter1                                                                     |                                                                                                                                                                                                                                                                                                                                                 |               12 |             32 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[13]_rep__7_5                                                                                                             |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[13]_rep__7_6                                                                                                             |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_846/ap_CS_fsm_reg[13]_rep_0                                                    |                                                                                                                                                                                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_152_5_fu_896/h_t_load_reg_5700                                                                         |                                                                                                                                                                                                                                                                                                                                                 |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_846/ap_CS_fsm_pp0_stage1                                                       |                                                                                                                                                                                                                                                                                                                                                 |               12 |             32 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[13]_7                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[4]_36                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[4]_7                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_846/run_sum_fu_420                                                             | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_846/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                |               14 |             32 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_846/ap_CS_fsm_reg[13]_rep[0]                                                   |                                                                                                                                                                                                                                                                                                                                                 |               12 |             32 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[4]_9                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[4]_43                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[4]_8                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[4]_28                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[4]_33                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[4]_14                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[4]_11                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[4]_12                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[4]_31                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[50]_i_1_n_0                                           |                                                                                                                                                                                                                                                                                                                                                 |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/CTRL_s_axi_U/int_debug_output[63]_i_1_n_5                                                                                                                                          | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[13]_rep__7_9                                                                                                             |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/CTRL_s_axi_U/int_debug_output[31]_i_1_n_5                                                                                                                                          | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876_ap_start_reg_reg_0[0]                                                                       |                                                                                                                                                                                                                                                                                                                                                 |               12 |             32 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/CTRL_s_axi_U/int_input_pointer[63]_i_1_n_5                                                                                                                                         | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/CTRL_s_axi_U/int_input_pointer[31]_i_1_n_5                                                                                                                                         | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[4]_21                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_152_5_fu_896/ap_CS_fsm_reg[13]_rep_0                                                                   |                                                                                                                                                                                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_35_fu_593/p_0_in__7                                                                                                             |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_152_5_fu_896/ap_CS_fsm_reg[13]_rep__0_0                                                                |                                                                                                                                                                                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[13]_rep__7_19                                                                                                            |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_152_5_fu_896/ap_CS_fsm_reg[13]_rep[0]                                                                  |                                                                                                                                                                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_152_5_fu_896/ap_CS_fsm_reg[13]_rep__0[0]                                                               |                                                                                                                                                                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_152_5_fu_896/grp_forward_Pipeline_VITIS_LOOP_15_13_fu_587_ap_start_reg_reg[0]                          |                                                                                                                                                                                                                                                                                                                                                 |               13 |             32 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_22_1_fu_856/ap_CS_fsm_reg[13]_rep__0_0                                                                 |                                                                                                                                                                                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_22_1_fu_856/ap_CS_fsm_reg[13]_rep__0[0]                                                                |                                                                                                                                                                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/reg_1520                                                     |                                                                                                                                                                                                                                                                                                                                                 |               12 |             32 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[13]_rep__7_2                                                                                                             |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[13]_rep__7_22                                                                                                            |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[13]_rep__7_23                                                                                                            |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_reg[13]_rep__7_24                                                                                                            |                                                                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_134_4_fu_673/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_1[0]                 |                                                                                                                                                                                                                                                                                                                                                 |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_134_4_fu_673/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg[0]                   |                                                                                                                                                                                                                                                                                                                                                 |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_134_4_fu_673/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_14[0]                |                                                                                                                                                                                                                                                                                                                                                 |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_134_4_fu_673/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_19[0]                |                                                                                                                                                                                                                                                                                                                                                 |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_134_4_fu_673/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_12[0]                |                                                                                                                                                                                                                                                                                                                                                 |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_134_4_fu_673/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_21[0]                |                                                                                                                                                                                                                                                                                                                                                 |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_134_4_fu_673/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_15[0]                |                                                                                                                                                                                                                                                                                                                                                 |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_134_4_fu_673/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_2[0]                 |                                                                                                                                                                                                                                                                                                                                                 |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_134_4_fu_673/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_8[0]                 |                                                                                                                                                                                                                                                                                                                                                 |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_134_4_fu_673/flow_control_loop_pipe_sequential_init_U/E[0]                                             |                                                                                                                                                                                                                                                                                                                                                 |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_134_4_fu_673/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_20[0]                |                                                                                                                                                                                                                                                                                                                                                 |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_134_4_fu_673/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_16[0]                |                                                                                                                                                                                                                                                                                                                                                 |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_134_4_fu_673/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_3[0]                 |                                                                                                                                                                                                                                                                                                                                                 |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_134_4_fu_673/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_7[0]                 |                                                                                                                                                                                                                                                                                                                                                 |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_134_4_fu_673/ap_CS_fsm_pp0_stage1                                                                      |                                                                                                                                                                                                                                                                                                                                                 |                9 |             33 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                 |               15 |             33 |         2.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/INPUT_r_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                 |                5 |             33 |         6.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/INPUT_r_m_axi_U/load_unit_0/buff_rdata/E[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                 |                3 |             33 |        11.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/INPUT_r_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                 |                5 |             33 |         6.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][10][strb]_i_1_n_0                                                         |                                                                                                                                                                                                                                                                                                                                                 |               10 |             36 |         3.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[51]_i_1_n_0                                           |                                                                                                                                                                                                                                                                                                                                                 |                6 |             36 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/bus_write/wreq_throttle/rs_req/ap_rst_n_1                                                                                                                         | design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/bus_write/wreq_throttle/rs_req/ap_rst_n_0                                                                                                                                                                                                                                                            |                5 |             36 |         7.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/bus_write/wreq_throttle/rs_burst/pop                                                                                                                              | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |                5 |             36 |         7.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                  |                                                                                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                   |                                                                                                                                                                                                                                                                                                                                                 |               12 |             36 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                   |                                                                                                                                                                                                                                                                                                                                                 |               10 |             36 |         3.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/sel                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                 |                5 |             36 |         7.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_846/ap_CS_fsm_pp0_stage0                                                       |                                                                                                                                                                                                                                                                                                                                                 |               32 |             37 |         1.16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                 |                5 |             37 |         7.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                 |                5 |             37 |         7.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_35_fu_593/ap_CS_fsm_pp0_stage0                                                                                                  |                                                                                                                                                                                                                                                                                                                                                 |               19 |             40 |         2.11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                 |                9 |             41 |         4.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |               10 |             41 |         4.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                 |                8 |             41 |         5.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                                                            |                                                                                                                                                                                                                                                                                                                                                 |                9 |             41 |         4.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_134_4_fu_673/ap_CS_fsm_pp0_stage13                                                                     |                                                                                                                                                                                                                                                                                                                                                 |               15 |             42 |         2.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Pipeline_1_fu_337/empty_fu_142                                                                                                                                         | design_1_i/forward_0/inst/grp_forward_Pipeline_1_fu_337/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                                                          |                8 |             43 |         5.38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                           |               17 |             51 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                         |               15 |             51 |         3.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/x_is_NaN_reg_1135_pp0_iter7_reg                                                                                                                                  |               15 |             52 |         3.47 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/INPUT_r_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/E[0]                                                                                                              | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |               10 |             53 |         5.30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/E[0]                                                                                                            | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |               11 |             53 |         4.82 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_134_4_fu_673/MEANS_U/MEANS_ce0_local                                                                   |                                                                                                                                                                                                                                                                                                                                                 |               21 |             53 |         2.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_152_5_fu_896/RNN_INPUT_BIASES_U/ce0                                                                    |                                                                                                                                                                                                                                                                                                                                                 |               42 |             56 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/push                                                                                                |                                                                                                                                                                                                                                                                                                                                                 |                4 |             62 |        15.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/bus_write/wreq_throttle/rs_burst/pop_0                                                                                                                            | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |                4 |             62 |        15.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/push                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                 |                5 |             63 |        12.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/pop                                                                                                                             | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |                5 |             63 |        12.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_152_5_fu_896/ap_CS_fsm_reg[13]_rep_1                                                                   |                                                                                                                                                                                                                                                                                                                                                 |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Pipeline_6_fu_409/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[15]                                                                                           |                                                                                                                                                                                                                                                                                                                                                 |                4 |             64 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Pipeline_VITIS_LOOP_15_13_fu_587/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                                                                             |                                                                                                                                                                                                                                                                                                                                                 |                4 |             64 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                 |               13 |             66 |         5.08 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/bus_write/wreq_throttle/rs_burst/E[0]                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                 |               13 |             66 |         5.08 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/INPUT_r_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/push                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                 |                5 |             67 |        13.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/INPUT_r_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/pop                                                                                                                               | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |                5 |             67 |        13.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                 |               12 |             69 |         5.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                             |                                                                                                                                                                                                                                                                                                                                                 |               13 |             69 |         5.31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                 |               13 |             69 |         5.31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                             |                                                                                                                                                                                                                                                                                                                                                 |               13 |             69 |         5.31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/INPUT_r_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/load_p2                                                                                                           |                                                                                                                                                                                                                                                                                                                                                 |               12 |             70 |         5.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |               14 |             70 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                 |               13 |             70 |         5.38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/INPUT_r_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/load_p1                                                                                                           |                                                                                                                                                                                                                                                                                                                                                 |               13 |             70 |         5.38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/INPUT_r_m_axi_U/load_unit_0/fifo_rreq/next_rreq                                                                                                                                    | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |               15 |             70 |         4.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                 |               11 |             70 |         6.36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |               11 |             70 |         6.36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/E[0]                                                                                                                   | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |               10 |             71 |         7.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_846/ap_CS_fsm_pp0_stage3                                                       |                                                                                                                                                                                                                                                                                                                                                 |               25 |             71 |         2.84 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                 |               12 |             71 |         5.92 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                 |               12 |             71 |         5.92 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                 |               14 |             71 |         5.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/INPUT_r_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/ost_ctrl_valid                                                                                                           | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |               10 |             71 |         7.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                |                                                                                                                                                                                                                                                                                                                                                 |               12 |             71 |         5.92 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/p_15_in                                                                                                         | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |               17 |             77 |         4.53 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/INPUT_r_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/p_15_in                                                                                                                  | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |               16 |             77 |         4.81 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | design_1_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                              |               11 |             87 |         7.91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/load_p1                                                                                                         |                                                                                                                                                                                                                                                                                                                                                 |               18 |             92 |         5.11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/store_unit_0/fifo_wreq/next_wreq                                                                                                                                  | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |               18 |             92 |         5.11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/store_unit_0/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                 |               19 |             92 |         4.84 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | design_1_i/axi_smc_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                              |               11 |             94 |         8.55 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/INPUT_r_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/next_req                                                                                                          | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |               23 |            108 |         4.70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/next_req                                                                                                        | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |               28 |            112 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/grant_i_reg[1]_0                                                                                                                                                                                                    |               16 |            115 |         7.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                              |               13 |            121 |         9.31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | design_1_i/axi_smc_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                              |               11 |            121 |        11.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/ap_CS_fsm_state2                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                 |               28 |            124 |         4.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1186]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                 |               18 |            131 |         7.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                 |               18 |            131 |         7.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                                                                                                                                                                 |                9 |            136 |        15.11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                                                                                                                                                                 |                9 |            136 |        15.11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                               |               13 |            139 |        10.69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                                                                                                                                                                 |                9 |            144 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                                                                                                                                                                 |                9 |            144 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2064]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                 |               21 |            145 |         6.90 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                 |               22 |            145 |         6.59 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                               |               14 |            145 |        10.36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_recv[0]                                                                                                                                                                   |               19 |            148 |         7.79 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                               |               14 |            151 |        10.79 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                               |               15 |            154 |        10.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                                                                                                                                                                 |               11 |            176 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                                                                                                                                                                 |               11 |            176 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                                                                                                                                                                 |               11 |            176 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_152_5_fu_896/RNN_HIDDEN_BIASES_load_reg_5600                                                           |                                                                                                                                                                                                                                                                                                                                                 |               80 |            180 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                                                                                                                                                                 |               12 |            184 |        15.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                               |              117 |            310 |         2.65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/ap_CS_fsm_state13                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                 |               50 |            362 |         7.24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_152_5_fu_896/RNN_INPUT_BIASES_U/ap_CS_fsm_reg[0]                                                       |                                                                                                                                                                                                                                                                                                                                                 |               57 |            435 |         7.63 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/input_ce0                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                 |              235 |            768 |         3.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/ap_CS_fsm_state3                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                 |              299 |            800 |         2.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                 |             2262 |          12904 |         5.70 |
+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


