INFO-FLOW: Workspace /home/ubuntu/VitisCodes/test2/solution2 opened at Sun Oct 30 17:38:27 CST 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z010-clg400-2 
Execute       create_platform xc7z010-clg400-2 -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-2'
Command       create_platform done; 2.25 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xc7z010-clg400-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.4 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.42 sec.
Execute   set_part xc7z010-clg400-2 
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-2 
Execute     create_platform xc7z010-clg400-2 -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z010-clg400-2 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.11 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./test2/solution2/directives.tcl 
INFO: [HLS 200-1510] Running: source ./test2/solution2/directives.tcl
Execute     set_directive_loop_merge vector_add/conpute 
INFO: [HLS 200-1510] Running: set_directive_loop_merge vector_add/conpute 
Execute     set_directive_top -name vector_add vector_add 
INFO: [HLS 200-1510] Running: set_directive_top -name vector_add vector_add 
Execute     set_directive_allocation -type function worker 4 
INFO: [HLS 200-1510] Running: set_directive_allocation -type function worker 4 
Execute     set_directive_allocation -type function vector_add/vector_add_label0 1 
INFO: [HLS 200-1510] Running: set_directive_allocation -type function vector_add/vector_add_label0 1 
Execute     set_directive_pipeline write_out/write_out_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline write_out/write_out_label2 
Execute     set_directive_pipeline read_in/read_in_label1 
INFO: [HLS 200-1510] Running: set_directive_pipeline read_in/read_in_label1 
Execute     set_directive_dataflow rerArray 
INFO: [HLS 200-1510] Running: set_directive_dataflow rerArray 
Execute     set_directive_loop_tripcount -max 32 PE/PE_Compute 
INFO: [HLS 200-1510] Running: set_directive_loop_tripcount -max 32 PE/PE_Compute 
Execute     set_directive_unroll rerArray/compute_row 
INFO: [HLS 200-1510] Running: set_directive_unroll rerArray/compute_row 
Execute     set_directive_unroll -factor 1 PE/PE_Compute 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 1 PE/PE_Compute 
Execute     set_directive_loop_tripcount -max 32 rerArray/compute_col 
INFO: [HLS 200-1510] Running: set_directive_loop_tripcount -max 32 rerArray/compute_col 
Execute     set_directive_array_partition -type complete -dim 1 rerArray property_input 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 rerArray property_input 
Execute     set_directive_array_partition -type complete -dim 2 rerArray weight_input 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 2 rerArray weight_input 
Execute     set_directive_array_partition -type complete -dim 2 rerArray output 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 2 rerArray output 
Execute     set_directive_array_partition -type complete -dim 2 rerArray buff 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 2 rerArray buff 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Analyzing design file 'test2/systolic.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling test2/systolic.cpp as C++
Execute       ap_part_info -name xc7z010-clg400-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang test2/systolic.cpp -foptimization-record-file=/home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/systolic.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/systolic.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_medium -device-resource-info=BRAM_120.000000_DSP_80.000000_FF_35200.000000_LUT_17600.000000_SLICE_4400.000000_URAM_0.000000 > /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/systolic.cpp.clang.out.log 2> /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/systolic.cpp.clang.err.log 
Command       ap_eval done; 0.55 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.6 seconds per iteration
Execute       set_directive_top vector_add -name=vector_add 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/systolic.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_medium -device-resource-info=BRAM_120.000000_DSP_80.000000_FF_35200.000000_LUT_17600.000000_SLICE_4400.000000_URAM_0.000000 > /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/clang.out.log 2> /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.47 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/systolic.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/.systemc_flag -fix-errors /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/systolic.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/systolic.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/all.directive.json -fix-errors /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/systolic.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/systolic.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/systolic.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/systolic.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/systolic.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/systolic.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/systolic.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/systolic.pp.0.cpp.clang-tidy.loop-label.err.log 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/systolic.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/systolic.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/systolic.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/systolic.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/home/ubuntu/VitisCodes/test2/solution2/directives.tcl:12:9)
WARNING: [HLS 214-169] There are a total of 6 such instances of non-canonical statements in the dataflow region (/home/ubuntu/VitisCodes/test2/solution2/directives.tcl:12:9)
Execute       send_msg_by_id WARNING @200-471@%s%s 2 test2/systolic.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file test2/systolic.cpp
Execute       ap_part_info -name xc7z010-clg400-2 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/systolic.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/systolic.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/systolic.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_medium -device-resource-info=BRAM_120.000000_DSP_80.000000_FF_35200.000000_LUT_17600.000000_SLICE_4400.000000_URAM_0.000000 > /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/systolic.pp.0.cpp.clang.out.log 2> /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/systolic.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.47 sec.
INFO: [HLS 200-10] Analyzing design file 'test2/test.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling test2/test.cpp as C++
Execute       ap_part_info -name xc7z010-clg400-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang test2/test.cpp -foptimization-record-file=/home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/test.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/test.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_medium -device-resource-info=BRAM_120.000000_DSP_80.000000_FF_35200.000000_LUT_17600.000000_SLICE_4400.000000_URAM_0.000000 > /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/test.cpp.clang.out.log 2> /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/test.cpp.clang.err.log 
Command       ap_eval done; 0.54 sec.
WARNING: [HLS 207-721] backslash and newline separated by space (test2/test.cpp:18:44)
INFO-FLOW: Done: GCC PP 39 time: 0.6 seconds per iteration
Execute       set_directive_top vector_add -name=vector_add 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/test.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_medium -device-resource-info=BRAM_120.000000_DSP_80.000000_FF_35200.000000_LUT_17600.000000_SLICE_4400.000000_URAM_0.000000 > /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/clang.out.log 2> /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/clang.err.log 
Command       ap_eval done; 1.14 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/test.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/.systemc_flag -fix-errors /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/test.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.71 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/test.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/all.directive.json -fix-errors /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/test.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.32 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/test.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/test.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.73 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/test.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/test.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/test.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/test.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/test.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.51 sec.
Command       clang_tidy done; 1.54 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/test.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/test.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/test.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/test.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.69 sec.
Execute       ap_part_info -name xc7z010-clg400-2 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/test.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/test.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/test.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_medium -device-resource-info=BRAM_120.000000_DSP_80.000000_FF_35200.000000_LUT_17600.000000_SLICE_4400.000000_URAM_0.000000 > /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/test.pp.0.cpp.clang.out.log 2> /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/test.pp.0.cpp.clang.err.log 
Command       ap_eval done; 1.12 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.65 seconds. CPU system time: 0.97 seconds. Elapsed time: 9.7 seconds; current allocated memory: 207.520 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/a.g.ld.0.bc -args  "/home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/systolic.g.bc" "/home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/test.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/systolic.g.bc /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/test.g.bc -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/a.g.ld.0.bc > /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/a.g.ld.1.lower.bc -args /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/a.g.ld.1.lower.bc > /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/a.g.ld.2.m1.bc -args /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/a.g.ld.2.m1.bc > /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.9 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.9 sec.
Execute       run_link_or_opt -opt -out /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/a.g.ld.3.fpc.bc -args /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=vector_add -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=vector_add -reflow-float-conversion -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/a.g.ld.3.fpc.bc > /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 1.22 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.23 sec.
Execute       run_link_or_opt -out /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/a.g.ld.4.m2.bc -args /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/a.g.ld.4.m2.bc > /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/a.g.ld.5.gdce.bc -args /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=vector_add 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=vector_add -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/a.g.ld.5.gdce.bc > /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=vector_add -mllvm -hls-db-dir -mllvm /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/a.g.ld.5.gdce.bc -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_medium -device-resource-info=BRAM_120.000000_DSP_80.000000_FF_35200.000000_LUT_17600.000000_SLICE_4400.000000_URAM_0.000000 > /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 4.83 sec.
INFO: [HLS 214-186] Unrolling loop 'compute_row' (test2/systolic.cpp:29:9) in function 'rerArray' completely with a factor of 4 (test2/systolic.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'PE(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, int)' into 'rerArray(int*, int, int*, int, int, int*)' (test2/systolic.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to 'property_input': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (test2/systolic.cpp:20:22)
INFO: [HLS 214-248] Applying array_partition to 'weight_input': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (test2/systolic.cpp:21:22)
INFO: [HLS 214-248] Applying array_partition to 'output': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (test2/systolic.cpp:22:22)
INFO: [HLS 214-248] Applying array_partition to 'buff': Complete partitioning on dimension 2. (test2/systolic.cpp:24:9)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_0' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_1' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_2' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_3' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_4' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_5' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_6' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_7' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_8' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_9' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_10' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_11' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_12' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_13' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_14' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_15' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_16' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_17' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_18' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_19' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_20' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_21' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_22' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_23' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_24' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_25' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_26' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_27' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_28' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_29' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_30' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_31' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_0' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_1' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_2' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_3' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_4' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_5' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_6' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_7' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_8' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_9' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_10' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_11' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_12' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_13' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_14' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_15' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_16' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_17' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_18' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_19' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_20' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_21' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_22' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_23' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_24' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_25' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_26' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_27' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_28' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_29' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_30' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_31' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_0' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_1' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_2' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_3' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_4' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_5' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_6' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_7' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_8' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_9' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_10' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_11' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_12' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_13' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_14' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_15' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_16' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_17' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_18' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_19' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_20' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_21' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_22' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_23' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_24' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_25' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_26' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_27' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_28' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_29' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_30' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_31' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_0' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_1' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_2' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_3' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_4' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_5' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_6' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_7' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_8' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_9' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_10' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_11' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_12' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_13' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_14' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_15' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_16' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_17' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_18' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_19' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_20' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_21' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_22' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_23' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_24' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_25' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_26' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_27' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_28' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_29' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_30' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_31' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_0' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_1' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_2' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_3' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_4' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_5' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_6' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_7' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_8' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_9' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_10' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_11' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_12' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_13' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_14' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_15' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_16' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_17' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_18' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_19' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_20' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_21' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_22' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_23' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_24' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_25' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_26' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_27' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_28' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_29' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_30' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_31' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_0' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_1' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_2' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_3' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_4' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_5' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_6' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_7' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_8' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_9' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_10' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_11' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_12' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_13' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_14' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_15' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_16' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_17' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_18' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_19' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_20' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_21' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_22' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_23' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_24' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_25' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_26' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_27' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_28' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_29' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_30' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_31' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_0' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_1' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_2' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_3' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_4' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_5' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_6' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_7' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_8' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_9' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_10' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_11' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_12' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_13' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_14' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_15' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_16' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_17' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_18' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_19' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_20' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_21' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_22' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_23' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_24' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_25' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_26' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_27' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_28' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_29' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_30' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_31' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_0' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_1' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_2' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_3' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_4' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_5' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_6' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_7' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_8' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_9' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_10' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_11' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_12' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_13' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_14' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_15' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_16' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_17' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_18' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_19' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_20' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_21' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_22' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_23' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_24' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_25' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_26' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_27' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_28' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_29' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_30' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_31' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_0' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_1' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_2' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_3' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_4' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_5' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_6' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_7' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_8' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_9' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_10' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_11' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_12' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_13' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_14' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_15' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_16' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_17' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_18' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_19' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_20' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_21' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_22' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_23' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_24' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_25' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_26' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_27' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_28' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_29' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_30' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_31' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_0' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_1' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_2' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_3' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_4' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_5' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_6' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_7' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_8' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_9' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_10' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_11' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_12' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_13' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_14' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_15' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_16' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_17' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_18' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_19' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_20' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_21' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_22' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_23' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_24' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_25' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_26' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_27' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_28' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_29' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_30' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_31' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_0' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_1' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_2' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_3' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_4' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_5' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_6' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_7' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_8' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_9' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_10' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_11' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_12' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_13' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_14' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_15' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_16' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_17' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_18' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_19' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_20' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_21' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_22' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_23' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_24' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_25' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_26' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_27' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_28' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_29' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_30' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_31' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_0' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_1' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_2' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_3' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_4' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_5' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_6' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_7' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_8' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_9' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_10' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_11' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_12' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_13' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_14' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_15' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_16' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_17' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_18' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_19' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_20' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_21' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_22' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_23' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_24' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_25' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_26' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_27' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_28' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_29' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_30' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_31' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 10.88 seconds. CPU system time: 0.8 seconds. Elapsed time: 11.75 seconds; current allocated memory: 212.688 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.773 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top vector_add -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/a.g.0.bc -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.47 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 223.426 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/a.g.1.bc -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.45 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/a.g.2.prechk.bc -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 229.062 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/a.g.1.bc to /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/a.o.1.bc -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'PE_Compute' (test2/systolic.cpp:7) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'PE_Compute' (test2/systolic.cpp:7) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'PE_Compute' (test2/systolic.cpp:7) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'PE_Compute' (test2/systolic.cpp:7) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_1' (test2/systolic.cpp:44) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_2' (test2/systolic.cpp:58) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_66_4' (test2/systolic.cpp:66) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.4.1' in function 'rerArray' automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_compute_col_proc' (test2/systolic.cpp:29) to a process function for dataflow in function 'rerArray'.
INFO: [XFORM 203-721] Changing loop 'Loop_input_batch_proc' (test2/systolic.cpp:38) to a process function for dataflow in function 'rerArray'.
WARNING: [HLS 200-805] An internal stream 'property_input_0_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_8' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_9' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_10' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_11' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_12' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_13' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_14' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_15' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_16' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_17' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_18' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_19' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_20' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_21' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_22' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_23' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_24' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_25' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_26' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_27' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_28' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_29' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_30' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_31' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_8' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_9' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_10' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_11' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_12' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_13' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_14' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_15' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_16' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_17' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_18' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_19' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_20' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_21' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_22' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_23' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_24' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_25' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_26' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_27' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_28' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_29' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_30' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_31' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_8' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_9' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_10' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_11' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_12' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_13' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_14' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_15' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_16' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_17' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_18' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_19' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_20' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_21' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_22' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_23' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_24' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_25' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_26' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_27' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_28' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_29' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_30' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_31' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_8' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_9' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_10' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_11' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_12' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_13' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_14' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_15' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_16' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_17' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_18' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_19' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_20' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_21' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_22' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_23' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_24' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_25' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_26' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_27' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_28' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_29' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_30' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_31' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_8' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_9' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_10' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_11' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_12' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_13' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_14' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_15' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_16' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_17' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_18' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_19' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_20' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_21' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_22' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_23' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_24' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_25' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_26' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_27' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_28' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_29' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_30' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_31' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_8' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_9' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_10' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_11' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_12' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_13' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_14' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_15' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_16' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_17' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_18' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_19' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_20' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_21' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_22' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_23' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_24' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_25' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_26' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_27' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_28' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_29' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_30' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_31' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_8' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_9' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_10' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_11' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_12' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_13' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_14' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_15' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_16' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_17' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_18' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_19' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_20' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_21' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_22' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_23' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_24' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_25' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_26' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_27' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_28' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_29' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_30' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_31' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_8' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_9' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_10' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_11' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_12' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_13' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_14' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_15' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_16' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_17' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_18' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_19' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_20' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_21' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_22' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_23' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_24' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_25' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_26' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_27' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_28' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_29' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_30' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_31' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_8' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_9' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_10' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_11' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_12' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_13' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_14' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_15' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_16' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_17' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_18' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_19' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_20' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_21' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_22' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_23' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_24' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_25' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_26' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_27' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_28' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_29' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_30' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_31' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_8' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_9' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_10' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_11' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_12' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_13' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_14' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_15' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_16' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_17' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_18' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_19' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_20' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_21' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_22' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_23' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_24' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_25' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_26' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_27' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_28' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_29' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_30' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_31' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_8' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_9' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_10' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_11' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_12' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_13' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_14' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_15' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_16' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_17' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_18' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_19' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_20' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_21' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_22' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_23' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_24' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_25' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_26' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_27' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_28' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_29' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_30' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_31' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_8' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_9' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_10' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_11' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_12' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_13' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_14' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_15' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_16' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_17' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_18' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_19' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_20' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_21' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_22' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_23' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_24' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_25' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_26' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_27' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_28' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_29' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_30' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_31' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'rerArray' (/home/ubuntu/VitisCodes/test2/solution2/directives.tcl:18), detected/extracted 3 process function(s): 
	 'entry_proc'
	 'rerArray_Loop_compute_col_proc2'
	 'rerArray_Loop_input_batch_proc3'.
Command         transform done; 5.52 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/a.o.1.tmp.bc -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.81 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5.16 seconds. CPU system time: 0.36 seconds. Elapsed time: 6.33 seconds; current allocated memory: 272.289 MB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/a.o.2.bc -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'input_property' (test2/systolic.cpp:41:22) in function 'rerArray_Loop_input_batch_proc3'.
INFO: [XFORM 203-541] Flattening a loop nest 'input_turn_property' (test2/systolic.cpp:38:18) in function 'rerArray_Loop_input_batch_proc3'.
INFO: [XFORM 203-541] Flattening a loop nest 'input_weight' (test2/systolic.cpp:55:22) in function 'rerArray_Loop_input_batch_proc3'.
INFO: [XFORM 203-541] Flattening a loop nest 'input_turn_weight' (test2/systolic.cpp:52:22) in function 'rerArray_Loop_input_batch_proc3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_64_3' (test2/systolic.cpp:64:35) in function 'rerArray_Loop_input_batch_proc3'.
WARNING: [HLS 200-960] Cannot flatten loop 'input_batch' (test2/systolic.cpp:38:18) in function 'rerArray_Loop_input_batch_proc3' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'compute_col' (test2/systolic.cpp:29:18) in function 'rerArray_Loop_compute_col_proc2' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (test2/systolic.cpp:68:32)
WARNING: [HLS 200-657] Generating channel property_input_0_0 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_0 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_1 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_1 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_2 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_2 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_3 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_3 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_4 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_4 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_5 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_5 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_6 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_6 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_7 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_7 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_8 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_8 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_9 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_9 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_10 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_10 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_11 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_11 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_12 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_12 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_13 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_13 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_14 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_14 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_15 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_15 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_16 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_16 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_17 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_17 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_18 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_18 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_19 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_19 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_20 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_20 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_21 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_21 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_22 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_22 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_23 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_23 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_24 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_24 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_25 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_25 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_26 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_26 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_27 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_27 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_28 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_28 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_29 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_29 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_30 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_30 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_31 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_31 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_0 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_0 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_1 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_1 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_2 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_2 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_3 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_3 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_4 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_4 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_5 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_5 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_6 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_6 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_7 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_7 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_8 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_8 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_9 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_9 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_10 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_10 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_11 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_11 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_12 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_12 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_13 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_13 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_14 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_14 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_15 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_15 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_16 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_16 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_17 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_17 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_18 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_18 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_19 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_19 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_20 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_20 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_21 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_21 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_22 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_22 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_23 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_23 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_24 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_24 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_25 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_25 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_26 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_26 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_27 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_27 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_28 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_28 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_29 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_29 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_30 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_30 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_31 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_31 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_0 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_0 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_1 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_1 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_2 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_2 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_3 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_3 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_4 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_4 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_5 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_5 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_6 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_6 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_7 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_7 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_8 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_8 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_9 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_9 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_10 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_10 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_11 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_11 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_12 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_12 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_13 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_13 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_14 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_14 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_15 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_15 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_16 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_16 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_17 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_17 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_18 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_18 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_19 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_19 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_20 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_20 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_21 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_21 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_22 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_22 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_23 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_23 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_24 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_24 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_25 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_25 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_26 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_26 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_27 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_27 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_28 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_28 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_29 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_29 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_30 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_30 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_31 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_31 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_0 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_0 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_1 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_1 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_2 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_2 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_3 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_3 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_4 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_4 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_5 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_5 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_6 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_6 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_7 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_7 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_8 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_8 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_9 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_9 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_10 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_10 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_11 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_11 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_12 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_12 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_13 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_13 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_14 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_14 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_15 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_15 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_16 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_16 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_17 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_17 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_18 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_18 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_19 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_19 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_20 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_20 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_21 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_21 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_22 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_22 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_23 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_23 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_24 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_24 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_25 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_25 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_26 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_26 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_27 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_27 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_28 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_28 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_29 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_29 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_30 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_30 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_31 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_31 that flows backwards in the dataflow region.
Command         transform done; 5.93 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4.94 seconds. CPU system time: 0.27 seconds. Elapsed time: 5.93 seconds; current allocated memory: 396.004 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 13.23 sec.
Command     elaborate done; 34.69 sec.
Execute     ap_eval exec zip -j /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'vector_add' ...
Execute       ap_set_top_model vector_add 
Execute       get_model_list vector_add -filter all-wo-channel -topdown 
Execute       preproc_iomode -model vector_add 
Execute       preproc_iomode -model rerArray 
Execute       preproc_iomode -model rerArray_Loop_input_batch_proc3 
Execute       preproc_iomode -model rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 
Execute       preproc_iomode -model rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO 
Execute       preproc_iomode -model rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI 
Execute       preproc_iomode -model rerArray_Loop_compute_col_proc2 
Execute       preproc_iomode -model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3 
Execute       preproc_iomode -model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2 
Execute       preproc_iomode -model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1 
Execute       preproc_iomode -model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute 
Execute       preproc_iomode -model entry_proc 
Execute       get_model_list vector_add -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1 rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2 rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3 rerArray_Loop_compute_col_proc2 rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 rerArray_Loop_input_batch_proc3 rerArray vector_add
INFO-FLOW: Configuring Module : entry_proc ...
Execute       set_default_model entry_proc 
Execute       apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute ...
Execute       set_default_model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute 
Execute       apply_spec_resource_limit rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute 
INFO-FLOW: Configuring Module : rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1 ...
Execute       set_default_model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1 
Execute       apply_spec_resource_limit rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1 
INFO-FLOW: Configuring Module : rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2 ...
Execute       set_default_model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2 
Execute       apply_spec_resource_limit rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2 
INFO-FLOW: Configuring Module : rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3 ...
Execute       set_default_model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3 
Execute       apply_spec_resource_limit rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3 
INFO-FLOW: Configuring Module : rerArray_Loop_compute_col_proc2 ...
Execute       set_default_model rerArray_Loop_compute_col_proc2 
Execute       apply_spec_resource_limit rerArray_Loop_compute_col_proc2 
INFO-FLOW: Configuring Module : rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI ...
Execute       set_default_model rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI 
Execute       apply_spec_resource_limit rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI 
INFO-FLOW: Configuring Module : rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO ...
Execute       set_default_model rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO 
Execute       apply_spec_resource_limit rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO 
INFO-FLOW: Configuring Module : rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 ...
Execute       set_default_model rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 
Execute       apply_spec_resource_limit rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 
INFO-FLOW: Configuring Module : rerArray_Loop_input_batch_proc3 ...
Execute       set_default_model rerArray_Loop_input_batch_proc3 
Execute       apply_spec_resource_limit rerArray_Loop_input_batch_proc3 
INFO-FLOW: Configuring Module : rerArray ...
Execute       set_default_model rerArray 
Execute       apply_spec_resource_limit rerArray 
INFO-FLOW: Configuring Module : vector_add ...
Execute       set_default_model vector_add 
Execute       apply_spec_resource_limit vector_add 
INFO-FLOW: Model list for preprocess: entry_proc rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1 rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2 rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3 rerArray_Loop_compute_col_proc2 rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 rerArray_Loop_input_batch_proc3 rerArray vector_add
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute       set_default_model entry_proc 
Execute       cdfg_preprocess -model entry_proc 
Execute       rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute ...
Execute       set_default_model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute 
Execute       cdfg_preprocess -model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute 
Execute       rtl_gen_preprocess rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute 
INFO-FLOW: Preprocessing Module: rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1 ...
Execute       set_default_model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1 
Execute       cdfg_preprocess -model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1 
Execute       rtl_gen_preprocess rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1 
INFO-FLOW: Preprocessing Module: rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2 ...
Execute       set_default_model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2 
Execute       cdfg_preprocess -model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2 
Execute       rtl_gen_preprocess rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2 
INFO-FLOW: Preprocessing Module: rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3 ...
Execute       set_default_model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3 
Execute       cdfg_preprocess -model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3 
Execute       rtl_gen_preprocess rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3 
INFO-FLOW: Preprocessing Module: rerArray_Loop_compute_col_proc2 ...
Execute       set_default_model rerArray_Loop_compute_col_proc2 
Execute       cdfg_preprocess -model rerArray_Loop_compute_col_proc2 
Execute       rtl_gen_preprocess rerArray_Loop_compute_col_proc2 
INFO-FLOW: Preprocessing Module: rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI ...
Execute       set_default_model rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI 
Execute       cdfg_preprocess -model rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI 
Execute       rtl_gen_preprocess rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI 
INFO-FLOW: Preprocessing Module: rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO ...
Execute       set_default_model rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO 
Execute       cdfg_preprocess -model rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO 
Execute       rtl_gen_preprocess rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO 
INFO-FLOW: Preprocessing Module: rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 ...
Execute       set_default_model rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 
Execute       cdfg_preprocess -model rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 
Execute       rtl_gen_preprocess rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 
INFO-FLOW: Preprocessing Module: rerArray_Loop_input_batch_proc3 ...
Execute       set_default_model rerArray_Loop_input_batch_proc3 
Execute       cdfg_preprocess -model rerArray_Loop_input_batch_proc3 
Execute       rtl_gen_preprocess rerArray_Loop_input_batch_proc3 
INFO-FLOW: Preprocessing Module: rerArray ...
Execute       set_default_model rerArray 
Execute       cdfg_preprocess -model rerArray 
Execute       rtl_gen_preprocess rerArray 
INFO-FLOW: Preprocessing Module: vector_add ...
Execute       set_default_model vector_add 
Execute       cdfg_preprocess -model vector_add 
Execute       rtl_gen_preprocess vector_add 
INFO-FLOW: Model list for synthesis: entry_proc rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1 rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2 rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3 rerArray_Loop_compute_col_proc2 rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 rerArray_Loop_input_batch_proc3 rerArray vector_add
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model entry_proc 
Execute       schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.36 seconds; current allocated memory: 400.074 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute       set_default_model entry_proc 
Execute       bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 400.160 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute 
Execute       schedule -model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_Compute'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'PE_Compute'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 403.141 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute.sched.adb -f 
INFO-FLOW: Finish scheduling rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute.
Execute       set_default_model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute 
Execute       bind -model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 403.141 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute.bind.adb -f 
INFO-FLOW: Finish binding rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1 
Execute       schedule -model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_Compute'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'PE_Compute'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.21 seconds; current allocated memory: 406.168 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1.sched.adb -f 
INFO-FLOW: Finish scheduling rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1.
Execute       set_default_model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1 
Execute       bind -model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 406.172 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1.bind.adb -f 
INFO-FLOW: Finish binding rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2 
Execute       schedule -model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_Compute'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'PE_Compute'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 409.227 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2.sched.adb -f 
INFO-FLOW: Finish scheduling rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2.
Execute       set_default_model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2 
Execute       bind -model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 409.234 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2.bind.adb -f 
INFO-FLOW: Finish binding rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3 
Execute       schedule -model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_Compute'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'PE_Compute'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 412.285 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3.sched.adb -f 
INFO-FLOW: Finish scheduling rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3.
Execute       set_default_model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3 
Execute       bind -model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 412.293 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3.bind.adb -f 
INFO-FLOW: Finish binding rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_compute_col_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rerArray_Loop_compute_col_proc2 
Execute       schedule -model rerArray_Loop_compute_col_proc2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.26 seconds; current allocated memory: 416.578 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_compute_col_proc2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_compute_col_proc2.sched.adb -f 
INFO-FLOW: Finish scheduling rerArray_Loop_compute_col_proc2.
Execute       set_default_model rerArray_Loop_compute_col_proc2 
Execute       bind -model rerArray_Loop_compute_col_proc2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 418.570 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_compute_col_proc2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_compute_col_proc2.bind.adb -f 
INFO-FLOW: Finish binding rerArray_Loop_compute_col_proc2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI 
Execute       schedule -model rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'input_turn_property_input_property_VITIS_LOOP_44_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'input_turn_property_input_property_VITIS_LOOP_44_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.33 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 430.348 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI.sched.adb -f 
INFO-FLOW: Finish scheduling rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI.
Execute       set_default_model rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI 
Execute       bind -model rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 430.348 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI.bind.adb -f 
INFO-FLOW: Finish binding rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO 
Execute       schedule -model rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'input_turn_weight_input_weight_VITIS_LOOP_58_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'input_turn_weight_input_weight_VITIS_LOOP_58_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.31 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 437.312 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO.sched.adb -f 
INFO-FLOW: Finish scheduling rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO.
Execute       set_default_model rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO 
Execute       bind -model rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 437.312 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO.bind.adb -f 
INFO-FLOW: Finish binding rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 
Execute       schedule -model rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_3_VITIS_LOOP_66_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_64_3_VITIS_LOOP_66_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.63 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.78 seconds; current allocated memory: 456.992 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4.sched.adb -f 
INFO-FLOW: Finish scheduling rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4.
Execute       set_default_model rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 
Execute       bind -model rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 456.992 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4.bind.adb -f 
INFO-FLOW: Finish binding rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_input_batch_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rerArray_Loop_input_batch_proc3 
Execute       schedule -model rerArray_Loop_input_batch_proc3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 456.992 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_input_batch_proc3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_input_batch_proc3.sched.adb -f 
INFO-FLOW: Finish scheduling rerArray_Loop_input_batch_proc3.
Execute       set_default_model rerArray_Loop_input_batch_proc3 
Execute       bind -model rerArray_Loop_input_batch_proc3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 456.992 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_input_batch_proc3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       db_write -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_input_batch_proc3.bind.adb -f 
INFO-FLOW: Finish binding rerArray_Loop_input_batch_proc3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rerArray 
Execute       schedule -model rerArray 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.31 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 456.992 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray.sched.adb -f 
INFO-FLOW: Finish scheduling rerArray.
Execute       set_default_model rerArray 
Execute       bind -model rerArray 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 456.992 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.23 sec.
Execute       db_write -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray.bind.adb -f 
INFO-FLOW: Finish binding rerArray.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model vector_add 
Execute       schedule -model vector_add 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 456.992 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/vector_add.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/vector_add.sched.adb -f 
INFO-FLOW: Finish scheduling vector_add.
Execute       set_default_model vector_add 
Execute       bind -model vector_add 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 456.992 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/vector_add.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.21 sec.
Execute       db_write -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/vector_add.bind.adb -f 
INFO-FLOW: Finish binding vector_add.
Execute       get_model_list vector_add -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess entry_proc 
Execute       rtl_gen_preprocess rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute 
Execute       rtl_gen_preprocess rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1 
Execute       rtl_gen_preprocess rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2 
Execute       rtl_gen_preprocess rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3 
Execute       rtl_gen_preprocess rerArray_Loop_compute_col_proc2 
Execute       rtl_gen_preprocess rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI 
Execute       rtl_gen_preprocess rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO 
Execute       rtl_gen_preprocess rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 
Execute       rtl_gen_preprocess rerArray_Loop_input_batch_proc3 
Execute       rtl_gen_preprocess rerArray 
Execute       rtl_gen_preprocess vector_add 
INFO-FLOW: Model list for RTL generation: entry_proc rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1 rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2 rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3 rerArray_Loop_compute_col_proc2 rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 rerArray_Loop_input_batch_proc3 rerArray vector_add
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model entry_proc -top_prefix vector_add_ -sub_prefix vector_add_ -mg_file /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 456.992 MB.
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/vector_add.rtl_wrap.cfg.tcl 
Execute       gen_rtl entry_proc -style xilinx -f -lang vhdl -o /home/ubuntu/VitisCodes/test2/solution2/syn/vhdl/vector_add_entry_proc 
Execute       gen_rtl entry_proc -style xilinx -f -lang vlog -o /home/ubuntu/VitisCodes/test2/solution2/syn/verilog/vector_add_entry_proc 
Execute       syn_report -csynth -model entry_proc -o /home/ubuntu/VitisCodes/test2/solution2/syn/report/entry_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model entry_proc -o /home/ubuntu/VitisCodes/test2/solution2/syn/report/entry_proc_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model entry_proc -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/entry_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model entry_proc -f -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/entry_proc.adb 
Execute       db_write -model entry_proc -bindview -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info entry_proc -p /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute -top_prefix vector_add_ -sub_prefix vector_add_ -mg_file /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute' pipeline 'PE_Compute' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 458.887 MB.
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/vector_add.rtl_wrap.cfg.tcl 
Execute       gen_rtl rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute -style xilinx -f -lang vhdl -o /home/ubuntu/VitisCodes/test2/solution2/syn/vhdl/vector_add_rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute 
Execute       gen_rtl rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute -style xilinx -f -lang vlog -o /home/ubuntu/VitisCodes/test2/solution2/syn/verilog/vector_add_rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute 
Execute       syn_report -csynth -model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute -o /home/ubuntu/VitisCodes/test2/solution2/syn/report/rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute -o /home/ubuntu/VitisCodes/test2/solution2/syn/report/rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute -f -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute.adb 
Execute       db_write -model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute -bindview -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute -p /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1 -top_prefix vector_add_ -sub_prefix vector_add_ -mg_file /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1' pipeline 'PE_Compute' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.42 seconds; current allocated memory: 464.047 MB.
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/vector_add.rtl_wrap.cfg.tcl 
Execute       gen_rtl rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1 -style xilinx -f -lang vhdl -o /home/ubuntu/VitisCodes/test2/solution2/syn/vhdl/vector_add_rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1 
Execute       gen_rtl rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1 -style xilinx -f -lang vlog -o /home/ubuntu/VitisCodes/test2/solution2/syn/verilog/vector_add_rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1 
Execute       syn_report -csynth -model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1 -o /home/ubuntu/VitisCodes/test2/solution2/syn/report/rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1 -o /home/ubuntu/VitisCodes/test2/solution2/syn/report/rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1 -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1 -f -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1.adb 
Execute       db_write -model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1 -bindview -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1 -p /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2 -top_prefix vector_add_ -sub_prefix vector_add_ -mg_file /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2' pipeline 'PE_Compute' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 469.238 MB.
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/vector_add.rtl_wrap.cfg.tcl 
Execute       gen_rtl rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2 -style xilinx -f -lang vhdl -o /home/ubuntu/VitisCodes/test2/solution2/syn/vhdl/vector_add_rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2 
Execute       gen_rtl rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2 -style xilinx -f -lang vlog -o /home/ubuntu/VitisCodes/test2/solution2/syn/verilog/vector_add_rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2 
Execute       syn_report -csynth -model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2 -o /home/ubuntu/VitisCodes/test2/solution2/syn/report/rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2 -o /home/ubuntu/VitisCodes/test2/solution2/syn/report/rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2 -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2 -f -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2.adb 
Execute       db_write -model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2 -bindview -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2 -p /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3 -top_prefix vector_add_ -sub_prefix vector_add_ -mg_file /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3' pipeline 'PE_Compute' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 474.434 MB.
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/vector_add.rtl_wrap.cfg.tcl 
Execute       gen_rtl rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3 -style xilinx -f -lang vhdl -o /home/ubuntu/VitisCodes/test2/solution2/syn/vhdl/vector_add_rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3 
Execute       gen_rtl rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3 -style xilinx -f -lang vlog -o /home/ubuntu/VitisCodes/test2/solution2/syn/verilog/vector_add_rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3 
Execute       syn_report -csynth -model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3 -o /home/ubuntu/VitisCodes/test2/solution2/syn/report/rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3 -o /home/ubuntu/VitisCodes/test2/solution2/syn/report/rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3 -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3 -f -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3.adb 
Execute       db_write -model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3 -bindview -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3 -p /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray_Loop_compute_col_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model rerArray_Loop_compute_col_proc2 -top_prefix vector_add_ -sub_prefix vector_add_ -mg_file /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_compute_col_proc2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray_Loop_compute_col_proc2'.
Command       create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.61 seconds; current allocated memory: 488.508 MB.
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/vector_add.rtl_wrap.cfg.tcl 
Execute       gen_rtl rerArray_Loop_compute_col_proc2 -style xilinx -f -lang vhdl -o /home/ubuntu/VitisCodes/test2/solution2/syn/vhdl/vector_add_rerArray_Loop_compute_col_proc2 
Execute       gen_rtl rerArray_Loop_compute_col_proc2 -style xilinx -f -lang vlog -o /home/ubuntu/VitisCodes/test2/solution2/syn/verilog/vector_add_rerArray_Loop_compute_col_proc2 
Execute       syn_report -csynth -model rerArray_Loop_compute_col_proc2 -o /home/ubuntu/VitisCodes/test2/solution2/syn/report/rerArray_Loop_compute_col_proc2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model rerArray_Loop_compute_col_proc2 -o /home/ubuntu/VitisCodes/test2/solution2/syn/report/rerArray_Loop_compute_col_proc2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model rerArray_Loop_compute_col_proc2 -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_compute_col_proc2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.14 sec.
Execute       db_write -model rerArray_Loop_compute_col_proc2 -f -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_compute_col_proc2.adb 
Execute       db_write -model rerArray_Loop_compute_col_proc2 -bindview -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rerArray_Loop_compute_col_proc2 -p /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_compute_col_proc2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI -top_prefix vector_add_ -sub_prefix vector_add_ -mg_file /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI' pipeline 'input_turn_property_input_property_VITIS_LOOP_44_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.68 seconds; current allocated memory: 502.246 MB.
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/vector_add.rtl_wrap.cfg.tcl 
Execute       gen_rtl rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI -style xilinx -f -lang vhdl -o /home/ubuntu/VitisCodes/test2/solution2/syn/vhdl/vector_add_rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI 
Execute       gen_rtl rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI -style xilinx -f -lang vlog -o /home/ubuntu/VitisCodes/test2/solution2/syn/verilog/vector_add_rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI 
Execute       syn_report -csynth -model rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI -o /home/ubuntu/VitisCodes/test2/solution2/syn/report/rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.26 sec.
Execute       syn_report -rtlxml -model rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI -o /home/ubuntu/VitisCodes/test2/solution2/syn/report/rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       syn_report -verbosereport -model rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.19 sec.
Execute       db_write -model rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI -f -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI.adb 
Command       db_write done; 0.16 sec.
Execute       db_write -model rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI -bindview -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI -p /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO -top_prefix vector_add_ -sub_prefix vector_add_ -mg_file /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO' pipeline 'input_turn_weight_input_weight_VITIS_LOOP_58_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.02 seconds; current allocated memory: 513.207 MB.
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/vector_add.rtl_wrap.cfg.tcl 
Execute       gen_rtl rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO -style xilinx -f -lang vhdl -o /home/ubuntu/VitisCodes/test2/solution2/syn/vhdl/vector_add_rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO 
Execute       gen_rtl rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO -style xilinx -f -lang vlog -o /home/ubuntu/VitisCodes/test2/solution2/syn/verilog/vector_add_rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO 
Execute       syn_report -csynth -model rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO -o /home/ubuntu/VitisCodes/test2/solution2/syn/report/rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.28 sec.
Execute       syn_report -rtlxml -model rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO -o /home/ubuntu/VitisCodes/test2/solution2/syn/report/rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       syn_report -verbosereport -model rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.2 sec.
Execute       db_write -model rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO -f -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO.adb 
Command       db_write done; 0.15 sec.
Execute       db_write -model rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO -bindview -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO -p /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 -top_prefix vector_add_ -sub_prefix vector_add_ -mg_file /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4' pipeline 'VITIS_LOOP_64_3_VITIS_LOOP_66_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.1 seconds; current allocated memory: 525.410 MB.
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/vector_add.rtl_wrap.cfg.tcl 
Execute       gen_rtl rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 -style xilinx -f -lang vhdl -o /home/ubuntu/VitisCodes/test2/solution2/syn/vhdl/vector_add_rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 
Execute       gen_rtl rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 -style xilinx -f -lang vlog -o /home/ubuntu/VitisCodes/test2/solution2/syn/verilog/vector_add_rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 
Execute       syn_report -csynth -model rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 -o /home/ubuntu/VitisCodes/test2/solution2/syn/report/rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.25 sec.
Execute       syn_report -rtlxml -model rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 -o /home/ubuntu/VitisCodes/test2/solution2/syn/report/rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       syn_report -verbosereport -model rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.19 sec.
Execute       db_write -model rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 -f -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4.adb 
Command       db_write done; 0.16 sec.
Execute       db_write -model rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 -bindview -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 -p /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray_Loop_input_batch_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model rerArray_Loop_input_batch_proc3 -top_prefix vector_add_ -sub_prefix vector_add_ -mg_file /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_input_batch_proc3.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_34ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3262_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray_Loop_input_batch_proc3'.
Command       create_rtl_model done; 0.34 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.15 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.28 seconds; current allocated memory: 547.176 MB.
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/vector_add.rtl_wrap.cfg.tcl 
Execute       gen_rtl rerArray_Loop_input_batch_proc3 -style xilinx -f -lang vhdl -o /home/ubuntu/VitisCodes/test2/solution2/syn/vhdl/vector_add_rerArray_Loop_input_batch_proc3 
Execute       gen_rtl rerArray_Loop_input_batch_proc3 -style xilinx -f -lang vlog -o /home/ubuntu/VitisCodes/test2/solution2/syn/verilog/vector_add_rerArray_Loop_input_batch_proc3 
Execute       syn_report -csynth -model rerArray_Loop_input_batch_proc3 -o /home/ubuntu/VitisCodes/test2/solution2/syn/report/rerArray_Loop_input_batch_proc3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model rerArray_Loop_input_batch_proc3 -o /home/ubuntu/VitisCodes/test2/solution2/syn/report/rerArray_Loop_input_batch_proc3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model rerArray_Loop_input_batch_proc3 -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_input_batch_proc3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.21 sec.
Execute       db_write -model rerArray_Loop_input_batch_proc3 -f -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_input_batch_proc3.adb 
Execute       db_write -model rerArray_Loop_input_batch_proc3 -bindview -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rerArray_Loop_input_batch_proc3 -p /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_input_batch_proc3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model rerArray -top_prefix vector_add_ -sub_prefix vector_add_ -mg_file /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray'.
Command       create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.85 seconds; current allocated memory: 576.516 MB.
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/vector_add.rtl_wrap.cfg.tcl 
Execute       gen_rtl rerArray -style xilinx -f -lang vhdl -o /home/ubuntu/VitisCodes/test2/solution2/syn/vhdl/vector_add_rerArray 
Execute       gen_rtl rerArray -style xilinx -f -lang vlog -o /home/ubuntu/VitisCodes/test2/solution2/syn/verilog/vector_add_rerArray 
Execute       syn_report -csynth -model rerArray -o /home/ubuntu/VitisCodes/test2/solution2/syn/report/rerArray_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.11 sec.
Execute       syn_report -rtlxml -model rerArray -o /home/ubuntu/VitisCodes/test2/solution2/syn/report/rerArray_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model rerArray -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.28 sec.
Execute       db_write -model rerArray -f -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray.adb 
Command       db_write done; 0.11 sec.
Execute       db_write -model rerArray -bindview -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rerArray -p /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model vector_add -top_prefix  -sub_prefix vector_add_ -mg_file /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/vector_add.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/featrue_data' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/featrue_length' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/weight_array' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/output_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/node_cnt' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/output_data' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'vector_add' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.82 seconds; current allocated memory: 587.156 MB.
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/vector_add.rtl_wrap.cfg.tcl 
Execute       gen_rtl vector_add -istop -style xilinx -f -lang vhdl -o /home/ubuntu/VitisCodes/test2/solution2/syn/vhdl/vector_add 
Execute       gen_rtl vector_add -istop -style xilinx -f -lang vlog -o /home/ubuntu/VitisCodes/test2/solution2/syn/verilog/vector_add 
Execute       syn_report -csynth -model vector_add -o /home/ubuntu/VitisCodes/test2/solution2/syn/report/vector_add_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model vector_add -o /home/ubuntu/VitisCodes/test2/solution2/syn/report/vector_add_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model vector_add -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/vector_add.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.19 sec.
Execute       db_write -model vector_add -f -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/vector_add.adb 
Execute       db_write -model vector_add -bindview -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info vector_add -p /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/vector_add 
Execute       export_constraint_db -f -tool general -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/vector_add.constraint.tcl 
Execute       syn_report -designview -model vector_add -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/vector_add.design.xml 
Command       syn_report done; 1.34 sec.
Execute       syn_report -csynthDesign -model vector_add -o /home/ubuntu/VitisCodes/test2/solution2/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model vector_add -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/vector_add_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model vector_add -o /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/vector_add.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks vector_add 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain vector_add 
INFO-FLOW: Model list for RTL component generation: entry_proc rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1 rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2 rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3 rerArray_Loop_compute_col_proc2 rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 rerArray_Loop_input_batch_proc3 rerArray vector_add
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute] ... 
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute.compgen.tcl 
INFO-FLOW: Found component vector_add_mul_32s_32s_32_1_1.
INFO-FLOW: Append model vector_add_mul_32s_32s_32_1_1
INFO-FLOW: Found component vector_add_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model vector_add_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1] ... 
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1.compgen.tcl 
INFO-FLOW: Found component vector_add_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model vector_add_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2] ... 
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2.compgen.tcl 
INFO-FLOW: Found component vector_add_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model vector_add_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3] ... 
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3.compgen.tcl 
INFO-FLOW: Found component vector_add_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model vector_add_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rerArray_Loop_compute_col_proc2] ... 
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_compute_col_proc2.compgen.tcl 
INFO-FLOW: Handling components in module [rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI] ... 
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI.compgen.tcl 
INFO-FLOW: Found component vector_add_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model vector_add_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO] ... 
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO.compgen.tcl 
INFO-FLOW: Found component vector_add_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model vector_add_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4] ... 
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4.compgen.tcl 
INFO-FLOW: Found component vector_add_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model vector_add_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rerArray_Loop_input_batch_proc3] ... 
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_input_batch_proc3.compgen.tcl 
INFO-FLOW: Found component vector_add_mul_32ns_34ns_65_1_1.
INFO-FLOW: Append model vector_add_mul_32ns_34ns_65_1_1
INFO-FLOW: Found component vector_add_mux_3262_32_1_1.
INFO-FLOW: Append model vector_add_mux_3262_32_1_1
INFO-FLOW: Found component vector_add_rerArray_Loop_input_batch_proc3_buff_RAM_AUTO_1R1W.
INFO-FLOW: Append model vector_add_rerArray_Loop_input_batch_proc3_buff_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [rerArray] ... 
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray.compgen.tcl 
INFO-FLOW: Found component vector_add_fifo_w32_d3_S.
INFO-FLOW: Append model vector_add_fifo_w32_d3_S
INFO-FLOW: Found component vector_add_fifo_w32_d3_S.
INFO-FLOW: Append model vector_add_fifo_w32_d3_S
INFO-FLOW: Found component vector_add_fifo_w32_d3_S.
INFO-FLOW: Append model vector_add_fifo_w32_d3_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_fifo_w32_d2_S.
INFO-FLOW: Append model vector_add_fifo_w32_d2_S
INFO-FLOW: Found component vector_add_start_for_rerArray_Loop_input_batch_proc3_U0.
INFO-FLOW: Append model vector_add_start_for_rerArray_Loop_input_batch_proc3_U0
Command       ap_source done; 0.21 sec.
INFO-FLOW: Handling components in module [vector_add] ... 
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/vector_add.compgen.tcl 
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute
INFO-FLOW: Append model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1
INFO-FLOW: Append model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2
INFO-FLOW: Append model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3
INFO-FLOW: Append model rerArray_Loop_compute_col_proc2
INFO-FLOW: Append model rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI
INFO-FLOW: Append model rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO
INFO-FLOW: Append model rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4
INFO-FLOW: Append model rerArray_Loop_input_batch_proc3
INFO-FLOW: Append model rerArray
INFO-FLOW: Append model vector_add
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: vector_add_mul_32s_32s_32_1_1 vector_add_flow_control_loop_pipe_sequential_init vector_add_flow_control_loop_pipe_sequential_init vector_add_flow_control_loop_pipe_sequential_init vector_add_flow_control_loop_pipe_sequential_init vector_add_flow_control_loop_pipe_sequential_init vector_add_flow_control_loop_pipe_sequential_init vector_add_flow_control_loop_pipe_sequential_init vector_add_mul_32ns_34ns_65_1_1 vector_add_mux_3262_32_1_1 vector_add_rerArray_Loop_input_batch_proc3_buff_RAM_AUTO_1R1W vector_add_fifo_w32_d3_S vector_add_fifo_w32_d3_S vector_add_fifo_w32_d3_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_fifo_w32_d2_S vector_add_start_for_rerArray_Loop_input_batch_proc3_U0 entry_proc rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1 rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2 rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3 rerArray_Loop_compute_col_proc2 rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 rerArray_Loop_input_batch_proc3 rerArray vector_add
INFO-FLOW: Generating /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model vector_add_mul_32s_32s_32_1_1
INFO-FLOW: To file: write model vector_add_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model vector_add_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model vector_add_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model vector_add_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model vector_add_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model vector_add_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model vector_add_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model vector_add_mul_32ns_34ns_65_1_1
INFO-FLOW: To file: write model vector_add_mux_3262_32_1_1
INFO-FLOW: To file: write model vector_add_rerArray_Loop_input_batch_proc3_buff_RAM_AUTO_1R1W
INFO-FLOW: To file: write model vector_add_fifo_w32_d3_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d3_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d3_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_fifo_w32_d2_S
INFO-FLOW: To file: write model vector_add_start_for_rerArray_Loop_input_batch_proc3_U0
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute
INFO-FLOW: To file: write model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1
INFO-FLOW: To file: write model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2
INFO-FLOW: To file: write model rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3
INFO-FLOW: To file: write model rerArray_Loop_compute_col_proc2
INFO-FLOW: To file: write model rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI
INFO-FLOW: To file: write model rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO
INFO-FLOW: To file: write model rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4
INFO-FLOW: To file: write model rerArray_Loop_input_batch_proc3
INFO-FLOW: To file: write model rerArray
INFO-FLOW: To file: write model vector_add
INFO-FLOW: Generating /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/vhdl' dstVlogDir='/home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/vlog' tclDir='/home/ubuntu/VitisCodes/test2/solution2/.autopilot/db' modelList='vector_add_mul_32s_32s_32_1_1
vector_add_flow_control_loop_pipe_sequential_init
vector_add_flow_control_loop_pipe_sequential_init
vector_add_flow_control_loop_pipe_sequential_init
vector_add_flow_control_loop_pipe_sequential_init
vector_add_flow_control_loop_pipe_sequential_init
vector_add_flow_control_loop_pipe_sequential_init
vector_add_flow_control_loop_pipe_sequential_init
vector_add_mul_32ns_34ns_65_1_1
vector_add_mux_3262_32_1_1
vector_add_rerArray_Loop_input_batch_proc3_buff_RAM_AUTO_1R1W
vector_add_fifo_w32_d3_S
vector_add_fifo_w32_d3_S
vector_add_fifo_w32_d3_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_start_for_rerArray_Loop_input_batch_proc3_U0
entry_proc
rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute
rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1
rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2
rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3
rerArray_Loop_compute_col_proc2
rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI
rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO
rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4
rerArray_Loop_input_batch_proc3
rerArray
vector_add
' expOnly='0'
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute       ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/entry_proc.compgen.tcl 
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute.compgen.tcl 
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1.compgen.tcl 
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2.compgen.tcl 
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3.compgen.tcl 
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_compute_col_proc2.compgen.tcl 
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI.compgen.tcl 
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO.compgen.tcl 
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4.compgen.tcl 
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_input_batch_proc3.compgen.tcl 
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'vector_add_rerArray_Loop_input_batch_proc3_buff_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray.compgen.tcl 
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_read_c_U(vector_add_fifo_w32_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_read1_c_U(vector_add_fifo_w32_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'node_cnt_c_U(vector_add_fifo_w32_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_3_0_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_2_0_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_1_0_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_0_0_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_0_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_0_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_1_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_1_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_2_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_2_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_3_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_3_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_4_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_4_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_5_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_5_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_6_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_6_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_7_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_7_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_8_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_8_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_9_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_9_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_10_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_10_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_11_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_11_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_12_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_12_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_13_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_13_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_14_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_14_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_15_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_15_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_16_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_16_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_17_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_17_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_18_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_18_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_19_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_19_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_20_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_20_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_21_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_21_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_22_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_22_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_23_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_23_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_24_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_24_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_25_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_25_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_26_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_26_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_27_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_27_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_28_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_28_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_29_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_29_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_30_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_30_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_31_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_31_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_0_1_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_0_2_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_0_3_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_0_4_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_0_5_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_0_6_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_0_7_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_0_8_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_0_9_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_0_10_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_0_11_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_0_12_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_0_13_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_0_14_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_0_15_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_0_16_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_0_17_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_0_18_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_0_19_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_0_20_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_0_21_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_0_22_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_0_23_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_0_24_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_0_25_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_0_26_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_0_27_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_0_28_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_0_29_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_0_30_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_0_31_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_0_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_0_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_1_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_1_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_2_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_2_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_3_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_3_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_4_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_4_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_5_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_5_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_6_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_6_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_7_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_7_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_8_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_8_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_9_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_9_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_10_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_10_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_11_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_11_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_12_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_12_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_13_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_13_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_14_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_14_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_15_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_15_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_16_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_16_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_17_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_17_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_18_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_18_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_19_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_19_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_20_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_20_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_21_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_21_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_22_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_22_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_23_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_23_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_24_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_24_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_25_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_25_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_26_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_26_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_27_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_27_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_28_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_28_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_29_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_29_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_30_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_30_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_31_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_31_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_1_1_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_1_2_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_1_3_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_1_4_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_1_5_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_1_6_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_1_7_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_1_8_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_1_9_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_1_10_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_1_11_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_1_12_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_1_13_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_1_14_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_1_15_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_1_16_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_1_17_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_1_18_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_1_19_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_1_20_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_1_21_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_1_22_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_1_23_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_1_24_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_1_25_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_1_26_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_1_27_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_1_28_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_1_29_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_1_30_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_1_31_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_0_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_0_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_1_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_1_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_2_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_2_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_3_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_3_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_4_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_4_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_5_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_5_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_6_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_6_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_7_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_7_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_8_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_8_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_9_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_9_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_10_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_10_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_11_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_11_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_12_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_12_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_13_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_13_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_14_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_14_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_15_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_15_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_16_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_16_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_17_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_17_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_18_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_18_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_19_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_19_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_20_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_20_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_21_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_21_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_22_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_22_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_23_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_23_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_24_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_24_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_25_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_25_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_26_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_26_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_27_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_27_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_28_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_28_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_29_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_29_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_30_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_30_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_31_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_31_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_2_1_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_2_2_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_2_3_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_2_4_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_2_5_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_2_6_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_2_7_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_2_8_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_2_9_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_2_10_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_2_11_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_2_12_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_2_13_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_2_14_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_2_15_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_2_16_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_2_17_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_2_18_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_2_19_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_2_20_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_2_21_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_2_22_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_2_23_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_2_24_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_2_25_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_2_26_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_2_27_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_2_28_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_2_29_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_2_30_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_2_31_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_0_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_0_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_1_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_1_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_2_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_2_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_3_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_3_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_4_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_4_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_5_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_5_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_6_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_6_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_7_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_7_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_8_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_8_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_9_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_9_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_10_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_10_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_11_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_11_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_12_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_12_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_13_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_13_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_14_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_14_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_15_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_15_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_16_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_16_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_17_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_17_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_18_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_18_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_19_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_19_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_20_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_20_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_21_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_21_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_22_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_22_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_23_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_23_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_24_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_24_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_25_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_25_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_26_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_26_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_27_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_27_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_28_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_28_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_29_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_29_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_30_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_30_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_31_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_31_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_3_1_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_3_2_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_3_3_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_3_4_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_3_5_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_3_6_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_3_7_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_3_8_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_3_9_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_3_10_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_3_11_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_3_12_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_3_13_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_3_14_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_3_15_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_3_16_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_3_17_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_3_18_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_3_19_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_3_20_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_3_21_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_3_22_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_3_23_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_3_24_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_3_25_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_3_26_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_3_27_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_3_28_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_3_29_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_3_30_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_3_31_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'featrue_length_c_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_size_c_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_rerArray_Loop_input_batch_proc3_U0_U(vector_add_start_for_rerArray_Loop_input_batch_proc3_U0)' using Shift Registers.
Command       ap_source done; 11.04 sec.
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/vector_add.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 12.58 seconds. CPU system time: 1.13 seconds. Elapsed time: 13.88 seconds; current allocated memory: 597.480 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='vector_add_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: No bind nodes found for module_name vector_add
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/ubuntu/VitisCodes/test2/solution2/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='vector_add_mul_32s_32s_32_1_1
vector_add_flow_control_loop_pipe_sequential_init
vector_add_flow_control_loop_pipe_sequential_init
vector_add_flow_control_loop_pipe_sequential_init
vector_add_flow_control_loop_pipe_sequential_init
vector_add_flow_control_loop_pipe_sequential_init
vector_add_flow_control_loop_pipe_sequential_init
vector_add_flow_control_loop_pipe_sequential_init
vector_add_mul_32ns_34ns_65_1_1
vector_add_mux_3262_32_1_1
vector_add_rerArray_Loop_input_batch_proc3_buff_RAM_AUTO_1R1W
vector_add_fifo_w32_d3_S
vector_add_fifo_w32_d3_S
vector_add_fifo_w32_d3_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_fifo_w32_d2_S
vector_add_start_for_rerArray_Loop_input_batch_proc3_U0
entry_proc
rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute
rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1
rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2
rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3
rerArray_Loop_compute_col_proc2
rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI
rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO
rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4
rerArray_Loop_input_batch_proc3
rerArray
vector_add
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/top-io-be.tcl 
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/vector_add.tbgen.tcl 
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/vector_add.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/vector_add.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute.tbgen.tcl 
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1.tbgen.tcl 
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2.tbgen.tcl 
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3.tbgen.tcl 
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_compute_col_proc2.tbgen.tcl 
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI.tbgen.tcl 
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO.tbgen.tcl 
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4.tbgen.tcl 
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray_Loop_input_batch_proc3.tbgen.tcl 
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/rerArray.tbgen.tcl 
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/vector_add.tbgen.tcl 
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute       ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/vector_add.constraint.tcl 
Execute       sc_get_clocks vector_add 
Execute       source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST vector_add MODULE2INSTS {vector_add vector_add rerArray grp_rerArray_fu_64 rerArray_Loop_compute_col_proc2 rerArray_Loop_compute_col_proc2_U0 rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute grp_rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute_fu_1838 rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1 grp_rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1_fu_1973 rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2 grp_rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2_fu_2108 rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3 grp_rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3_fu_2243 entry_proc entry_proc_U0 rerArray_Loop_input_batch_proc3 rerArray_Loop_input_batch_proc3_U0 rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI grp_rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI_fu_1418 rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO grp_rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO_fu_1683 rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 grp_rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4_fu_1946} INST2MODULE {vector_add vector_add grp_rerArray_fu_64 rerArray rerArray_Loop_compute_col_proc2_U0 rerArray_Loop_compute_col_proc2 grp_rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute_fu_1838 rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute grp_rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1_fu_1973 rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1 grp_rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2_fu_2108 rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2 grp_rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3_fu_2243 rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3 entry_proc_U0 entry_proc rerArray_Loop_input_batch_proc3_U0 rerArray_Loop_input_batch_proc3 grp_rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI_fu_1418 rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI grp_rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO_fu_1683 rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO grp_rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4_fu_1946 rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4} INSTDATA {vector_add {DEPTH 1 CHILDREN grp_rerArray_fu_64} grp_rerArray_fu_64 {DEPTH 2 CHILDREN {rerArray_Loop_compute_col_proc2_U0 entry_proc_U0 rerArray_Loop_input_batch_proc3_U0}} rerArray_Loop_compute_col_proc2_U0 {DEPTH 3 CHILDREN {grp_rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute_fu_1838 grp_rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1_fu_1973 grp_rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2_fu_2108 grp_rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3_fu_2243}} grp_rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute_fu_1838 {DEPTH 4 CHILDREN {}} grp_rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1_fu_1973 {DEPTH 4 CHILDREN {}} grp_rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2_fu_2108 {DEPTH 4 CHILDREN {}} grp_rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3_fu_2243 {DEPTH 4 CHILDREN {}} entry_proc_U0 {DEPTH 3 CHILDREN {}} rerArray_Loop_input_batch_proc3_U0 {DEPTH 3 CHILDREN {grp_rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI_fu_1418 grp_rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO_fu_1683 grp_rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4_fu_1946}} grp_rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI_fu_1418 {DEPTH 4 CHILDREN {}} grp_rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO_fu_1683 {DEPTH 4 CHILDREN {}} grp_rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4_fu_1946 {DEPTH 4 CHILDREN {}}} MODULEDATA {rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_1_fu_808_p2 SOURCE {} VARIABLE i_1 LOOP PE_Compute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U7 SOURCE test2/systolic.cpp:13 VARIABLE mul_ln13 LOOP PE_Compute BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_3_fu_828_p2 SOURCE test2/systolic.cpp:13 VARIABLE sum_3 LOOP PE_Compute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_3_fu_808_p2 SOURCE {} VARIABLE i_3 LOOP PE_Compute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U76 SOURCE test2/systolic.cpp:13 VARIABLE mul_ln13 LOOP PE_Compute BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_fu_828_p2 SOURCE test2/systolic.cpp:13 VARIABLE sum LOOP PE_Compute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_5_fu_808_p2 SOURCE {} VARIABLE i_5 LOOP PE_Compute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U144 SOURCE test2/systolic.cpp:13 VARIABLE mul_ln13 LOOP PE_Compute BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_2_fu_828_p2 SOURCE test2/systolic.cpp:13 VARIABLE sum_2 LOOP PE_Compute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_7_fu_808_p2 SOURCE {} VARIABLE i_7 LOOP PE_Compute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U212 SOURCE test2/systolic.cpp:13 VARIABLE mul_ln13 LOOP PE_Compute BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_1_fu_828_p2 SOURCE test2/systolic.cpp:13 VARIABLE sum_1 LOOP PE_Compute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} rerArray_Loop_compute_col_proc2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_2395_p2 SOURCE test2/systolic.cpp:26 VARIABLE add_ln26 LOOP compute_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 12 BRAM 0 URAM 0}} rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_fu_1354_p2 SOURCE test2/systolic.cpp:38 VARIABLE add_ln38 LOOP input_turn_property_input_property_VITIS_LOOP_44_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_1406_p2 SOURCE test2/systolic.cpp:41 VARIABLE add_ln41 LOOP input_turn_property_input_property_VITIS_LOOP_44_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_1453_p2 SOURCE test2/systolic.cpp:44 VARIABLE add_ln44 LOOP input_turn_property_input_property_VITIS_LOOP_44_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_1_fu_1459_p2 SOURCE test2/systolic.cpp:41 VARIABLE add_ln41_1 LOOP input_turn_property_input_property_VITIS_LOOP_44_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_1340_p2 SOURCE test2/systolic.cpp:52 VARIABLE add_ln52 LOOP input_turn_weight_input_weight_VITIS_LOOP_58_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_1398_p2 SOURCE test2/systolic.cpp:55 VARIABLE add_ln55 LOOP input_turn_weight_input_weight_VITIS_LOOP_58_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_1445_p2 SOURCE test2/systolic.cpp:58 VARIABLE add_ln58 LOOP input_turn_weight_input_weight_VITIS_LOOP_58_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_1_fu_1451_p2 SOURCE test2/systolic.cpp:55 VARIABLE add_ln55_1 LOOP input_turn_weight_input_weight_VITIS_LOOP_58_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_1946_p2 SOURCE test2/systolic.cpp:64 VARIABLE add_ln64 LOOP VITIS_LOOP_64_3_VITIS_LOOP_66_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1_fu_1972_p2 SOURCE test2/systolic.cpp:64 VARIABLE add_ln64_1 LOOP VITIS_LOOP_64_3_VITIS_LOOP_66_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_fu_1994_p2 SOURCE test2/systolic.cpp:66 VARIABLE add_ln66 LOOP VITIS_LOOP_64_3_VITIS_LOOP_66_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rerArray_Loop_input_batch_proc3 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_U SOURCE test2/systolic.cpp:24 VARIABLE buff LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_1_U SOURCE test2/systolic.cpp:24 VARIABLE buff_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_2_U SOURCE test2/systolic.cpp:24 VARIABLE buff_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_3_U SOURCE test2/systolic.cpp:24 VARIABLE buff_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_4_U SOURCE test2/systolic.cpp:24 VARIABLE buff_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_5_U SOURCE test2/systolic.cpp:24 VARIABLE buff_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_6_U SOURCE test2/systolic.cpp:24 VARIABLE buff_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_7_U SOURCE test2/systolic.cpp:24 VARIABLE buff_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_8_U SOURCE test2/systolic.cpp:24 VARIABLE buff_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_9_U SOURCE test2/systolic.cpp:24 VARIABLE buff_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_10_U SOURCE test2/systolic.cpp:24 VARIABLE buff_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_11_U SOURCE test2/systolic.cpp:24 VARIABLE buff_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_12_U SOURCE test2/systolic.cpp:24 VARIABLE buff_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_13_U SOURCE test2/systolic.cpp:24 VARIABLE buff_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_14_U SOURCE test2/systolic.cpp:24 VARIABLE buff_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_15_U SOURCE test2/systolic.cpp:24 VARIABLE buff_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_16_U SOURCE test2/systolic.cpp:24 VARIABLE buff_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_17_U SOURCE test2/systolic.cpp:24 VARIABLE buff_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_18_U SOURCE test2/systolic.cpp:24 VARIABLE buff_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_19_U SOURCE test2/systolic.cpp:24 VARIABLE buff_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_20_U SOURCE test2/systolic.cpp:24 VARIABLE buff_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_21_U SOURCE test2/systolic.cpp:24 VARIABLE buff_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_22_U SOURCE test2/systolic.cpp:24 VARIABLE buff_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_23_U SOURCE test2/systolic.cpp:24 VARIABLE buff_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_24_U SOURCE test2/systolic.cpp:24 VARIABLE buff_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_25_U SOURCE test2/systolic.cpp:24 VARIABLE buff_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_26_U SOURCE test2/systolic.cpp:24 VARIABLE buff_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_27_U SOURCE test2/systolic.cpp:24 VARIABLE buff_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_28_U SOURCE test2/systolic.cpp:24 VARIABLE buff_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_29_U SOURCE test2/systolic.cpp:24 VARIABLE buff_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_30_U SOURCE test2/systolic.cpp:24 VARIABLE buff_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_31_U SOURCE test2/systolic.cpp:24 VARIABLE buff_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln23_fu_2247_p2 SOURCE test2/systolic.cpp:23 VARIABLE sub_ln23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln23_1_fu_2286_p2 SOURCE test2/systolic.cpp:23 VARIABLE sub_ln23_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_1_fu_2310_p2 SOURCE test2/systolic.cpp:35 VARIABLE add_ln35_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_34ns_65_1_1_U1093 SOURCE {} VARIABLE bound4 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_2352_p2 SOURCE test2/systolic.cpp:35 VARIABLE add_ln35 LOOP input_batch BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_fu_2400_p2 SOURCE test2/systolic.cpp:71 VARIABLE add_ln71 LOOP VITIS_LOOP_71_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} rerArray {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME node_cnt_c_U SOURCE /home/ubuntu/VitisCodes/test2/solution2/directives.tcl:12 VARIABLE node_cnt_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_size_c_U SOURCE /home/ubuntu/VitisCodes/test2/solution2/directives.tcl:12 VARIABLE output_size_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_read1_c_U SOURCE /home/ubuntu/VitisCodes/test2/solution2/directives.tcl:12 VARIABLE p_read1_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME featrue_length_c_U SOURCE /home/ubuntu/VitisCodes/test2/solution2/directives.tcl:12 VARIABLE featrue_length_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_read_c_U SOURCE /home/ubuntu/VitisCodes/test2/solution2/directives.tcl:12 VARIABLE p_read_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_0_0_U SOURCE {} VARIABLE property_input_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_0_1_U SOURCE {} VARIABLE property_input_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_0_2_U SOURCE {} VARIABLE property_input_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_0_3_U SOURCE {} VARIABLE property_input_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_0_4_U SOURCE {} VARIABLE property_input_0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_0_5_U SOURCE {} VARIABLE property_input_0_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_0_6_U SOURCE {} VARIABLE property_input_0_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_0_7_U SOURCE {} VARIABLE property_input_0_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_0_8_U SOURCE {} VARIABLE property_input_0_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_0_9_U SOURCE {} VARIABLE property_input_0_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_0_10_U SOURCE {} VARIABLE property_input_0_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_0_11_U SOURCE {} VARIABLE property_input_0_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_0_12_U SOURCE {} VARIABLE property_input_0_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_0_13_U SOURCE {} VARIABLE property_input_0_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_0_14_U SOURCE {} VARIABLE property_input_0_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_0_15_U SOURCE {} VARIABLE property_input_0_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_0_16_U SOURCE {} VARIABLE property_input_0_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_0_17_U SOURCE {} VARIABLE property_input_0_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_0_18_U SOURCE {} VARIABLE property_input_0_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_0_19_U SOURCE {} VARIABLE property_input_0_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_0_20_U SOURCE {} VARIABLE property_input_0_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_0_21_U SOURCE {} VARIABLE property_input_0_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_0_22_U SOURCE {} VARIABLE property_input_0_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_0_23_U SOURCE {} VARIABLE property_input_0_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_0_24_U SOURCE {} VARIABLE property_input_0_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_0_25_U SOURCE {} VARIABLE property_input_0_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_0_26_U SOURCE {} VARIABLE property_input_0_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_0_27_U SOURCE {} VARIABLE property_input_0_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_0_28_U SOURCE {} VARIABLE property_input_0_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_0_29_U SOURCE {} VARIABLE property_input_0_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_0_30_U SOURCE {} VARIABLE property_input_0_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_0_31_U SOURCE {} VARIABLE property_input_0_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_1_0_U SOURCE {} VARIABLE property_input_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_1_1_U SOURCE {} VARIABLE property_input_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_1_2_U SOURCE {} VARIABLE property_input_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_1_3_U SOURCE {} VARIABLE property_input_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_1_4_U SOURCE {} VARIABLE property_input_1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_1_5_U SOURCE {} VARIABLE property_input_1_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_1_6_U SOURCE {} VARIABLE property_input_1_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_1_7_U SOURCE {} VARIABLE property_input_1_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_1_8_U SOURCE {} VARIABLE property_input_1_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_1_9_U SOURCE {} VARIABLE property_input_1_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_1_10_U SOURCE {} VARIABLE property_input_1_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_1_11_U SOURCE {} VARIABLE property_input_1_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_1_12_U SOURCE {} VARIABLE property_input_1_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_1_13_U SOURCE {} VARIABLE property_input_1_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_1_14_U SOURCE {} VARIABLE property_input_1_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_1_15_U SOURCE {} VARIABLE property_input_1_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_1_16_U SOURCE {} VARIABLE property_input_1_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_1_17_U SOURCE {} VARIABLE property_input_1_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_1_18_U SOURCE {} VARIABLE property_input_1_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_1_19_U SOURCE {} VARIABLE property_input_1_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_1_20_U SOURCE {} VARIABLE property_input_1_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_1_21_U SOURCE {} VARIABLE property_input_1_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_1_22_U SOURCE {} VARIABLE property_input_1_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_1_23_U SOURCE {} VARIABLE property_input_1_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_1_24_U SOURCE {} VARIABLE property_input_1_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_1_25_U SOURCE {} VARIABLE property_input_1_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_1_26_U SOURCE {} VARIABLE property_input_1_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_1_27_U SOURCE {} VARIABLE property_input_1_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_1_28_U SOURCE {} VARIABLE property_input_1_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_1_29_U SOURCE {} VARIABLE property_input_1_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_1_30_U SOURCE {} VARIABLE property_input_1_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_1_31_U SOURCE {} VARIABLE property_input_1_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_2_0_U SOURCE {} VARIABLE property_input_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_2_1_U SOURCE {} VARIABLE property_input_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_2_2_U SOURCE {} VARIABLE property_input_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_2_3_U SOURCE {} VARIABLE property_input_2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_2_4_U SOURCE {} VARIABLE property_input_2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_2_5_U SOURCE {} VARIABLE property_input_2_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_2_6_U SOURCE {} VARIABLE property_input_2_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_2_7_U SOURCE {} VARIABLE property_input_2_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_2_8_U SOURCE {} VARIABLE property_input_2_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_2_9_U SOURCE {} VARIABLE property_input_2_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_2_10_U SOURCE {} VARIABLE property_input_2_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_2_11_U SOURCE {} VARIABLE property_input_2_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_2_12_U SOURCE {} VARIABLE property_input_2_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_2_13_U SOURCE {} VARIABLE property_input_2_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_2_14_U SOURCE {} VARIABLE property_input_2_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_2_15_U SOURCE {} VARIABLE property_input_2_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_2_16_U SOURCE {} VARIABLE property_input_2_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_2_17_U SOURCE {} VARIABLE property_input_2_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_2_18_U SOURCE {} VARIABLE property_input_2_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_2_19_U SOURCE {} VARIABLE property_input_2_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_2_20_U SOURCE {} VARIABLE property_input_2_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_2_21_U SOURCE {} VARIABLE property_input_2_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_2_22_U SOURCE {} VARIABLE property_input_2_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_2_23_U SOURCE {} VARIABLE property_input_2_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_2_24_U SOURCE {} VARIABLE property_input_2_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_2_25_U SOURCE {} VARIABLE property_input_2_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_2_26_U SOURCE {} VARIABLE property_input_2_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_2_27_U SOURCE {} VARIABLE property_input_2_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_2_28_U SOURCE {} VARIABLE property_input_2_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_2_29_U SOURCE {} VARIABLE property_input_2_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_2_30_U SOURCE {} VARIABLE property_input_2_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_2_31_U SOURCE {} VARIABLE property_input_2_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_3_0_U SOURCE {} VARIABLE property_input_3_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_3_1_U SOURCE {} VARIABLE property_input_3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_3_2_U SOURCE {} VARIABLE property_input_3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_3_3_U SOURCE {} VARIABLE property_input_3_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_3_4_U SOURCE {} VARIABLE property_input_3_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_3_5_U SOURCE {} VARIABLE property_input_3_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_3_6_U SOURCE {} VARIABLE property_input_3_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_3_7_U SOURCE {} VARIABLE property_input_3_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_3_8_U SOURCE {} VARIABLE property_input_3_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_3_9_U SOURCE {} VARIABLE property_input_3_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_3_10_U SOURCE {} VARIABLE property_input_3_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_3_11_U SOURCE {} VARIABLE property_input_3_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_3_12_U SOURCE {} VARIABLE property_input_3_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_3_13_U SOURCE {} VARIABLE property_input_3_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_3_14_U SOURCE {} VARIABLE property_input_3_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_3_15_U SOURCE {} VARIABLE property_input_3_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_3_16_U SOURCE {} VARIABLE property_input_3_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_3_17_U SOURCE {} VARIABLE property_input_3_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_3_18_U SOURCE {} VARIABLE property_input_3_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_3_19_U SOURCE {} VARIABLE property_input_3_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_3_20_U SOURCE {} VARIABLE property_input_3_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_3_21_U SOURCE {} VARIABLE property_input_3_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_3_22_U SOURCE {} VARIABLE property_input_3_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_3_23_U SOURCE {} VARIABLE property_input_3_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_3_24_U SOURCE {} VARIABLE property_input_3_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_3_25_U SOURCE {} VARIABLE property_input_3_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_3_26_U SOURCE {} VARIABLE property_input_3_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_3_27_U SOURCE {} VARIABLE property_input_3_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_3_28_U SOURCE {} VARIABLE property_input_3_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_3_29_U SOURCE {} VARIABLE property_input_3_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_3_30_U SOURCE {} VARIABLE property_input_3_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME property_input_3_31_U SOURCE {} VARIABLE property_input_3_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_0_0_U SOURCE {} VARIABLE weight_input_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_0_1_U SOURCE {} VARIABLE weight_input_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_0_2_U SOURCE {} VARIABLE weight_input_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_0_3_U SOURCE {} VARIABLE weight_input_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_0_4_U SOURCE {} VARIABLE weight_input_0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_0_5_U SOURCE {} VARIABLE weight_input_0_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_0_6_U SOURCE {} VARIABLE weight_input_0_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_0_7_U SOURCE {} VARIABLE weight_input_0_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_0_8_U SOURCE {} VARIABLE weight_input_0_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_0_9_U SOURCE {} VARIABLE weight_input_0_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_0_10_U SOURCE {} VARIABLE weight_input_0_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_0_11_U SOURCE {} VARIABLE weight_input_0_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_0_12_U SOURCE {} VARIABLE weight_input_0_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_0_13_U SOURCE {} VARIABLE weight_input_0_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_0_14_U SOURCE {} VARIABLE weight_input_0_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_0_15_U SOURCE {} VARIABLE weight_input_0_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_0_16_U SOURCE {} VARIABLE weight_input_0_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_0_17_U SOURCE {} VARIABLE weight_input_0_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_0_18_U SOURCE {} VARIABLE weight_input_0_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_0_19_U SOURCE {} VARIABLE weight_input_0_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_0_20_U SOURCE {} VARIABLE weight_input_0_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_0_21_U SOURCE {} VARIABLE weight_input_0_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_0_22_U SOURCE {} VARIABLE weight_input_0_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_0_23_U SOURCE {} VARIABLE weight_input_0_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_0_24_U SOURCE {} VARIABLE weight_input_0_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_0_25_U SOURCE {} VARIABLE weight_input_0_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_0_26_U SOURCE {} VARIABLE weight_input_0_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_0_27_U SOURCE {} VARIABLE weight_input_0_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_0_28_U SOURCE {} VARIABLE weight_input_0_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_0_29_U SOURCE {} VARIABLE weight_input_0_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_0_30_U SOURCE {} VARIABLE weight_input_0_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_0_31_U SOURCE {} VARIABLE weight_input_0_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_1_0_U SOURCE {} VARIABLE weight_input_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_1_1_U SOURCE {} VARIABLE weight_input_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_1_2_U SOURCE {} VARIABLE weight_input_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_1_3_U SOURCE {} VARIABLE weight_input_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_1_4_U SOURCE {} VARIABLE weight_input_1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_1_5_U SOURCE {} VARIABLE weight_input_1_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_1_6_U SOURCE {} VARIABLE weight_input_1_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_1_7_U SOURCE {} VARIABLE weight_input_1_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_1_8_U SOURCE {} VARIABLE weight_input_1_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_1_9_U SOURCE {} VARIABLE weight_input_1_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_1_10_U SOURCE {} VARIABLE weight_input_1_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_1_11_U SOURCE {} VARIABLE weight_input_1_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_1_12_U SOURCE {} VARIABLE weight_input_1_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_1_13_U SOURCE {} VARIABLE weight_input_1_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_1_14_U SOURCE {} VARIABLE weight_input_1_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_1_15_U SOURCE {} VARIABLE weight_input_1_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_1_16_U SOURCE {} VARIABLE weight_input_1_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_1_17_U SOURCE {} VARIABLE weight_input_1_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_1_18_U SOURCE {} VARIABLE weight_input_1_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_1_19_U SOURCE {} VARIABLE weight_input_1_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_1_20_U SOURCE {} VARIABLE weight_input_1_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_1_21_U SOURCE {} VARIABLE weight_input_1_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_1_22_U SOURCE {} VARIABLE weight_input_1_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_1_23_U SOURCE {} VARIABLE weight_input_1_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_1_24_U SOURCE {} VARIABLE weight_input_1_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_1_25_U SOURCE {} VARIABLE weight_input_1_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_1_26_U SOURCE {} VARIABLE weight_input_1_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_1_27_U SOURCE {} VARIABLE weight_input_1_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_1_28_U SOURCE {} VARIABLE weight_input_1_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_1_29_U SOURCE {} VARIABLE weight_input_1_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_1_30_U SOURCE {} VARIABLE weight_input_1_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_1_31_U SOURCE {} VARIABLE weight_input_1_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_2_0_U SOURCE {} VARIABLE weight_input_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_2_1_U SOURCE {} VARIABLE weight_input_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_2_2_U SOURCE {} VARIABLE weight_input_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_2_3_U SOURCE {} VARIABLE weight_input_2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_2_4_U SOURCE {} VARIABLE weight_input_2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_2_5_U SOURCE {} VARIABLE weight_input_2_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_2_6_U SOURCE {} VARIABLE weight_input_2_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_2_7_U SOURCE {} VARIABLE weight_input_2_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_2_8_U SOURCE {} VARIABLE weight_input_2_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_2_9_U SOURCE {} VARIABLE weight_input_2_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_2_10_U SOURCE {} VARIABLE weight_input_2_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_2_11_U SOURCE {} VARIABLE weight_input_2_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_2_12_U SOURCE {} VARIABLE weight_input_2_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_2_13_U SOURCE {} VARIABLE weight_input_2_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_2_14_U SOURCE {} VARIABLE weight_input_2_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_2_15_U SOURCE {} VARIABLE weight_input_2_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_2_16_U SOURCE {} VARIABLE weight_input_2_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_2_17_U SOURCE {} VARIABLE weight_input_2_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_2_18_U SOURCE {} VARIABLE weight_input_2_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_2_19_U SOURCE {} VARIABLE weight_input_2_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_2_20_U SOURCE {} VARIABLE weight_input_2_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_2_21_U SOURCE {} VARIABLE weight_input_2_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_2_22_U SOURCE {} VARIABLE weight_input_2_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_2_23_U SOURCE {} VARIABLE weight_input_2_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_2_24_U SOURCE {} VARIABLE weight_input_2_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_2_25_U SOURCE {} VARIABLE weight_input_2_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_2_26_U SOURCE {} VARIABLE weight_input_2_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_2_27_U SOURCE {} VARIABLE weight_input_2_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_2_28_U SOURCE {} VARIABLE weight_input_2_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_2_29_U SOURCE {} VARIABLE weight_input_2_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_2_30_U SOURCE {} VARIABLE weight_input_2_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_2_31_U SOURCE {} VARIABLE weight_input_2_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_3_0_U SOURCE {} VARIABLE weight_input_3_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_3_1_U SOURCE {} VARIABLE weight_input_3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_3_2_U SOURCE {} VARIABLE weight_input_3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_3_3_U SOURCE {} VARIABLE weight_input_3_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_3_4_U SOURCE {} VARIABLE weight_input_3_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_3_5_U SOURCE {} VARIABLE weight_input_3_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_3_6_U SOURCE {} VARIABLE weight_input_3_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_3_7_U SOURCE {} VARIABLE weight_input_3_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_3_8_U SOURCE {} VARIABLE weight_input_3_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_3_9_U SOURCE {} VARIABLE weight_input_3_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_3_10_U SOURCE {} VARIABLE weight_input_3_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_3_11_U SOURCE {} VARIABLE weight_input_3_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_3_12_U SOURCE {} VARIABLE weight_input_3_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_3_13_U SOURCE {} VARIABLE weight_input_3_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_3_14_U SOURCE {} VARIABLE weight_input_3_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_3_15_U SOURCE {} VARIABLE weight_input_3_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_3_16_U SOURCE {} VARIABLE weight_input_3_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_3_17_U SOURCE {} VARIABLE weight_input_3_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_3_18_U SOURCE {} VARIABLE weight_input_3_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_3_19_U SOURCE {} VARIABLE weight_input_3_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_3_20_U SOURCE {} VARIABLE weight_input_3_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_3_21_U SOURCE {} VARIABLE weight_input_3_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_3_22_U SOURCE {} VARIABLE weight_input_3_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_3_23_U SOURCE {} VARIABLE weight_input_3_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_3_24_U SOURCE {} VARIABLE weight_input_3_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_3_25_U SOURCE {} VARIABLE weight_input_3_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_3_26_U SOURCE {} VARIABLE weight_input_3_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_3_27_U SOURCE {} VARIABLE weight_input_3_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_3_28_U SOURCE {} VARIABLE weight_input_3_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_3_29_U SOURCE {} VARIABLE weight_input_3_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_3_30_U SOURCE {} VARIABLE weight_input_3_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME weight_input_3_31_U SOURCE {} VARIABLE weight_input_3_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_0_0_U SOURCE {} VARIABLE output_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_0_1_U SOURCE {} VARIABLE output_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_0_2_U SOURCE {} VARIABLE output_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_0_3_U SOURCE {} VARIABLE output_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_0_4_U SOURCE {} VARIABLE output_0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_0_5_U SOURCE {} VARIABLE output_0_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_0_6_U SOURCE {} VARIABLE output_0_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_0_7_U SOURCE {} VARIABLE output_0_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_0_8_U SOURCE {} VARIABLE output_0_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_0_9_U SOURCE {} VARIABLE output_0_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_0_10_U SOURCE {} VARIABLE output_0_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_0_11_U SOURCE {} VARIABLE output_0_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_0_12_U SOURCE {} VARIABLE output_0_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_0_13_U SOURCE {} VARIABLE output_0_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_0_14_U SOURCE {} VARIABLE output_0_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_0_15_U SOURCE {} VARIABLE output_0_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_0_16_U SOURCE {} VARIABLE output_0_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_0_17_U SOURCE {} VARIABLE output_0_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_0_18_U SOURCE {} VARIABLE output_0_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_0_19_U SOURCE {} VARIABLE output_0_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_0_20_U SOURCE {} VARIABLE output_0_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_0_21_U SOURCE {} VARIABLE output_0_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_0_22_U SOURCE {} VARIABLE output_0_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_0_23_U SOURCE {} VARIABLE output_0_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_0_24_U SOURCE {} VARIABLE output_0_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_0_25_U SOURCE {} VARIABLE output_0_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_0_26_U SOURCE {} VARIABLE output_0_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_0_27_U SOURCE {} VARIABLE output_0_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_0_28_U SOURCE {} VARIABLE output_0_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_0_29_U SOURCE {} VARIABLE output_0_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_0_30_U SOURCE {} VARIABLE output_0_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_0_31_U SOURCE {} VARIABLE output_0_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_1_0_U SOURCE {} VARIABLE output_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_1_1_U SOURCE {} VARIABLE output_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_1_2_U SOURCE {} VARIABLE output_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_1_3_U SOURCE {} VARIABLE output_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_1_4_U SOURCE {} VARIABLE output_1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_1_5_U SOURCE {} VARIABLE output_1_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_1_6_U SOURCE {} VARIABLE output_1_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_1_7_U SOURCE {} VARIABLE output_1_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_1_8_U SOURCE {} VARIABLE output_1_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_1_9_U SOURCE {} VARIABLE output_1_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_1_10_U SOURCE {} VARIABLE output_1_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_1_11_U SOURCE {} VARIABLE output_1_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_1_12_U SOURCE {} VARIABLE output_1_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_1_13_U SOURCE {} VARIABLE output_1_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_1_14_U SOURCE {} VARIABLE output_1_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_1_15_U SOURCE {} VARIABLE output_1_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_1_16_U SOURCE {} VARIABLE output_1_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_1_17_U SOURCE {} VARIABLE output_1_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_1_18_U SOURCE {} VARIABLE output_1_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_1_19_U SOURCE {} VARIABLE output_1_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_1_20_U SOURCE {} VARIABLE output_1_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_1_21_U SOURCE {} VARIABLE output_1_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_1_22_U SOURCE {} VARIABLE output_1_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_1_23_U SOURCE {} VARIABLE output_1_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_1_24_U SOURCE {} VARIABLE output_1_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_1_25_U SOURCE {} VARIABLE output_1_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_1_26_U SOURCE {} VARIABLE output_1_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_1_27_U SOURCE {} VARIABLE output_1_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_1_28_U SOURCE {} VARIABLE output_1_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_1_29_U SOURCE {} VARIABLE output_1_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_1_30_U SOURCE {} VARIABLE output_1_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_1_31_U SOURCE {} VARIABLE output_1_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_2_0_U SOURCE {} VARIABLE output_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_2_1_U SOURCE {} VARIABLE output_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_2_2_U SOURCE {} VARIABLE output_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_2_3_U SOURCE {} VARIABLE output_2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_2_4_U SOURCE {} VARIABLE output_2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_2_5_U SOURCE {} VARIABLE output_2_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_2_6_U SOURCE {} VARIABLE output_2_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_2_7_U SOURCE {} VARIABLE output_2_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_2_8_U SOURCE {} VARIABLE output_2_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_2_9_U SOURCE {} VARIABLE output_2_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_2_10_U SOURCE {} VARIABLE output_2_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_2_11_U SOURCE {} VARIABLE output_2_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_2_12_U SOURCE {} VARIABLE output_2_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_2_13_U SOURCE {} VARIABLE output_2_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_2_14_U SOURCE {} VARIABLE output_2_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_2_15_U SOURCE {} VARIABLE output_2_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_2_16_U SOURCE {} VARIABLE output_2_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_2_17_U SOURCE {} VARIABLE output_2_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_2_18_U SOURCE {} VARIABLE output_2_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_2_19_U SOURCE {} VARIABLE output_2_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_2_20_U SOURCE {} VARIABLE output_2_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_2_21_U SOURCE {} VARIABLE output_2_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_2_22_U SOURCE {} VARIABLE output_2_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_2_23_U SOURCE {} VARIABLE output_2_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_2_24_U SOURCE {} VARIABLE output_2_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_2_25_U SOURCE {} VARIABLE output_2_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_2_26_U SOURCE {} VARIABLE output_2_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_2_27_U SOURCE {} VARIABLE output_2_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_2_28_U SOURCE {} VARIABLE output_2_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_2_29_U SOURCE {} VARIABLE output_2_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_2_30_U SOURCE {} VARIABLE output_2_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_2_31_U SOURCE {} VARIABLE output_2_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_3_0_U SOURCE {} VARIABLE output_3_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_3_1_U SOURCE {} VARIABLE output_3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_3_2_U SOURCE {} VARIABLE output_3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_3_3_U SOURCE {} VARIABLE output_3_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_3_4_U SOURCE {} VARIABLE output_3_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_3_5_U SOURCE {} VARIABLE output_3_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_3_6_U SOURCE {} VARIABLE output_3_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_3_7_U SOURCE {} VARIABLE output_3_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_3_8_U SOURCE {} VARIABLE output_3_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_3_9_U SOURCE {} VARIABLE output_3_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_3_10_U SOURCE {} VARIABLE output_3_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_3_11_U SOURCE {} VARIABLE output_3_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_3_12_U SOURCE {} VARIABLE output_3_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_3_13_U SOURCE {} VARIABLE output_3_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_3_14_U SOURCE {} VARIABLE output_3_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_3_15_U SOURCE {} VARIABLE output_3_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_3_16_U SOURCE {} VARIABLE output_3_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_3_17_U SOURCE {} VARIABLE output_3_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_3_18_U SOURCE {} VARIABLE output_3_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_3_19_U SOURCE {} VARIABLE output_3_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_3_20_U SOURCE {} VARIABLE output_3_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_3_21_U SOURCE {} VARIABLE output_3_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_3_22_U SOURCE {} VARIABLE output_3_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_3_23_U SOURCE {} VARIABLE output_3_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_3_24_U SOURCE {} VARIABLE output_3_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_3_25_U SOURCE {} VARIABLE output_3_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_3_26_U SOURCE {} VARIABLE output_3_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_3_27_U SOURCE {} VARIABLE output_3_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_3_28_U SOURCE {} VARIABLE output_3_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_3_29_U SOURCE {} VARIABLE output_3_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_3_30_U SOURCE {} VARIABLE output_3_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_3_31_U SOURCE {} VARIABLE output_3_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}}} AREA {DSP 15 BRAM 0 URAM 0}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}} vector_add {AREA {DSP 15 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 612.316 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for vector_add.
INFO: [VLOG 209-307] Generating Verilog RTL for vector_add.
Execute       syn_report -model vector_add -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 141.84 MHz
Command     autosyn done; 29.22 sec.
Command   csynth_design done; 63.95 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 58.51 seconds. CPU system time: 4.48 seconds. Elapsed time: 63.95 seconds; current allocated memory: -624.020 MB.
Command ap_source done; 66.58 sec.
Execute cleanup_all 
Command cleanup_all done; 0.15 sec.
INFO-FLOW: Workspace /home/ubuntu/VitisCodes/test2/solution2 opened at Sun Oct 30 17:54:03 CST 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z010-clg400-2 
Execute       create_platform xc7z010-clg400-2 -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-2'
Command       create_platform done; 4.52 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.22 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.32 sec.
Execute       ap_part_info -name xc7z010-clg400-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.85 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 4.87 sec.
Execute   set_part xc7z010-clg400-2 
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-2 
Execute     create_platform xc7z010-clg400-2 -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.12 sec.
Execute     ap_part_info -name xc7z010-clg400-2 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.14 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./test2/solution2/directives.tcl 
INFO: [HLS 200-1510] Running: source ./test2/solution2/directives.tcl
Execute     set_directive_loop_merge vector_add/conpute 
INFO: [HLS 200-1510] Running: set_directive_loop_merge vector_add/conpute 
Execute     set_directive_top -name vector_add vector_add 
INFO: [HLS 200-1510] Running: set_directive_top -name vector_add vector_add 
Execute     set_directive_allocation -type function worker 4 
INFO: [HLS 200-1510] Running: set_directive_allocation -type function worker 4 
Execute     set_directive_allocation -type function vector_add/vector_add_label0 1 
INFO: [HLS 200-1510] Running: set_directive_allocation -type function vector_add/vector_add_label0 1 
Execute     set_directive_pipeline write_out/write_out_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline write_out/write_out_label2 
Execute     set_directive_pipeline read_in/read_in_label1 
INFO: [HLS 200-1510] Running: set_directive_pipeline read_in/read_in_label1 
Execute     set_directive_dataflow rerArray 
INFO: [HLS 200-1510] Running: set_directive_dataflow rerArray 
Execute     set_directive_loop_tripcount -max 32 PE/PE_Compute 
INFO: [HLS 200-1510] Running: set_directive_loop_tripcount -max 32 PE/PE_Compute 
Execute     set_directive_unroll rerArray/compute_row 
INFO: [HLS 200-1510] Running: set_directive_unroll rerArray/compute_row 
Execute     set_directive_unroll -factor 1 PE/PE_Compute 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 1 PE/PE_Compute 
Execute     set_directive_loop_tripcount -max 32 rerArray/compute_col 
INFO: [HLS 200-1510] Running: set_directive_loop_tripcount -max 32 rerArray/compute_col 
Execute     set_directive_array_partition -type complete -dim 1 rerArray property_input 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 rerArray property_input 
Execute     set_directive_array_partition -type complete -dim 2 rerArray weight_input 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 2 rerArray weight_input 
Execute     set_directive_array_partition -type complete -dim 2 rerArray output 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 2 rerArray output 
Execute     set_directive_array_partition -type complete -dim 2 rerArray buff 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 2 rerArray buff 
Execute   csim_design -clean -profile -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -profile -quiet 
Execute     source /home/ubuntu/VitisCodes/test2/solution2/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute     ap_part_info -name xc7z010-clg400-2 -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 10.82 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 9.43 seconds. CPU system time: 2.05 seconds. Elapsed time: 10.82 seconds; current allocated memory: -1033.656 MB.
Command ap_source done; 15.92 sec.
Execute cleanup_all 
