// SPDX-License-Identifier: (GPL-2.0 OR MIT)
/* Copyright (c) 2023 Spacemit, Inc */

/dts-v1/;

#include "k1-x.dtsi"
#include "k1-x_pinctrl.dtsi"
#include "k1-x_spm8821.dtsi"

/ {
	model = "spacemit k1-x MUSE-N1 board";

	aliases {
		efuse_power = &ldo_31;
	};

	memory@0 {
		device_type = "memory";
		reg = <0x00000000 0x00000000 0x00000000 0x80000000>;
	};

	chosen {
		bootargs = "earlycon=sbi console=ttyS0,115200 debug loglevel=8,initcall_debug=1 rdinit=/init.tmp";
		stdout-path = "serial0:115200n8";
	};

	usb3hub:usb3hub {
		compatible = "spacemit,usb-hub";
		vbus-gpios = <&gpio 127 0>;	/* gpio_97 for usb3 hub output vbus */
		regulator-force-boot-off;
		status = "okay";
	};
};

&cpu_0 {
	/* boot frequency for cluster-0, should be 1600000, 1228000, 819000, or 614000 */
	boot_freq_cluster0 = <1228000>;
	/* boot frequency for cluster-1, should be 1600000, 1228000, 819000, or 614000 */
	boot_freq_cluster1 = <1228000>;
};

&dramc {
	/* dram data rate, should be 1200, 1600, or 2400 */
	datarate = <2400>;
};

&cpus {
	timebase-frequency = <24000000>;
};

&uart0 {
	status = "okay";
};

&i2c2 {
	#address-cells = <1>;
	#size-cells = <0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2_0>;
	status = "okay";

	eeprom@50{
		compatible = "atmel,24c02";
		reg = <0x50>;
		vin-supply-names = "eeprom_1v8";
		status = "okay";
	};
};

&i2c4 {
	clock-frequency = <400000>;
	status = "okay";
};

&pinctrl {
	pinctrl-single,gpio-range = <
		&range GPIO_49  2 (MUX_MODE0 | EDGE_NONE | PULL_UP   | PAD_3V_DS4)
		&range GPIO_58  1 (MUX_MODE0 | EDGE_NONE | PULL_DOWN | PAD_1V8_DS2)
		&range GPIO_63  2 (MUX_MODE0 | EDGE_NONE | PULL_DOWN | PAD_1V8_DS2)
		&range GPIO_65  1 (MUX_MODE0 | EDGE_NONE | PULL_UP   | PAD_1V8_DS2)
		&range GPIO_66  2 (MUX_MODE0 | EDGE_NONE | PULL_DOWN | PAD_1V8_DS2)
		&range GPIO_75  1 (MUX_MODE0 | EDGE_NONE | PULL_UP   | PAD_1V8_DS2)
		&range GPIO_90  1 (MUX_MODE0 | EDGE_NONE | PULL_DOWN | PAD_1V8_DS2)
		&range GPIO_110 1 (MUX_MODE0 | EDGE_NONE | PULL_DOWN | PAD_1V8_DS2)
		&range GPIO_115 2 (MUX_MODE0 | EDGE_NONE | PULL_DOWN | PAD_1V8_DS2)
		&range GPIO_125 1 (MUX_MODE0 | EDGE_NONE | PULL_DOWN | PAD_1V8_DS2)
                &range GPIO_127 1 (MUX_MODE0 | EDGE_NONE | PULL_DOWN | PAD_1V8_DS2)
	>;

	gpio80_pmx_func0: gpio80_pmx_func0 {
		pinctrl-single,pins = <
			K1X_PADCONF(GPIO_80, MUX_MODE0, (EDGE_BOTH | PULL_UP | PAD_3V_DS4))  /* mmc cd */
		>;
	};
};

&gpio{
	gpio-ranges = <
		&pinctrl 49 GPIO_49 2
		&pinctrl 58 GPIO_58 1
		&pinctrl 63 GPIO_63 5
                &pinctrl 75 GPIO_75 1
                &pinctrl 79 GPIO_79 1
		&pinctrl 90 GPIO_90 1
		&pinctrl 110 GPIO_110 1
		&pinctrl 115 GPIO_115 2
		&pinctrl 125 GPIO_125 1
                &pinctrl 127 GPIO_127 1
	>;
};

&udc {
	status = "okay";
};

&usb2phy {
	status = "okay";
};

&combphy {
	status = "okay";
};

&usbdrd3 {
	status = "okay";
	vbus-supply = <&usb3hub>;
	dwc3@c0a00000 {
		dr_mode = "host";
		phy_type = "utmi";
		snps,dis_enblslpm_quirk;
		snps,dis-u2-freeclk-exists-quirk;
		snps,dis-del-phy-power-chg-quirk;
		snps,dis_u2_susphy_quirk;
		snps,dis_u3_susphy_quirk;
	};
};

&sdhci0 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_mmc1 &gpio80_pmx_func0>;
	bus-width = <4>;
	cd-gpios = <&gpio 80 0>;
	cd-inverted;
	cap-sd-highspeed;
	sdh-phy-module = <0>;
	clk-src-freq = <204800000>;
	status = "okay";
};

/* eMMC */
&sdhci2 {
	bus-width = <8>;
	non-removable;
	mmc-hs400-1_8v;
	mmc-hs400-enhanced-strobe;
	sdh-phy-module = <1>;
	clk-src-freq = <375000000>;
	status = "okay";
};

&eth0 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_gmac0>;

	phy-reset-pin = <110>;

	clk_tuning_enable;
	clk-tuning-by-delayline;
	tx-phase = <90>;
	rx-phase = <73>;

	phy-mode = "rgmii";
	phy-addr = <1>;
	phy-handle = <&rgmii>;

	ref-clock-from-phy;

	mdio {
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		rgmii: phy@0 {
			compatible = "ethernet-phy-id001c.c916";
			device_type = "ethernet-phy";
			reg = <0x1>;
		};
	};
};

&pcie1_rc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pcie1_3>;
	status = "okay";
};

&pcie2_rc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pcie2_4>;
	status = "okay";
};

&qspi {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_qspi>;

	flash@0 {
		compatible = "jedec,spi-nor";
		reg = <0>;
		spi-max-frequency = <26500000>;
		m25p,fast-read;
		broken-flash-reset;
		status = "okay";
	};
};

&efuse {
	status = "okay";
};
