$date
	Sun Oct 23 10:02:16 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#427935
b10001 !
1"
#427938
b10001 &
b10001 %
1$
#427939
0"
#427942
b110100 &
b110100 %
#427946
b11010 &
b11010 %
#427950
b1101 &
b1101 %
#427954
b101000 &
b101000 %
#427958
b10100 &
b10100 %
#427962
b1010 &
b1010 %
#427966
b101 &
b101 %
#427970
b10000 &
b10000 %
#427974
b1000 &
b1000 %
#427978
b100 &
b100 %
#427982
b10 &
b10 %
#427986
b1 &
b1 %
1#
#427990
b0 &
0#
b0 %
0$
#1396914
b100 &
b100 %
1$
b100 !
1"
#1396915
0"
#1396918
b10 &
b10 %
#1396922
b1 &
b1 %
1#
#1396926
b0 &
0#
b0 %
0$
#2454335
1"
#2454338
b100 &
b100 %
1$
#2454339
0"
#2454342
b10 &
b10 %
#2454346
b1 &
b1 %
1#
#2454350
b0 &
0#
b0 %
0$
#4500012
