Loading plugins phase: Elapsed time ==> 0s.249ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p \\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\MIDI_EXAMPLE.cyprj -d CY8C5888LTI-LP097 -s \\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.663ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.108ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  MIDI_EXAMPLE.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\MIDI_EXAMPLE.cyprj -dcpsoc3 MIDI_EXAMPLE.v -verilog
======================================================================

======================================================================
Compiling:  MIDI_EXAMPLE.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\MIDI_EXAMPLE.cyprj -dcpsoc3 MIDI_EXAMPLE.v -verilog
======================================================================

======================================================================
Compiling:  MIDI_EXAMPLE.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\MIDI_EXAMPLE.cyprj -dcpsoc3 -verilog MIDI_EXAMPLE.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Dec 01 19:29:09 2020


======================================================================
Compiling:  MIDI_EXAMPLE.v
Program  :   vpp
Options  :    -yv2 -q10 MIDI_EXAMPLE.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Dec 01 19:29:09 2020

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Count7_v1_0\Count7_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'MIDI_EXAMPLE.ctl'.
MIDI_EXAMPLE.v (line 1828, col 52):  Note: Substituting module 'cmp_vv_vv' for '<'.
MIDI_EXAMPLE.v (line 1830, col 52):  Note: Substituting module 'cmp_vv_vv' for '<'.
MIDI_EXAMPLE.v (line 1832, col 52):  Note: Substituting module 'cmp_vv_vv' for '<'.
MIDI_EXAMPLE.v (line 1834, col 52):  Note: Substituting module 'cmp_vv_vv' for '<'.
MIDI_EXAMPLE.v (line 1836, col 52):  Note: Substituting module 'cmp_vv_vv' for '<'.
MIDI_EXAMPLE.v (line 1838, col 52):  Note: Substituting module 'cmp_vv_vv' for '<'.
MIDI_EXAMPLE.v (line 1840, col 52):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.

vlogfe:  No errors.


======================================================================
Compiling:  MIDI_EXAMPLE.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\MIDI_EXAMPLE.cyprj -dcpsoc3 -verilog MIDI_EXAMPLE.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Dec 01 19:29:09 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking '\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\codegentemp\MIDI_EXAMPLE.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking '\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\codegentemp\MIDI_EXAMPLE.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Count7_v1_0\Count7_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  MIDI_EXAMPLE.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\MIDI_EXAMPLE.cyprj -dcpsoc3 -verilog MIDI_EXAMPLE.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Dec 01 19:29:10 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking '\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\codegentemp\MIDI_EXAMPLE.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking '\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\codegentemp\MIDI_EXAMPLE.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Count7_v1_0\Count7_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\USB:dma_complete_0\
	\USB:Net_1922\
	\USB:dma_complete_1\
	\USB:Net_1921\
	\USB:dma_complete_2\
	\USB:Net_1920\
	\USB:dma_complete_3\
	\USB:Net_1919\
	\USB:dma_complete_4\
	\USB:Net_1918\
	\USB:dma_complete_5\
	\USB:Net_1917\
	\USB:dma_complete_6\
	\USB:Net_1916\
	\USB:dma_complete_7\
	\USB:Net_1915\
	\BRIGHTNESS_RAMP:Net_280\
	\BRIGHTNESS_RAMP:Net_80\
	\TRIANGLE_SEL:Net_280\
	\TRIANGLE_SEL:Net_80\
	\RAMP_COMP:Net_9\
	Net_7328
	Net_7329
	Net_7330
	Net_7331
	Net_7332
	Net_7333
	Net_7334
	Net_6563
	Net_6564
	Net_6565
	Net_6566
	Net_6567
	Net_6568
	\LIGHT_BRIGHTNESS_7:control_bus_7\
	\LIGHT_BRIGHTNESS_6:control_bus_7\
	\LIGHT_BRIGHTNESS_5:control_bus_7\
	\LIGHT_BRIGHTNESS_4:control_bus_7\
	\LIGHT_BRIGHTNESS_3:control_bus_7\
	\LIGHT_BRIGHTNESS_2:control_bus_7\
	\LIGHT_BRIGHTNESS_1:control_bus_7\
	\Lights_Out_1:Net_2073\
	\Lights_Out_1:Net_2070\
	\Lights_Out_1:BUCK_DUTY:Net_114\
	\Lights_Out_1:MODULE_1:g1:a0:gx:u0:xnor_array_6\
	\Lights_Out_1:MODULE_1:g1:a0:gx:u0:xnor_array_3\
	\Lights_Out_1:MODULE_1:g1:a0:gx:u0:xnor_array_0\
	\Lights_Out_1:MODULE_1:g1:a0:gx:u0:aeqb_0\
	\Lights_Out_1:MODULE_1:g1:a0:gx:u0:eq_0\
	\Lights_Out_1:MODULE_1:g1:a0:gx:u0:eq_1\
	\Lights_Out_1:MODULE_1:g1:a0:gx:u0:eq_2\
	\Lights_Out_1:MODULE_1:g1:a0:gx:u0:eq_3\
	\Lights_Out_1:MODULE_1:g1:a0:gx:u0:eq_4\
	\Lights_Out_1:MODULE_1:g1:a0:gx:u0:eq_5\
	\Lights_Out_1:MODULE_1:g1:a0:gx:u0:eq_6\
	\Lights_Out_1:MODULE_1:g1:a0:gx:u0:eqi_0\
	\Lights_Out_1:MODULE_1:g1:a0:gx:u0:aeqb_1\
	\Lights_Out_1:MODULE_1:g1:a0:gx:u0:agbi_0\
	\Lights_Out_1:MODULE_1:g1:a0:xeq\
	\Lights_Out_1:MODULE_1:g1:a0:xneq\
	\Lights_Out_1:MODULE_1:g1:a0:xlte\
	\Lights_Out_1:MODULE_1:g1:a0:xgt\
	\Lights_Out_1:MODULE_1:g1:a0:xgte\
	\Lights_Out_1:MODULE_1:eq\
	\Lights_Out_1:MODULE_1:gt\
	\Lights_Out_1:MODULE_1:gte\
	\Lights_Out_1:MODULE_1:lte\
	\Lights_Out_1:MODULE_1:neq\
	\Lights_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_6\
	\Lights_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_3\
	\Lights_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_0\
	\Lights_Out_1:MODULE_2:g1:a0:gx:u0:aeqb_0\
	\Lights_Out_1:MODULE_2:g1:a0:gx:u0:eq_0\
	\Lights_Out_1:MODULE_2:g1:a0:gx:u0:eq_1\
	\Lights_Out_1:MODULE_2:g1:a0:gx:u0:eq_2\
	\Lights_Out_1:MODULE_2:g1:a0:gx:u0:eq_3\
	\Lights_Out_1:MODULE_2:g1:a0:gx:u0:eq_4\
	\Lights_Out_1:MODULE_2:g1:a0:gx:u0:eq_5\
	\Lights_Out_1:MODULE_2:g1:a0:gx:u0:eq_6\
	\Lights_Out_1:MODULE_2:g1:a0:gx:u0:eqi_0\
	\Lights_Out_1:MODULE_2:g1:a0:gx:u0:aeqb_1\
	\Lights_Out_1:MODULE_2:g1:a0:gx:u0:agbi_0\
	\Lights_Out_1:MODULE_2:g1:a0:xeq\
	\Lights_Out_1:MODULE_2:g1:a0:xneq\
	\Lights_Out_1:MODULE_2:g1:a0:xlte\
	\Lights_Out_1:MODULE_2:g1:a0:xgt\
	\Lights_Out_1:MODULE_2:g1:a0:xgte\
	\Lights_Out_1:MODULE_2:eq\
	\Lights_Out_1:MODULE_2:gt\
	\Lights_Out_1:MODULE_2:gte\
	\Lights_Out_1:MODULE_2:lte\
	\Lights_Out_1:MODULE_2:neq\
	\Lights_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_6\
	\Lights_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_3\
	\Lights_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_0\
	\Lights_Out_1:MODULE_3:g1:a0:gx:u0:aeqb_0\
	\Lights_Out_1:MODULE_3:g1:a0:gx:u0:eq_0\
	\Lights_Out_1:MODULE_3:g1:a0:gx:u0:eq_1\
	\Lights_Out_1:MODULE_3:g1:a0:gx:u0:eq_2\
	\Lights_Out_1:MODULE_3:g1:a0:gx:u0:eq_3\
	\Lights_Out_1:MODULE_3:g1:a0:gx:u0:eq_4\
	\Lights_Out_1:MODULE_3:g1:a0:gx:u0:eq_5\
	\Lights_Out_1:MODULE_3:g1:a0:gx:u0:eq_6\
	\Lights_Out_1:MODULE_3:g1:a0:gx:u0:eqi_0\
	\Lights_Out_1:MODULE_3:g1:a0:gx:u0:aeqb_1\
	\Lights_Out_1:MODULE_3:g1:a0:gx:u0:agbi_0\
	\Lights_Out_1:MODULE_3:g1:a0:xeq\
	\Lights_Out_1:MODULE_3:g1:a0:xneq\
	\Lights_Out_1:MODULE_3:g1:a0:xlte\
	\Lights_Out_1:MODULE_3:g1:a0:xgt\
	\Lights_Out_1:MODULE_3:g1:a0:xgte\
	\Lights_Out_1:MODULE_3:eq\
	\Lights_Out_1:MODULE_3:gt\
	\Lights_Out_1:MODULE_3:gte\
	\Lights_Out_1:MODULE_3:lte\
	\Lights_Out_1:MODULE_3:neq\
	\Lights_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_6\
	\Lights_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_3\
	\Lights_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_0\
	\Lights_Out_1:MODULE_4:g1:a0:gx:u0:aeqb_0\
	\Lights_Out_1:MODULE_4:g1:a0:gx:u0:eq_0\
	\Lights_Out_1:MODULE_4:g1:a0:gx:u0:eq_1\
	\Lights_Out_1:MODULE_4:g1:a0:gx:u0:eq_2\
	\Lights_Out_1:MODULE_4:g1:a0:gx:u0:eq_3\
	\Lights_Out_1:MODULE_4:g1:a0:gx:u0:eq_4\
	\Lights_Out_1:MODULE_4:g1:a0:gx:u0:eq_5\
	\Lights_Out_1:MODULE_4:g1:a0:gx:u0:eq_6\
	\Lights_Out_1:MODULE_4:g1:a0:gx:u0:eqi_0\
	\Lights_Out_1:MODULE_4:g1:a0:gx:u0:aeqb_1\
	\Lights_Out_1:MODULE_4:g1:a0:gx:u0:agbi_0\
	\Lights_Out_1:MODULE_4:g1:a0:xeq\
	\Lights_Out_1:MODULE_4:g1:a0:xneq\
	\Lights_Out_1:MODULE_4:g1:a0:xlte\
	\Lights_Out_1:MODULE_4:g1:a0:xgt\
	\Lights_Out_1:MODULE_4:g1:a0:xgte\
	\Lights_Out_1:MODULE_4:eq\
	\Lights_Out_1:MODULE_4:gt\
	\Lights_Out_1:MODULE_4:gte\
	\Lights_Out_1:MODULE_4:lte\
	\Lights_Out_1:MODULE_4:neq\
	\Lights_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_6\
	\Lights_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_3\
	\Lights_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_0\
	\Lights_Out_1:MODULE_5:g1:a0:gx:u0:aeqb_0\
	\Lights_Out_1:MODULE_5:g1:a0:gx:u0:eq_0\
	\Lights_Out_1:MODULE_5:g1:a0:gx:u0:eq_1\
	\Lights_Out_1:MODULE_5:g1:a0:gx:u0:eq_2\
	\Lights_Out_1:MODULE_5:g1:a0:gx:u0:eq_3\
	\Lights_Out_1:MODULE_5:g1:a0:gx:u0:eq_4\
	\Lights_Out_1:MODULE_5:g1:a0:gx:u0:eq_5\
	\Lights_Out_1:MODULE_5:g1:a0:gx:u0:eq_6\
	\Lights_Out_1:MODULE_5:g1:a0:gx:u0:eqi_0\
	\Lights_Out_1:MODULE_5:g1:a0:gx:u0:aeqb_1\
	\Lights_Out_1:MODULE_5:g1:a0:gx:u0:agbi_0\
	\Lights_Out_1:MODULE_5:g1:a0:xeq\
	\Lights_Out_1:MODULE_5:g1:a0:xneq\
	\Lights_Out_1:MODULE_5:g1:a0:xlte\
	\Lights_Out_1:MODULE_5:g1:a0:xgt\
	\Lights_Out_1:MODULE_5:g1:a0:xgte\
	\Lights_Out_1:MODULE_5:eq\
	\Lights_Out_1:MODULE_5:gt\
	\Lights_Out_1:MODULE_5:gte\
	\Lights_Out_1:MODULE_5:lte\
	\Lights_Out_1:MODULE_5:neq\
	\Lights_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_6\
	\Lights_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_3\
	\Lights_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_0\
	\Lights_Out_1:MODULE_6:g1:a0:gx:u0:aeqb_0\
	\Lights_Out_1:MODULE_6:g1:a0:gx:u0:eq_0\
	\Lights_Out_1:MODULE_6:g1:a0:gx:u0:eq_1\
	\Lights_Out_1:MODULE_6:g1:a0:gx:u0:eq_2\
	\Lights_Out_1:MODULE_6:g1:a0:gx:u0:eq_3\
	\Lights_Out_1:MODULE_6:g1:a0:gx:u0:eq_4\
	\Lights_Out_1:MODULE_6:g1:a0:gx:u0:eq_5\
	\Lights_Out_1:MODULE_6:g1:a0:gx:u0:eq_6\
	\Lights_Out_1:MODULE_6:g1:a0:gx:u0:eqi_0\
	\Lights_Out_1:MODULE_6:g1:a0:gx:u0:aeqb_1\
	\Lights_Out_1:MODULE_6:g1:a0:gx:u0:agbi_0\
	\Lights_Out_1:MODULE_6:g1:a0:xeq\
	\Lights_Out_1:MODULE_6:g1:a0:xneq\
	\Lights_Out_1:MODULE_6:g1:a0:xlte\
	\Lights_Out_1:MODULE_6:g1:a0:xgt\
	\Lights_Out_1:MODULE_6:g1:a0:xgte\
	\Lights_Out_1:MODULE_6:eq\
	\Lights_Out_1:MODULE_6:gt\
	\Lights_Out_1:MODULE_6:gte\
	\Lights_Out_1:MODULE_6:lte\
	\Lights_Out_1:MODULE_6:neq\
	\Lights_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_6\
	\Lights_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_3\
	\Lights_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_0\
	\Lights_Out_1:MODULE_7:g1:a0:gx:u0:aeqb_0\
	\Lights_Out_1:MODULE_7:g1:a0:gx:u0:eq_0\
	\Lights_Out_1:MODULE_7:g1:a0:gx:u0:eq_1\
	\Lights_Out_1:MODULE_7:g1:a0:gx:u0:eq_2\
	\Lights_Out_1:MODULE_7:g1:a0:gx:u0:eq_3\
	\Lights_Out_1:MODULE_7:g1:a0:gx:u0:eq_4\
	\Lights_Out_1:MODULE_7:g1:a0:gx:u0:eq_5\
	\Lights_Out_1:MODULE_7:g1:a0:gx:u0:eq_6\
	\Lights_Out_1:MODULE_7:g1:a0:gx:u0:eqi_0\
	\Lights_Out_1:MODULE_7:g1:a0:gx:u0:aeqb_1\
	\Lights_Out_1:MODULE_7:g1:a0:gx:u0:agbi_0\
	\Lights_Out_1:MODULE_7:g1:a0:xeq\
	\Lights_Out_1:MODULE_7:g1:a0:xneq\
	\Lights_Out_1:MODULE_7:g1:a0:xlte\
	\Lights_Out_1:MODULE_7:g1:a0:xgt\
	\Lights_Out_1:MODULE_7:g1:a0:xgte\
	\Lights_Out_1:MODULE_7:eq\
	\Lights_Out_1:MODULE_7:gt\
	\Lights_Out_1:MODULE_7:gte\
	\Lights_Out_1:MODULE_7:lte\
	\Lights_Out_1:MODULE_7:neq\
	\CROSSFADE_COUNTER:MODULE_8:b_31\
	\CROSSFADE_COUNTER:MODULE_8:b_30\
	\CROSSFADE_COUNTER:MODULE_8:b_29\
	\CROSSFADE_COUNTER:MODULE_8:b_28\
	\CROSSFADE_COUNTER:MODULE_8:b_27\
	\CROSSFADE_COUNTER:MODULE_8:b_26\
	\CROSSFADE_COUNTER:MODULE_8:b_25\
	\CROSSFADE_COUNTER:MODULE_8:b_24\
	\CROSSFADE_COUNTER:MODULE_8:b_23\
	\CROSSFADE_COUNTER:MODULE_8:b_22\
	\CROSSFADE_COUNTER:MODULE_8:b_21\
	\CROSSFADE_COUNTER:MODULE_8:b_20\
	\CROSSFADE_COUNTER:MODULE_8:b_19\
	\CROSSFADE_COUNTER:MODULE_8:b_18\
	\CROSSFADE_COUNTER:MODULE_8:b_17\
	\CROSSFADE_COUNTER:MODULE_8:b_16\
	\CROSSFADE_COUNTER:MODULE_8:b_15\
	\CROSSFADE_COUNTER:MODULE_8:b_14\
	\CROSSFADE_COUNTER:MODULE_8:b_13\
	\CROSSFADE_COUNTER:MODULE_8:b_12\
	\CROSSFADE_COUNTER:MODULE_8:b_11\
	\CROSSFADE_COUNTER:MODULE_8:b_10\
	\CROSSFADE_COUNTER:MODULE_8:b_9\
	\CROSSFADE_COUNTER:MODULE_8:b_8\
	\CROSSFADE_COUNTER:MODULE_8:b_7\
	\CROSSFADE_COUNTER:MODULE_8:b_6\
	\CROSSFADE_COUNTER:MODULE_8:b_5\
	\CROSSFADE_COUNTER:MODULE_8:b_4\
	\CROSSFADE_COUNTER:MODULE_8:b_3\
	\CROSSFADE_COUNTER:MODULE_8:b_2\
	\CROSSFADE_COUNTER:MODULE_8:b_1\
	\CROSSFADE_COUNTER:MODULE_8:b_0\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:a_31\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:a_30\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:a_29\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:a_28\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:a_27\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:a_26\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:a_25\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:a_24\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:b_31\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:b_30\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:b_29\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:b_28\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:b_27\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:b_26\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:b_25\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:b_24\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:b_23\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:b_22\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:b_21\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:b_20\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:b_19\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:b_18\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:b_17\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:b_16\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:b_15\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:b_14\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:b_13\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:b_12\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:b_11\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:b_10\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:b_9\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:b_8\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:b_7\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:b_6\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:b_5\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:b_4\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:b_3\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:b_2\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:b_1\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:b_0\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:s_31\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:s_30\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:s_29\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:s_28\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:s_27\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:s_26\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:s_25\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:s_24\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:s_23\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:s_22\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:s_21\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:s_20\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:s_19\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:s_18\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:s_17\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:s_16\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:s_15\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:s_14\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:s_13\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:s_12\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:s_11\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:s_10\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:s_9\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:s_8\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\
	\CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\

    Synthesized names
	\CROSSFADE_COUNTER:add_vi_vv_MODGEN_8_31\
	\CROSSFADE_COUNTER:add_vi_vv_MODGEN_8_30\
	\CROSSFADE_COUNTER:add_vi_vv_MODGEN_8_29\
	\CROSSFADE_COUNTER:add_vi_vv_MODGEN_8_28\
	\CROSSFADE_COUNTER:add_vi_vv_MODGEN_8_27\
	\CROSSFADE_COUNTER:add_vi_vv_MODGEN_8_26\
	\CROSSFADE_COUNTER:add_vi_vv_MODGEN_8_25\
	\CROSSFADE_COUNTER:add_vi_vv_MODGEN_8_24\
	\CROSSFADE_COUNTER:add_vi_vv_MODGEN_8_23\
	\CROSSFADE_COUNTER:add_vi_vv_MODGEN_8_22\
	\CROSSFADE_COUNTER:add_vi_vv_MODGEN_8_21\
	\CROSSFADE_COUNTER:add_vi_vv_MODGEN_8_20\
	\CROSSFADE_COUNTER:add_vi_vv_MODGEN_8_19\
	\CROSSFADE_COUNTER:add_vi_vv_MODGEN_8_18\
	\CROSSFADE_COUNTER:add_vi_vv_MODGEN_8_17\
	\CROSSFADE_COUNTER:add_vi_vv_MODGEN_8_16\
	\CROSSFADE_COUNTER:add_vi_vv_MODGEN_8_15\
	\CROSSFADE_COUNTER:add_vi_vv_MODGEN_8_14\
	\CROSSFADE_COUNTER:add_vi_vv_MODGEN_8_13\
	\CROSSFADE_COUNTER:add_vi_vv_MODGEN_8_12\
	\CROSSFADE_COUNTER:add_vi_vv_MODGEN_8_11\
	\CROSSFADE_COUNTER:add_vi_vv_MODGEN_8_10\
	\CROSSFADE_COUNTER:add_vi_vv_MODGEN_8_9\
	\CROSSFADE_COUNTER:add_vi_vv_MODGEN_8_8\

Deleted 315 User equations/components.
Deleted 24 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__SW2_net_0
Aliasing tmpOE__SW1_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__SLED_3_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__SLED_5_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__SLED_6_net_0 to tmpOE__SW2_net_0
Aliasing \HOT_LEDS:clk\ to zero
Aliasing \HOT_LEDS:rst\ to zero
Aliasing \USB:tmpOE__Dm_net_0\ to tmpOE__SW2_net_0
Aliasing \USB:tmpOE__Dp_net_0\ to tmpOE__SW2_net_0
Aliasing tmpOE__SW8_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__SW3_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__SW4_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__SLED_7_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__SLED_4_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__SLED_2_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__SLED_1_net_0 to tmpOE__SW2_net_0
Aliasing Net_1962 to zero
Aliasing \BRIGHTNESS_RAMP:VDAC8:Net_83\ to zero
Aliasing \BRIGHTNESS_RAMP:VDAC8:Net_81\ to zero
Aliasing \BRIGHTNESS_RAMP:VDAC8:Net_82\ to zero
Aliasing Net_1968 to zero
Aliasing \TRIANGLE_SEL:VDAC8:Net_83\ to zero
Aliasing \TRIANGLE_SEL:VDAC8:Net_81\ to zero
Aliasing \TRIANGLE_SEL:VDAC8:Net_82\ to zero
Aliasing \RAMP_COMP:clock\ to zero
Aliasing tmpOE__SLED_8_net_0 to tmpOE__SW2_net_0
Aliasing \LEDs_Out_1:LED_Out_2:Net_510_1\ to \LEDs_Out_1:LED_Out_1:Net_510_1\
Aliasing \LEDs_Out_1:LED_Out_3:Net_510_1\ to \LEDs_Out_1:LED_Out_1:Net_510_1\
Aliasing \LEDs_Out_1:LED_Out_4:Net_510_1\ to \LEDs_Out_1:LED_Out_1:Net_510_1\
Aliasing \LEDs_Out_1:LED_Out_5:Net_510_1\ to \LEDs_Out_1:LED_Out_1:Net_510_1\
Aliasing \LEDs_Out_1:LED_Out_6:Net_510_1\ to \LEDs_Out_1:LED_Out_1:Net_510_1\
Aliasing \LEDs_Out_1:LED_Out_7:Net_510_1\ to \LEDs_Out_1:LED_Out_1:Net_510_1\
Aliasing \SLED_STATE_SEL:clk\ to zero
Aliasing \SLED_STATE_SEL:rst\ to zero
Aliasing \CROSSFADE_CTRL:clk\ to zero
Aliasing \CROSSFADE_CTRL:rst\ to zero
Aliasing tmpOE__RV1_net_0 to tmpOE__SW2_net_0
Aliasing \POT_VALUE:vp_ctl_0\ to zero
Aliasing \POT_VALUE:vp_ctl_2\ to zero
Aliasing \POT_VALUE:vn_ctl_1\ to zero
Aliasing \POT_VALUE:vn_ctl_3\ to zero
Aliasing \POT_VALUE:vp_ctl_1\ to zero
Aliasing \POT_VALUE:vp_ctl_3\ to zero
Aliasing \POT_VALUE:vn_ctl_0\ to zero
Aliasing \POT_VALUE:vn_ctl_2\ to zero
Aliasing \POT_VALUE:soc\ to zero
Aliasing \POT_VALUE:tmpOE__Bypass_net_0\ to tmpOE__SW2_net_0
Aliasing \POT_VALUE:Net_381\ to zero
Aliasing tmpOE__SW5_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__SW6_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__SW7_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__DO1_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__DO8_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__DO7_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__DO6_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__DO5_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__DO4_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__DO3_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__DO2_net_0 to tmpOE__SW2_net_0
Aliasing \LIGHT_BRIGHTNESS_7:clk\ to zero
Aliasing \LIGHT_BRIGHTNESS_7:rst\ to zero
Aliasing \LIGHT_BRIGHTNESS_6:clk\ to zero
Aliasing \LIGHT_BRIGHTNESS_6:rst\ to zero
Aliasing \LIGHT_BRIGHTNESS_5:clk\ to zero
Aliasing \LIGHT_BRIGHTNESS_5:rst\ to zero
Aliasing \LIGHT_BRIGHTNESS_4:clk\ to zero
Aliasing \LIGHT_BRIGHTNESS_4:rst\ to zero
Aliasing \LIGHT_BRIGHTNESS_3:clk\ to zero
Aliasing \LIGHT_BRIGHTNESS_3:rst\ to zero
Aliasing \LIGHT_BRIGHTNESS_2:clk\ to zero
Aliasing \LIGHT_BRIGHTNESS_2:rst\ to zero
Aliasing \LIGHT_BRIGHTNESS_1:clk\ to zero
Aliasing \LIGHT_BRIGHTNESS_1:rst\ to zero
Aliasing \Lights_Out_1:Net_748\ to zero
Aliasing \Lights_Out_1:LED_STATUS:status_7\ to zero
Aliasing \Lights_Out_1:BUCK_DUTY:Net_113\ to tmpOE__SW2_net_0
Aliasing \Lights_Out_1:MODULE_1:g1:a0:gx:u0:albi_3\ to zero
Aliasing \Lights_Out_1:MODULE_1:g1:a0:gx:u0:agbi_3\ to zero
Aliasing \Lights_Out_1:MODIN3_6\ to \Lights_Out_1:MODIN1_6\
Aliasing \Lights_Out_1:MODIN3_5\ to \Lights_Out_1:MODIN1_5\
Aliasing \Lights_Out_1:MODIN3_4\ to \Lights_Out_1:MODIN1_4\
Aliasing \Lights_Out_1:MODIN3_3\ to \Lights_Out_1:MODIN1_3\
Aliasing \Lights_Out_1:MODIN3_2\ to \Lights_Out_1:MODIN1_2\
Aliasing \Lights_Out_1:MODIN3_1\ to \Lights_Out_1:MODIN1_1\
Aliasing \Lights_Out_1:MODIN3_0\ to \Lights_Out_1:MODIN1_0\
Aliasing \Lights_Out_1:MODULE_2:g1:a0:gx:u0:albi_3\ to zero
Aliasing \Lights_Out_1:MODULE_2:g1:a0:gx:u0:agbi_3\ to zero
Aliasing \Lights_Out_1:MODIN5_6\ to \Lights_Out_1:MODIN1_6\
Aliasing \Lights_Out_1:MODIN5_5\ to \Lights_Out_1:MODIN1_5\
Aliasing \Lights_Out_1:MODIN5_4\ to \Lights_Out_1:MODIN1_4\
Aliasing \Lights_Out_1:MODIN5_3\ to \Lights_Out_1:MODIN1_3\
Aliasing \Lights_Out_1:MODIN5_2\ to \Lights_Out_1:MODIN1_2\
Aliasing \Lights_Out_1:MODIN5_1\ to \Lights_Out_1:MODIN1_1\
Aliasing \Lights_Out_1:MODIN5_0\ to \Lights_Out_1:MODIN1_0\
Aliasing \Lights_Out_1:MODULE_3:g1:a0:gx:u0:albi_3\ to zero
Aliasing \Lights_Out_1:MODULE_3:g1:a0:gx:u0:agbi_3\ to zero
Aliasing \Lights_Out_1:MODIN7_6\ to \Lights_Out_1:MODIN1_6\
Aliasing \Lights_Out_1:MODIN7_5\ to \Lights_Out_1:MODIN1_5\
Aliasing \Lights_Out_1:MODIN7_4\ to \Lights_Out_1:MODIN1_4\
Aliasing \Lights_Out_1:MODIN7_3\ to \Lights_Out_1:MODIN1_3\
Aliasing \Lights_Out_1:MODIN7_2\ to \Lights_Out_1:MODIN1_2\
Aliasing \Lights_Out_1:MODIN7_1\ to \Lights_Out_1:MODIN1_1\
Aliasing \Lights_Out_1:MODIN7_0\ to \Lights_Out_1:MODIN1_0\
Aliasing \Lights_Out_1:MODULE_4:g1:a0:gx:u0:albi_3\ to zero
Aliasing \Lights_Out_1:MODULE_4:g1:a0:gx:u0:agbi_3\ to zero
Aliasing \Lights_Out_1:MODIN9_6\ to \Lights_Out_1:MODIN1_6\
Aliasing \Lights_Out_1:MODIN9_5\ to \Lights_Out_1:MODIN1_5\
Aliasing \Lights_Out_1:MODIN9_4\ to \Lights_Out_1:MODIN1_4\
Aliasing \Lights_Out_1:MODIN9_3\ to \Lights_Out_1:MODIN1_3\
Aliasing \Lights_Out_1:MODIN9_2\ to \Lights_Out_1:MODIN1_2\
Aliasing \Lights_Out_1:MODIN9_1\ to \Lights_Out_1:MODIN1_1\
Aliasing \Lights_Out_1:MODIN9_0\ to \Lights_Out_1:MODIN1_0\
Aliasing \Lights_Out_1:MODULE_5:g1:a0:gx:u0:albi_3\ to zero
Aliasing \Lights_Out_1:MODULE_5:g1:a0:gx:u0:agbi_3\ to zero
Aliasing \Lights_Out_1:MODIN11_6\ to \Lights_Out_1:MODIN1_6\
Aliasing \Lights_Out_1:MODIN11_5\ to \Lights_Out_1:MODIN1_5\
Aliasing \Lights_Out_1:MODIN11_4\ to \Lights_Out_1:MODIN1_4\
Aliasing \Lights_Out_1:MODIN11_3\ to \Lights_Out_1:MODIN1_3\
Aliasing \Lights_Out_1:MODIN11_2\ to \Lights_Out_1:MODIN1_2\
Aliasing \Lights_Out_1:MODIN11_1\ to \Lights_Out_1:MODIN1_1\
Aliasing \Lights_Out_1:MODIN11_0\ to \Lights_Out_1:MODIN1_0\
Aliasing \Lights_Out_1:MODULE_6:g1:a0:gx:u0:albi_3\ to zero
Aliasing \Lights_Out_1:MODULE_6:g1:a0:gx:u0:agbi_3\ to zero
Aliasing \Lights_Out_1:MODIN13_6\ to \Lights_Out_1:MODIN1_6\
Aliasing \Lights_Out_1:MODIN13_5\ to \Lights_Out_1:MODIN1_5\
Aliasing \Lights_Out_1:MODIN13_4\ to \Lights_Out_1:MODIN1_4\
Aliasing \Lights_Out_1:MODIN13_3\ to \Lights_Out_1:MODIN1_3\
Aliasing \Lights_Out_1:MODIN13_2\ to \Lights_Out_1:MODIN1_2\
Aliasing \Lights_Out_1:MODIN13_1\ to \Lights_Out_1:MODIN1_1\
Aliasing \Lights_Out_1:MODIN13_0\ to \Lights_Out_1:MODIN1_0\
Aliasing \Lights_Out_1:MODULE_7:g1:a0:gx:u0:albi_3\ to zero
Aliasing \Lights_Out_1:MODULE_7:g1:a0:gx:u0:agbi_3\ to zero
Aliasing \CROSSFADE_COUNTER:MODULE_8:g2:a0:a_23\ to zero
Aliasing \CROSSFADE_COUNTER:MODULE_8:g2:a0:a_22\ to zero
Aliasing \CROSSFADE_COUNTER:MODULE_8:g2:a0:a_21\ to zero
Aliasing \CROSSFADE_COUNTER:MODULE_8:g2:a0:a_20\ to zero
Aliasing \CROSSFADE_COUNTER:MODULE_8:g2:a0:a_19\ to zero
Aliasing \CROSSFADE_COUNTER:MODULE_8:g2:a0:a_18\ to zero
Aliasing \CROSSFADE_COUNTER:MODULE_8:g2:a0:a_17\ to zero
Aliasing \CROSSFADE_COUNTER:MODULE_8:g2:a0:a_16\ to zero
Aliasing \CROSSFADE_COUNTER:MODULE_8:g2:a0:a_15\ to zero
Aliasing \CROSSFADE_COUNTER:MODULE_8:g2:a0:a_14\ to zero
Aliasing \CROSSFADE_COUNTER:MODULE_8:g2:a0:a_13\ to zero
Aliasing \CROSSFADE_COUNTER:MODULE_8:g2:a0:a_12\ to zero
Aliasing \CROSSFADE_COUNTER:MODULE_8:g2:a0:a_11\ to zero
Aliasing \CROSSFADE_COUNTER:MODULE_8:g2:a0:a_10\ to zero
Aliasing \CROSSFADE_COUNTER:MODULE_8:g2:a0:a_9\ to zero
Aliasing \CROSSFADE_COUNTER:MODULE_8:g2:a0:a_8\ to zero
Aliasing \CROSSFADE_COUNTER:MODIN15_7\ to \CROSSFADE_VAL:status_7\
Aliasing \CROSSFADE_COUNTER:MODIN15_6\ to \CROSSFADE_VAL:status_6\
Aliasing \CROSSFADE_COUNTER:MODIN15_5\ to \CROSSFADE_VAL:status_5\
Aliasing \CROSSFADE_COUNTER:MODIN15_4\ to \CROSSFADE_VAL:status_4\
Aliasing \CROSSFADE_COUNTER:MODIN15_3\ to \CROSSFADE_VAL:status_3\
Aliasing \CROSSFADE_COUNTER:MODIN15_2\ to \CROSSFADE_VAL:status_2\
Aliasing \CROSSFADE_COUNTER:MODIN15_1\ to \CROSSFADE_VAL:status_1\
Aliasing \CROSSFADE_COUNTER:MODIN15_0\ to \CROSSFADE_VAL:status_0\
Aliasing \CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SW2_net_0
Removing Lhs of wire one[7] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__SW1_net_0[12] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__SLED_3_net_0[19] = tmpOE__SW2_net_0[1]
Removing Rhs of wire Net_5290[20] = \LEDs_Out_1:LED_Out_3:mux_1:tmp__mux_1_reg\[267]
Removing Lhs of wire tmpOE__SLED_5_net_0[26] = tmpOE__SW2_net_0[1]
Removing Rhs of wire Net_5292[27] = \LEDs_Out_1:LED_Out_5:mux_1:tmp__mux_1_reg\[275]
Removing Lhs of wire tmpOE__SLED_6_net_0[33] = tmpOE__SW2_net_0[1]
Removing Rhs of wire Net_5293[34] = \LEDs_Out_1:LED_Out_6:mux_1:tmp__mux_1_reg\[279]
Removing Lhs of wire \HOT_LEDS:clk\[39] = zero[2]
Removing Lhs of wire \HOT_LEDS:rst\[40] = zero[2]
Removing Rhs of wire Net_6585_7[41] = \HOT_LEDS:control_out_7\[42]
Removing Rhs of wire Net_6585_7[41] = \HOT_LEDS:control_7\[58]
Removing Rhs of wire Net_6585_6[43] = \HOT_LEDS:control_out_6\[44]
Removing Rhs of wire Net_6585_6[43] = \HOT_LEDS:control_6\[59]
Removing Rhs of wire Net_6585_5[45] = \HOT_LEDS:control_out_5\[46]
Removing Rhs of wire Net_6585_5[45] = \HOT_LEDS:control_5\[60]
Removing Rhs of wire Net_6585_4[47] = \HOT_LEDS:control_out_4\[48]
Removing Rhs of wire Net_6585_4[47] = \HOT_LEDS:control_4\[61]
Removing Rhs of wire Net_6585_3[49] = \HOT_LEDS:control_out_3\[50]
Removing Rhs of wire Net_6585_3[49] = \HOT_LEDS:control_3\[62]
Removing Rhs of wire Net_6585_2[51] = \HOT_LEDS:control_out_2\[52]
Removing Rhs of wire Net_6585_2[51] = \HOT_LEDS:control_2\[63]
Removing Rhs of wire Net_6585_1[53] = \HOT_LEDS:control_out_1\[54]
Removing Rhs of wire Net_6585_1[53] = \HOT_LEDS:control_1\[64]
Removing Rhs of wire Net_6585_0[55] = \HOT_LEDS:control_out_0\[56]
Removing Rhs of wire Net_6585_0[55] = \HOT_LEDS:control_0\[65]
Removing Lhs of wire \USB:tmpOE__Dm_net_0\[69] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \USB:tmpOE__Dp_net_0\[76] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__SW8_net_0[128] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__SW3_net_0[135] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__SW4_net_0[142] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__SLED_7_net_0[151] = tmpOE__SW2_net_0[1]
Removing Rhs of wire Net_5294[152] = \LEDs_Out_1:LED_Out_7:mux_1:tmp__mux_1_reg\[283]
Removing Lhs of wire tmpOE__SLED_4_net_0[158] = tmpOE__SW2_net_0[1]
Removing Rhs of wire Net_5291[159] = \LEDs_Out_1:LED_Out_4:mux_1:tmp__mux_1_reg\[271]
Removing Lhs of wire tmpOE__SLED_2_net_0[165] = tmpOE__SW2_net_0[1]
Removing Rhs of wire Net_5289[166] = \LEDs_Out_1:LED_Out_2:mux_1:tmp__mux_1_reg\[263]
Removing Lhs of wire tmpOE__SLED_1_net_0[172] = tmpOE__SW2_net_0[1]
Removing Rhs of wire Net_5288[173] = \LEDs_Out_1:LED_Out_1:mux_1:tmp__mux_1_reg\[258]
Removing Lhs of wire Net_1962[180] = zero[2]
Removing Rhs of wire \BRIGHTNESS_RAMP:Net_183\[191] = \BRIGHTNESS_RAMP:demux:tmp__demux_0_reg\[196]
Removing Rhs of wire \BRIGHTNESS_RAMP:Net_107\[194] = \BRIGHTNESS_RAMP:demux:tmp__demux_1_reg\[199]
Removing Rhs of wire \BRIGHTNESS_RAMP:Net_134\[197] = \BRIGHTNESS_RAMP:cydff_1\[211]
Removing Lhs of wire \BRIGHTNESS_RAMP:Net_336\[198] = Net_3013[179]
Removing Lhs of wire \BRIGHTNESS_RAMP:VDAC8:Net_83\[201] = zero[2]
Removing Lhs of wire \BRIGHTNESS_RAMP:VDAC8:Net_81\[202] = zero[2]
Removing Lhs of wire \BRIGHTNESS_RAMP:VDAC8:Net_82\[203] = zero[2]
Removing Lhs of wire Net_1968[212] = zero[2]
Removing Rhs of wire \TRIANGLE_SEL:Net_183\[225] = \TRIANGLE_SEL:demux:tmp__demux_0_reg\[230]
Removing Rhs of wire \TRIANGLE_SEL:Net_107\[228] = \TRIANGLE_SEL:demux:tmp__demux_1_reg\[233]
Removing Rhs of wire \TRIANGLE_SEL:Net_134\[231] = \TRIANGLE_SEL:cydff_1\[245]
Removing Lhs of wire \TRIANGLE_SEL:Net_336\[232] = Net_1945[214]
Removing Lhs of wire \TRIANGLE_SEL:VDAC8:Net_83\[235] = zero[2]
Removing Lhs of wire \TRIANGLE_SEL:VDAC8:Net_81\[236] = zero[2]
Removing Lhs of wire \TRIANGLE_SEL:VDAC8:Net_82\[237] = zero[2]
Removing Lhs of wire \RAMP_COMP:clock\[247] = zero[2]
Removing Rhs of wire Net_7428[249] = \RAMP_COMP:Net_1\[248]
Removing Lhs of wire tmpOE__SLED_8_net_0[252] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \LEDs_Out_1:LED_Out_1:Net_510_1\[259] = Net_6704[262]
Removing Lhs of wire \LEDs_Out_1:LED_Out_1:Net_510_0\[260] = Net_6585_0[55]
Removing Rhs of wire Net_7431[261] = \Lights_Out_1:cmp_vv_vv_MODGEN_1\[698]
Removing Rhs of wire Net_7431[261] = \Lights_Out_1:MODULE_1:g1:a0:xlt\[930]
Removing Rhs of wire Net_7431[261] = \Lights_Out_1:MODULE_1:g1:a0:gx:u0:albi_0\[926]
Removing Rhs of wire Net_6704[262] = \SLED_STATE_SEL:control_out_0\[289]
Removing Rhs of wire Net_6704[262] = \SLED_STATE_SEL:control_0\[312]
Removing Lhs of wire \LEDs_Out_1:LED_Out_2:Net_510_1\[264] = Net_6704[262]
Removing Lhs of wire \LEDs_Out_1:LED_Out_2:Net_510_0\[265] = Net_6585_1[53]
Removing Rhs of wire Net_7432[266] = \Lights_Out_1:cmp_vv_vv_MODGEN_2\[699]
Removing Rhs of wire Net_7432[266] = \Lights_Out_1:MODULE_2:g1:a0:xlt\[1046]
Removing Rhs of wire Net_7432[266] = \Lights_Out_1:MODULE_2:g1:a0:gx:u0:albi_0\[1042]
Removing Lhs of wire \LEDs_Out_1:LED_Out_3:Net_510_1\[268] = Net_6704[262]
Removing Lhs of wire \LEDs_Out_1:LED_Out_3:Net_510_0\[269] = Net_6585_2[51]
Removing Rhs of wire Net_7433[270] = \Lights_Out_1:cmp_vv_vv_MODGEN_3\[700]
Removing Rhs of wire Net_7433[270] = \Lights_Out_1:MODULE_3:g1:a0:xlt\[1162]
Removing Rhs of wire Net_7433[270] = \Lights_Out_1:MODULE_3:g1:a0:gx:u0:albi_0\[1158]
Removing Lhs of wire \LEDs_Out_1:LED_Out_4:Net_510_1\[272] = Net_6704[262]
Removing Lhs of wire \LEDs_Out_1:LED_Out_4:Net_510_0\[273] = Net_6585_3[49]
Removing Rhs of wire Net_7434[274] = \Lights_Out_1:cmp_vv_vv_MODGEN_4\[701]
Removing Rhs of wire Net_7434[274] = \Lights_Out_1:MODULE_4:g1:a0:xlt\[1278]
Removing Rhs of wire Net_7434[274] = \Lights_Out_1:MODULE_4:g1:a0:gx:u0:albi_0\[1274]
Removing Lhs of wire \LEDs_Out_1:LED_Out_5:Net_510_1\[276] = Net_6704[262]
Removing Lhs of wire \LEDs_Out_1:LED_Out_5:Net_510_0\[277] = Net_6585_4[47]
Removing Rhs of wire Net_7435[278] = \Lights_Out_1:cmp_vv_vv_MODGEN_5\[702]
Removing Rhs of wire Net_7435[278] = \Lights_Out_1:MODULE_5:g1:a0:xlt\[1394]
Removing Rhs of wire Net_7435[278] = \Lights_Out_1:MODULE_5:g1:a0:gx:u0:albi_0\[1390]
Removing Lhs of wire \LEDs_Out_1:LED_Out_6:Net_510_1\[280] = Net_6704[262]
Removing Lhs of wire \LEDs_Out_1:LED_Out_6:Net_510_0\[281] = Net_6585_5[45]
Removing Rhs of wire Net_7436[282] = \Lights_Out_1:cmp_vv_vv_MODGEN_6\[703]
Removing Rhs of wire Net_7436[282] = \Lights_Out_1:MODULE_6:g1:a0:xlt\[1510]
Removing Rhs of wire Net_7436[282] = \Lights_Out_1:MODULE_6:g1:a0:gx:u0:albi_0\[1506]
Removing Lhs of wire \LEDs_Out_1:LED_Out_7:Net_510_1\[284] = Net_6704[262]
Removing Lhs of wire \LEDs_Out_1:LED_Out_7:Net_510_0\[285] = Net_6585_6[43]
Removing Rhs of wire Net_6914[286] = \Lights_Out_1:cmp_vv_vv_MODGEN_7\[704]
Removing Rhs of wire Net_6914[286] = \Lights_Out_1:MODULE_7:g1:a0:xlt\[1626]
Removing Rhs of wire Net_6914[286] = \Lights_Out_1:MODULE_7:g1:a0:gx:u0:albi_0\[1622]
Removing Lhs of wire \SLED_STATE_SEL:clk\[287] = zero[2]
Removing Lhs of wire \SLED_STATE_SEL:rst\[288] = zero[2]
Removing Lhs of wire \CROSSFADE_CTRL:clk\[313] = zero[2]
Removing Lhs of wire \CROSSFADE_CTRL:rst\[314] = zero[2]
Removing Rhs of wire Net_5234[315] = \CROSSFADE_CTRL:control_out_0\[316]
Removing Rhs of wire Net_5234[315] = \CROSSFADE_CTRL:control_0\[339]
Removing Rhs of wire Net_7441[317] = \CROSSFADE_CTRL:control_out_1\[318]
Removing Rhs of wire Net_7441[317] = \CROSSFADE_CTRL:control_1\[338]
Removing Lhs of wire \CROSSFADE_VAL:status_7\[342] = Net_5287_7[343]
Removing Lhs of wire \CROSSFADE_VAL:status_6\[344] = Net_5287_6[345]
Removing Lhs of wire \CROSSFADE_VAL:status_5\[346] = Net_5287_5[347]
Removing Lhs of wire \CROSSFADE_VAL:status_4\[348] = Net_5287_4[349]
Removing Lhs of wire \CROSSFADE_VAL:status_3\[350] = Net_5287_3[351]
Removing Lhs of wire \CROSSFADE_VAL:status_2\[352] = Net_5287_2[353]
Removing Lhs of wire \CROSSFADE_VAL:status_1\[354] = Net_5287_1[355]
Removing Lhs of wire \CROSSFADE_VAL:status_0\[356] = Net_5287_0[357]
Removing Lhs of wire tmpOE__RV1_net_0[360] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \POT_VALUE:vp_ctl_0\[375] = zero[2]
Removing Lhs of wire \POT_VALUE:vp_ctl_2\[376] = zero[2]
Removing Lhs of wire \POT_VALUE:vn_ctl_1\[377] = zero[2]
Removing Lhs of wire \POT_VALUE:vn_ctl_3\[378] = zero[2]
Removing Lhs of wire \POT_VALUE:vp_ctl_1\[379] = zero[2]
Removing Lhs of wire \POT_VALUE:vp_ctl_3\[380] = zero[2]
Removing Lhs of wire \POT_VALUE:vn_ctl_0\[381] = zero[2]
Removing Lhs of wire \POT_VALUE:vn_ctl_2\[382] = zero[2]
Removing Rhs of wire \POT_VALUE:Net_188\[385] = \POT_VALUE:Net_221\[386]
Removing Lhs of wire \POT_VALUE:soc\[391] = zero[2]
Removing Lhs of wire \POT_VALUE:tmpOE__Bypass_net_0\[409] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \POT_VALUE:Net_381\[424] = zero[2]
Removing Lhs of wire tmpOE__SW5_net_0[426] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__SW6_net_0[433] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__SW7_net_0[440] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__DO1_net_0[447] = tmpOE__SW2_net_0[1]
Removing Rhs of wire Net_6910[448] = \Lights_Out_1:BUCK_DUTY:Net_57\[718]
Removing Lhs of wire tmpOE__DO8_net_0[454] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__DO7_net_0[460] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__DO6_net_0[466] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__DO5_net_0[472] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__DO4_net_0[478] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__DO3_net_0[484] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__DO2_net_0[490] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \LIGHT_BRIGHTNESS_7:clk\[495] = zero[2]
Removing Lhs of wire \LIGHT_BRIGHTNESS_7:rst\[496] = zero[2]
Removing Rhs of wire Net_5426_6[499] = \LIGHT_BRIGHTNESS_7:control_out_6\[500]
Removing Rhs of wire Net_5426_6[499] = \LIGHT_BRIGHTNESS_7:control_6\[515]
Removing Rhs of wire Net_5426_5[501] = \LIGHT_BRIGHTNESS_7:control_out_5\[502]
Removing Rhs of wire Net_5426_5[501] = \LIGHT_BRIGHTNESS_7:control_5\[516]
Removing Rhs of wire Net_5426_4[503] = \LIGHT_BRIGHTNESS_7:control_out_4\[504]
Removing Rhs of wire Net_5426_4[503] = \LIGHT_BRIGHTNESS_7:control_4\[517]
Removing Rhs of wire Net_5426_3[505] = \LIGHT_BRIGHTNESS_7:control_out_3\[506]
Removing Rhs of wire Net_5426_3[505] = \LIGHT_BRIGHTNESS_7:control_3\[518]
Removing Rhs of wire Net_5426_2[507] = \LIGHT_BRIGHTNESS_7:control_out_2\[508]
Removing Rhs of wire Net_5426_2[507] = \LIGHT_BRIGHTNESS_7:control_2\[519]
Removing Rhs of wire Net_5426_1[509] = \LIGHT_BRIGHTNESS_7:control_out_1\[510]
Removing Rhs of wire Net_5426_1[509] = \LIGHT_BRIGHTNESS_7:control_1\[520]
Removing Rhs of wire Net_5426_0[511] = \LIGHT_BRIGHTNESS_7:control_out_0\[512]
Removing Rhs of wire Net_5426_0[511] = \LIGHT_BRIGHTNESS_7:control_0\[521]
Removing Lhs of wire \LIGHT_BRIGHTNESS_6:clk\[522] = zero[2]
Removing Lhs of wire \LIGHT_BRIGHTNESS_6:rst\[523] = zero[2]
Removing Rhs of wire Net_5425_6[526] = \LIGHT_BRIGHTNESS_6:control_out_6\[527]
Removing Rhs of wire Net_5425_6[526] = \LIGHT_BRIGHTNESS_6:control_6\[542]
Removing Rhs of wire Net_5425_5[528] = \LIGHT_BRIGHTNESS_6:control_out_5\[529]
Removing Rhs of wire Net_5425_5[528] = \LIGHT_BRIGHTNESS_6:control_5\[543]
Removing Rhs of wire Net_5425_4[530] = \LIGHT_BRIGHTNESS_6:control_out_4\[531]
Removing Rhs of wire Net_5425_4[530] = \LIGHT_BRIGHTNESS_6:control_4\[544]
Removing Rhs of wire Net_5425_3[532] = \LIGHT_BRIGHTNESS_6:control_out_3\[533]
Removing Rhs of wire Net_5425_3[532] = \LIGHT_BRIGHTNESS_6:control_3\[545]
Removing Rhs of wire Net_5425_2[534] = \LIGHT_BRIGHTNESS_6:control_out_2\[535]
Removing Rhs of wire Net_5425_2[534] = \LIGHT_BRIGHTNESS_6:control_2\[546]
Removing Rhs of wire Net_5425_1[536] = \LIGHT_BRIGHTNESS_6:control_out_1\[537]
Removing Rhs of wire Net_5425_1[536] = \LIGHT_BRIGHTNESS_6:control_1\[547]
Removing Rhs of wire Net_5425_0[538] = \LIGHT_BRIGHTNESS_6:control_out_0\[539]
Removing Rhs of wire Net_5425_0[538] = \LIGHT_BRIGHTNESS_6:control_0\[548]
Removing Lhs of wire \LIGHT_BRIGHTNESS_5:clk\[549] = zero[2]
Removing Lhs of wire \LIGHT_BRIGHTNESS_5:rst\[550] = zero[2]
Removing Rhs of wire Net_5424_6[553] = \LIGHT_BRIGHTNESS_5:control_out_6\[554]
Removing Rhs of wire Net_5424_6[553] = \LIGHT_BRIGHTNESS_5:control_6\[569]
Removing Rhs of wire Net_5424_5[555] = \LIGHT_BRIGHTNESS_5:control_out_5\[556]
Removing Rhs of wire Net_5424_5[555] = \LIGHT_BRIGHTNESS_5:control_5\[570]
Removing Rhs of wire Net_5424_4[557] = \LIGHT_BRIGHTNESS_5:control_out_4\[558]
Removing Rhs of wire Net_5424_4[557] = \LIGHT_BRIGHTNESS_5:control_4\[571]
Removing Rhs of wire Net_5424_3[559] = \LIGHT_BRIGHTNESS_5:control_out_3\[560]
Removing Rhs of wire Net_5424_3[559] = \LIGHT_BRIGHTNESS_5:control_3\[572]
Removing Rhs of wire Net_5424_2[561] = \LIGHT_BRIGHTNESS_5:control_out_2\[562]
Removing Rhs of wire Net_5424_2[561] = \LIGHT_BRIGHTNESS_5:control_2\[573]
Removing Rhs of wire Net_5424_1[563] = \LIGHT_BRIGHTNESS_5:control_out_1\[564]
Removing Rhs of wire Net_5424_1[563] = \LIGHT_BRIGHTNESS_5:control_1\[574]
Removing Rhs of wire Net_5424_0[565] = \LIGHT_BRIGHTNESS_5:control_out_0\[566]
Removing Rhs of wire Net_5424_0[565] = \LIGHT_BRIGHTNESS_5:control_0\[575]
Removing Lhs of wire \LIGHT_BRIGHTNESS_4:clk\[576] = zero[2]
Removing Lhs of wire \LIGHT_BRIGHTNESS_4:rst\[577] = zero[2]
Removing Rhs of wire Net_5423_6[580] = \LIGHT_BRIGHTNESS_4:control_out_6\[581]
Removing Rhs of wire Net_5423_6[580] = \LIGHT_BRIGHTNESS_4:control_6\[596]
Removing Rhs of wire Net_5423_5[582] = \LIGHT_BRIGHTNESS_4:control_out_5\[583]
Removing Rhs of wire Net_5423_5[582] = \LIGHT_BRIGHTNESS_4:control_5\[597]
Removing Rhs of wire Net_5423_4[584] = \LIGHT_BRIGHTNESS_4:control_out_4\[585]
Removing Rhs of wire Net_5423_4[584] = \LIGHT_BRIGHTNESS_4:control_4\[598]
Removing Rhs of wire Net_5423_3[586] = \LIGHT_BRIGHTNESS_4:control_out_3\[587]
Removing Rhs of wire Net_5423_3[586] = \LIGHT_BRIGHTNESS_4:control_3\[599]
Removing Rhs of wire Net_5423_2[588] = \LIGHT_BRIGHTNESS_4:control_out_2\[589]
Removing Rhs of wire Net_5423_2[588] = \LIGHT_BRIGHTNESS_4:control_2\[600]
Removing Rhs of wire Net_5423_1[590] = \LIGHT_BRIGHTNESS_4:control_out_1\[591]
Removing Rhs of wire Net_5423_1[590] = \LIGHT_BRIGHTNESS_4:control_1\[601]
Removing Rhs of wire Net_5423_0[592] = \LIGHT_BRIGHTNESS_4:control_out_0\[593]
Removing Rhs of wire Net_5423_0[592] = \LIGHT_BRIGHTNESS_4:control_0\[602]
Removing Lhs of wire \LIGHT_BRIGHTNESS_3:clk\[603] = zero[2]
Removing Lhs of wire \LIGHT_BRIGHTNESS_3:rst\[604] = zero[2]
Removing Rhs of wire Net_5422_6[607] = \LIGHT_BRIGHTNESS_3:control_out_6\[608]
Removing Rhs of wire Net_5422_6[607] = \LIGHT_BRIGHTNESS_3:control_6\[623]
Removing Rhs of wire Net_5422_5[609] = \LIGHT_BRIGHTNESS_3:control_out_5\[610]
Removing Rhs of wire Net_5422_5[609] = \LIGHT_BRIGHTNESS_3:control_5\[624]
Removing Rhs of wire Net_5422_4[611] = \LIGHT_BRIGHTNESS_3:control_out_4\[612]
Removing Rhs of wire Net_5422_4[611] = \LIGHT_BRIGHTNESS_3:control_4\[625]
Removing Rhs of wire Net_5422_3[613] = \LIGHT_BRIGHTNESS_3:control_out_3\[614]
Removing Rhs of wire Net_5422_3[613] = \LIGHT_BRIGHTNESS_3:control_3\[626]
Removing Rhs of wire Net_5422_2[615] = \LIGHT_BRIGHTNESS_3:control_out_2\[616]
Removing Rhs of wire Net_5422_2[615] = \LIGHT_BRIGHTNESS_3:control_2\[627]
Removing Rhs of wire Net_5422_1[617] = \LIGHT_BRIGHTNESS_3:control_out_1\[618]
Removing Rhs of wire Net_5422_1[617] = \LIGHT_BRIGHTNESS_3:control_1\[628]
Removing Rhs of wire Net_5422_0[619] = \LIGHT_BRIGHTNESS_3:control_out_0\[620]
Removing Rhs of wire Net_5422_0[619] = \LIGHT_BRIGHTNESS_3:control_0\[629]
Removing Lhs of wire \LIGHT_BRIGHTNESS_2:clk\[630] = zero[2]
Removing Lhs of wire \LIGHT_BRIGHTNESS_2:rst\[631] = zero[2]
Removing Rhs of wire Net_5421_6[634] = \LIGHT_BRIGHTNESS_2:control_out_6\[635]
Removing Rhs of wire Net_5421_6[634] = \LIGHT_BRIGHTNESS_2:control_6\[650]
Removing Rhs of wire Net_5421_5[636] = \LIGHT_BRIGHTNESS_2:control_out_5\[637]
Removing Rhs of wire Net_5421_5[636] = \LIGHT_BRIGHTNESS_2:control_5\[651]
Removing Rhs of wire Net_5421_4[638] = \LIGHT_BRIGHTNESS_2:control_out_4\[639]
Removing Rhs of wire Net_5421_4[638] = \LIGHT_BRIGHTNESS_2:control_4\[652]
Removing Rhs of wire Net_5421_3[640] = \LIGHT_BRIGHTNESS_2:control_out_3\[641]
Removing Rhs of wire Net_5421_3[640] = \LIGHT_BRIGHTNESS_2:control_3\[653]
Removing Rhs of wire Net_5421_2[642] = \LIGHT_BRIGHTNESS_2:control_out_2\[643]
Removing Rhs of wire Net_5421_2[642] = \LIGHT_BRIGHTNESS_2:control_2\[654]
Removing Rhs of wire Net_5421_1[644] = \LIGHT_BRIGHTNESS_2:control_out_1\[645]
Removing Rhs of wire Net_5421_1[644] = \LIGHT_BRIGHTNESS_2:control_1\[655]
Removing Rhs of wire Net_5421_0[646] = \LIGHT_BRIGHTNESS_2:control_out_0\[647]
Removing Rhs of wire Net_5421_0[646] = \LIGHT_BRIGHTNESS_2:control_0\[656]
Removing Lhs of wire \LIGHT_BRIGHTNESS_1:clk\[657] = zero[2]
Removing Lhs of wire \LIGHT_BRIGHTNESS_1:rst\[658] = zero[2]
Removing Rhs of wire Net_5420_6[661] = \LIGHT_BRIGHTNESS_1:control_out_6\[662]
Removing Rhs of wire Net_5420_6[661] = \LIGHT_BRIGHTNESS_1:control_6\[677]
Removing Rhs of wire Net_5420_5[663] = \LIGHT_BRIGHTNESS_1:control_out_5\[664]
Removing Rhs of wire Net_5420_5[663] = \LIGHT_BRIGHTNESS_1:control_5\[678]
Removing Rhs of wire Net_5420_4[665] = \LIGHT_BRIGHTNESS_1:control_out_4\[666]
Removing Rhs of wire Net_5420_4[665] = \LIGHT_BRIGHTNESS_1:control_4\[679]
Removing Rhs of wire Net_5420_3[667] = \LIGHT_BRIGHTNESS_1:control_out_3\[668]
Removing Rhs of wire Net_5420_3[667] = \LIGHT_BRIGHTNESS_1:control_3\[680]
Removing Rhs of wire Net_5420_2[669] = \LIGHT_BRIGHTNESS_1:control_out_2\[670]
Removing Rhs of wire Net_5420_2[669] = \LIGHT_BRIGHTNESS_1:control_2\[681]
Removing Rhs of wire Net_5420_1[671] = \LIGHT_BRIGHTNESS_1:control_out_1\[672]
Removing Rhs of wire Net_5420_1[671] = \LIGHT_BRIGHTNESS_1:control_1\[682]
Removing Rhs of wire Net_5420_0[673] = \LIGHT_BRIGHTNESS_1:control_out_0\[674]
Removing Rhs of wire Net_5420_0[673] = \LIGHT_BRIGHTNESS_1:control_0\[683]
Removing Lhs of wire \Lights_Out_1:Net_748\[686] = zero[2]
Removing Lhs of wire \Lights_Out_1:LED_STATUS:status_0\[687] = Net_7431[261]
Removing Lhs of wire \Lights_Out_1:LED_STATUS:status_1\[688] = Net_7432[266]
Removing Lhs of wire \Lights_Out_1:LED_STATUS:status_2\[689] = Net_7433[270]
Removing Lhs of wire \Lights_Out_1:LED_STATUS:status_3\[690] = Net_7434[274]
Removing Lhs of wire \Lights_Out_1:LED_STATUS:status_4\[691] = Net_7435[278]
Removing Lhs of wire \Lights_Out_1:LED_STATUS:status_5\[692] = Net_7436[282]
Removing Lhs of wire \Lights_Out_1:LED_STATUS:status_6\[693] = Net_6914[286]
Removing Lhs of wire \Lights_Out_1:LED_STATUS:status_7\[694] = zero[2]
Removing Lhs of wire \Lights_Out_1:BUCK_DUTY:Net_107\[715] = zero[2]
Removing Lhs of wire \Lights_Out_1:BUCK_DUTY:Net_113\[716] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \Lights_Out_1:Net_2114\[724] = \Lights_Out_1:cydff_1\[723]
Removing Lhs of wire \Lights_Out_1:Net_2099_6\[732] = \Lights_Out_1:cydff_2_6\[725]
Removing Lhs of wire \Lights_Out_1:Net_2099_5\[733] = \Lights_Out_1:cydff_2_5\[726]
Removing Lhs of wire \Lights_Out_1:Net_2099_4\[734] = \Lights_Out_1:cydff_2_4\[727]
Removing Lhs of wire \Lights_Out_1:Net_2099_3\[735] = \Lights_Out_1:cydff_2_3\[728]
Removing Lhs of wire \Lights_Out_1:Net_2099_2\[736] = \Lights_Out_1:cydff_2_2\[729]
Removing Lhs of wire \Lights_Out_1:Net_2099_1\[737] = \Lights_Out_1:cydff_2_1\[730]
Removing Lhs of wire \Lights_Out_1:Net_2099_0\[738] = \Lights_Out_1:cydff_2_0\[731]
Removing Lhs of wire \Lights_Out_1:Net_2102_6\[746] = \Lights_Out_1:cydff_3_6\[739]
Removing Lhs of wire \Lights_Out_1:Net_2102_5\[747] = \Lights_Out_1:cydff_3_5\[740]
Removing Lhs of wire \Lights_Out_1:Net_2102_4\[748] = \Lights_Out_1:cydff_3_4\[741]
Removing Lhs of wire \Lights_Out_1:Net_2102_3\[749] = \Lights_Out_1:cydff_3_3\[742]
Removing Lhs of wire \Lights_Out_1:Net_2102_2\[750] = \Lights_Out_1:cydff_3_2\[743]
Removing Lhs of wire \Lights_Out_1:Net_2102_1\[751] = \Lights_Out_1:cydff_3_1\[744]
Removing Lhs of wire \Lights_Out_1:Net_2102_0\[752] = \Lights_Out_1:cydff_3_0\[745]
Removing Lhs of wire \Lights_Out_1:Net_2097_6\[760] = \Lights_Out_1:cydff_4_6\[753]
Removing Lhs of wire \Lights_Out_1:Net_2097_5\[761] = \Lights_Out_1:cydff_4_5\[754]
Removing Lhs of wire \Lights_Out_1:Net_2097_4\[762] = \Lights_Out_1:cydff_4_4\[755]
Removing Lhs of wire \Lights_Out_1:Net_2097_3\[763] = \Lights_Out_1:cydff_4_3\[756]
Removing Lhs of wire \Lights_Out_1:Net_2097_2\[764] = \Lights_Out_1:cydff_4_2\[757]
Removing Lhs of wire \Lights_Out_1:Net_2097_1\[765] = \Lights_Out_1:cydff_4_1\[758]
Removing Lhs of wire \Lights_Out_1:Net_2097_0\[766] = \Lights_Out_1:cydff_4_0\[759]
Removing Lhs of wire \Lights_Out_1:Net_2115_6\[774] = \Lights_Out_1:cydff_5_6\[767]
Removing Lhs of wire \Lights_Out_1:Net_2115_5\[775] = \Lights_Out_1:cydff_5_5\[768]
Removing Lhs of wire \Lights_Out_1:Net_2115_4\[776] = \Lights_Out_1:cydff_5_4\[769]
Removing Lhs of wire \Lights_Out_1:Net_2115_3\[777] = \Lights_Out_1:cydff_5_3\[770]
Removing Lhs of wire \Lights_Out_1:Net_2115_2\[778] = \Lights_Out_1:cydff_5_2\[771]
Removing Lhs of wire \Lights_Out_1:Net_2115_1\[779] = \Lights_Out_1:cydff_5_1\[772]
Removing Lhs of wire \Lights_Out_1:Net_2115_0\[780] = \Lights_Out_1:cydff_5_0\[773]
Removing Lhs of wire \Lights_Out_1:Net_2116_6\[788] = \Lights_Out_1:cydff_6_6\[781]
Removing Lhs of wire \Lights_Out_1:Net_2116_5\[789] = \Lights_Out_1:cydff_6_5\[782]
Removing Lhs of wire \Lights_Out_1:Net_2116_4\[790] = \Lights_Out_1:cydff_6_4\[783]
Removing Lhs of wire \Lights_Out_1:Net_2116_3\[791] = \Lights_Out_1:cydff_6_3\[784]
Removing Lhs of wire \Lights_Out_1:Net_2116_2\[792] = \Lights_Out_1:cydff_6_2\[785]
Removing Lhs of wire \Lights_Out_1:Net_2116_1\[793] = \Lights_Out_1:cydff_6_1\[786]
Removing Lhs of wire \Lights_Out_1:Net_2116_0\[794] = \Lights_Out_1:cydff_6_0\[787]
Removing Lhs of wire \Lights_Out_1:Net_2117_6\[802] = \Lights_Out_1:cydff_7_6\[795]
Removing Lhs of wire \Lights_Out_1:Net_2117_5\[803] = \Lights_Out_1:cydff_7_5\[796]
Removing Lhs of wire \Lights_Out_1:Net_2117_4\[804] = \Lights_Out_1:cydff_7_4\[797]
Removing Lhs of wire \Lights_Out_1:Net_2117_3\[805] = \Lights_Out_1:cydff_7_3\[798]
Removing Lhs of wire \Lights_Out_1:Net_2117_2\[806] = \Lights_Out_1:cydff_7_2\[799]
Removing Lhs of wire \Lights_Out_1:Net_2117_1\[807] = \Lights_Out_1:cydff_7_1\[800]
Removing Lhs of wire \Lights_Out_1:Net_2117_0\[808] = \Lights_Out_1:cydff_7_0\[801]
Removing Lhs of wire \Lights_Out_1:Net_2118_6\[816] = \Lights_Out_1:cydff_8_6\[809]
Removing Lhs of wire \Lights_Out_1:Net_2118_5\[817] = \Lights_Out_1:cydff_8_5\[810]
Removing Lhs of wire \Lights_Out_1:Net_2118_4\[818] = \Lights_Out_1:cydff_8_4\[811]
Removing Lhs of wire \Lights_Out_1:Net_2118_3\[819] = \Lights_Out_1:cydff_8_3\[812]
Removing Lhs of wire \Lights_Out_1:Net_2118_2\[820] = \Lights_Out_1:cydff_8_2\[813]
Removing Lhs of wire \Lights_Out_1:Net_2118_1\[821] = \Lights_Out_1:cydff_8_1\[814]
Removing Lhs of wire \Lights_Out_1:Net_2118_0\[822] = \Lights_Out_1:cydff_8_0\[815]
Removing Lhs of wire \Lights_Out_1:MODULE_1:g1:a0:newa_6\[823] = \Lights_Out_1:MODIN1_6\[824]
Removing Lhs of wire \Lights_Out_1:MODIN1_6\[824] = \Lights_Out_1:Net_2416_6\[706]
Removing Lhs of wire \Lights_Out_1:MODULE_1:g1:a0:newa_5\[825] = \Lights_Out_1:MODIN1_5\[826]
Removing Lhs of wire \Lights_Out_1:MODIN1_5\[826] = \Lights_Out_1:Net_2416_5\[707]
Removing Lhs of wire \Lights_Out_1:MODULE_1:g1:a0:newa_4\[827] = \Lights_Out_1:MODIN1_4\[828]
Removing Lhs of wire \Lights_Out_1:MODIN1_4\[828] = \Lights_Out_1:Net_2416_4\[708]
Removing Lhs of wire \Lights_Out_1:MODULE_1:g1:a0:newa_3\[829] = \Lights_Out_1:MODIN1_3\[830]
Removing Lhs of wire \Lights_Out_1:MODIN1_3\[830] = \Lights_Out_1:Net_2416_3\[709]
Removing Lhs of wire \Lights_Out_1:MODULE_1:g1:a0:newa_2\[831] = \Lights_Out_1:MODIN1_2\[832]
Removing Lhs of wire \Lights_Out_1:MODIN1_2\[832] = \Lights_Out_1:Net_2416_2\[710]
Removing Lhs of wire \Lights_Out_1:MODULE_1:g1:a0:newa_1\[833] = \Lights_Out_1:MODIN1_1\[834]
Removing Lhs of wire \Lights_Out_1:MODIN1_1\[834] = \Lights_Out_1:Net_2416_1\[711]
Removing Lhs of wire \Lights_Out_1:MODULE_1:g1:a0:newa_0\[835] = \Lights_Out_1:MODIN1_0\[836]
Removing Lhs of wire \Lights_Out_1:MODIN1_0\[836] = \Lights_Out_1:Net_2416_0\[712]
Removing Lhs of wire \Lights_Out_1:MODULE_1:g1:a0:newb_6\[837] = \Lights_Out_1:MODIN2_6\[838]
Removing Lhs of wire \Lights_Out_1:MODIN2_6\[838] = \Lights_Out_1:cydff_2_6\[725]
Removing Lhs of wire \Lights_Out_1:MODULE_1:g1:a0:newb_5\[839] = \Lights_Out_1:MODIN2_5\[840]
Removing Lhs of wire \Lights_Out_1:MODIN2_5\[840] = \Lights_Out_1:cydff_2_5\[726]
Removing Lhs of wire \Lights_Out_1:MODULE_1:g1:a0:newb_4\[841] = \Lights_Out_1:MODIN2_4\[842]
Removing Lhs of wire \Lights_Out_1:MODIN2_4\[842] = \Lights_Out_1:cydff_2_4\[727]
Removing Lhs of wire \Lights_Out_1:MODULE_1:g1:a0:newb_3\[843] = \Lights_Out_1:MODIN2_3\[844]
Removing Lhs of wire \Lights_Out_1:MODIN2_3\[844] = \Lights_Out_1:cydff_2_3\[728]
Removing Lhs of wire \Lights_Out_1:MODULE_1:g1:a0:newb_2\[845] = \Lights_Out_1:MODIN2_2\[846]
Removing Lhs of wire \Lights_Out_1:MODIN2_2\[846] = \Lights_Out_1:cydff_2_2\[729]
Removing Lhs of wire \Lights_Out_1:MODULE_1:g1:a0:newb_1\[847] = \Lights_Out_1:MODIN2_1\[848]
Removing Lhs of wire \Lights_Out_1:MODIN2_1\[848] = \Lights_Out_1:cydff_2_1\[730]
Removing Lhs of wire \Lights_Out_1:MODULE_1:g1:a0:newb_0\[849] = \Lights_Out_1:MODIN2_0\[850]
Removing Lhs of wire \Lights_Out_1:MODIN2_0\[850] = \Lights_Out_1:cydff_2_0\[731]
Removing Lhs of wire \Lights_Out_1:MODULE_1:g1:a0:dataa_6\[851] = \Lights_Out_1:Net_2416_6\[706]
Removing Lhs of wire \Lights_Out_1:MODULE_1:g1:a0:dataa_5\[852] = \Lights_Out_1:Net_2416_5\[707]
Removing Lhs of wire \Lights_Out_1:MODULE_1:g1:a0:dataa_4\[853] = \Lights_Out_1:Net_2416_4\[708]
Removing Lhs of wire \Lights_Out_1:MODULE_1:g1:a0:dataa_3\[854] = \Lights_Out_1:Net_2416_3\[709]
Removing Lhs of wire \Lights_Out_1:MODULE_1:g1:a0:dataa_2\[855] = \Lights_Out_1:Net_2416_2\[710]
Removing Lhs of wire \Lights_Out_1:MODULE_1:g1:a0:dataa_1\[856] = \Lights_Out_1:Net_2416_1\[711]
Removing Lhs of wire \Lights_Out_1:MODULE_1:g1:a0:dataa_0\[857] = \Lights_Out_1:Net_2416_0\[712]
Removing Lhs of wire \Lights_Out_1:MODULE_1:g1:a0:datab_6\[858] = \Lights_Out_1:cydff_2_6\[725]
Removing Lhs of wire \Lights_Out_1:MODULE_1:g1:a0:datab_5\[859] = \Lights_Out_1:cydff_2_5\[726]
Removing Lhs of wire \Lights_Out_1:MODULE_1:g1:a0:datab_4\[860] = \Lights_Out_1:cydff_2_4\[727]
Removing Lhs of wire \Lights_Out_1:MODULE_1:g1:a0:datab_3\[861] = \Lights_Out_1:cydff_2_3\[728]
Removing Lhs of wire \Lights_Out_1:MODULE_1:g1:a0:datab_2\[862] = \Lights_Out_1:cydff_2_2\[729]
Removing Lhs of wire \Lights_Out_1:MODULE_1:g1:a0:datab_1\[863] = \Lights_Out_1:cydff_2_1\[730]
Removing Lhs of wire \Lights_Out_1:MODULE_1:g1:a0:datab_0\[864] = \Lights_Out_1:cydff_2_0\[731]
Removing Lhs of wire \Lights_Out_1:MODULE_1:g1:a0:gx:u0:a_6\[865] = \Lights_Out_1:Net_2416_6\[706]
Removing Lhs of wire \Lights_Out_1:MODULE_1:g1:a0:gx:u0:a_5\[866] = \Lights_Out_1:Net_2416_5\[707]
Removing Lhs of wire \Lights_Out_1:MODULE_1:g1:a0:gx:u0:a_4\[867] = \Lights_Out_1:Net_2416_4\[708]
Removing Lhs of wire \Lights_Out_1:MODULE_1:g1:a0:gx:u0:a_3\[868] = \Lights_Out_1:Net_2416_3\[709]
Removing Lhs of wire \Lights_Out_1:MODULE_1:g1:a0:gx:u0:a_2\[869] = \Lights_Out_1:Net_2416_2\[710]
Removing Lhs of wire \Lights_Out_1:MODULE_1:g1:a0:gx:u0:a_1\[870] = \Lights_Out_1:Net_2416_1\[711]
Removing Lhs of wire \Lights_Out_1:MODULE_1:g1:a0:gx:u0:a_0\[871] = \Lights_Out_1:Net_2416_0\[712]
Removing Lhs of wire \Lights_Out_1:MODULE_1:g1:a0:gx:u0:b_6\[872] = \Lights_Out_1:cydff_2_6\[725]
Removing Lhs of wire \Lights_Out_1:MODULE_1:g1:a0:gx:u0:b_5\[873] = \Lights_Out_1:cydff_2_5\[726]
Removing Lhs of wire \Lights_Out_1:MODULE_1:g1:a0:gx:u0:b_4\[874] = \Lights_Out_1:cydff_2_4\[727]
Removing Lhs of wire \Lights_Out_1:MODULE_1:g1:a0:gx:u0:b_3\[875] = \Lights_Out_1:cydff_2_3\[728]
Removing Lhs of wire \Lights_Out_1:MODULE_1:g1:a0:gx:u0:b_2\[876] = \Lights_Out_1:cydff_2_2\[729]
Removing Lhs of wire \Lights_Out_1:MODULE_1:g1:a0:gx:u0:b_1\[877] = \Lights_Out_1:cydff_2_1\[730]
Removing Lhs of wire \Lights_Out_1:MODULE_1:g1:a0:gx:u0:b_0\[878] = \Lights_Out_1:cydff_2_0\[731]
Removing Lhs of wire \Lights_Out_1:MODULE_1:g1:a0:gx:u0:albi_3\[896] = zero[2]
Removing Lhs of wire \Lights_Out_1:MODULE_1:g1:a0:gx:u0:agbi_3\[897] = zero[2]
Removing Lhs of wire \Lights_Out_1:MODULE_1:g1:a0:gx:u0:lti_2\[900] = \Lights_Out_1:MODULE_1:g1:a0:gx:u0:lt_6\[898]
Removing Lhs of wire \Lights_Out_1:MODULE_1:g1:a0:gx:u0:gti_2\[901] = \Lights_Out_1:MODULE_1:g1:a0:gx:u0:gt_6\[899]
Removing Lhs of wire \Lights_Out_1:MODULE_2:g1:a0:newa_6\[939] = \Lights_Out_1:Net_2416_6\[706]
Removing Lhs of wire \Lights_Out_1:MODIN3_6\[940] = \Lights_Out_1:Net_2416_6\[706]
Removing Lhs of wire \Lights_Out_1:MODULE_2:g1:a0:newa_5\[941] = \Lights_Out_1:Net_2416_5\[707]
Removing Lhs of wire \Lights_Out_1:MODIN3_5\[942] = \Lights_Out_1:Net_2416_5\[707]
Removing Lhs of wire \Lights_Out_1:MODULE_2:g1:a0:newa_4\[943] = \Lights_Out_1:Net_2416_4\[708]
Removing Lhs of wire \Lights_Out_1:MODIN3_4\[944] = \Lights_Out_1:Net_2416_4\[708]
Removing Lhs of wire \Lights_Out_1:MODULE_2:g1:a0:newa_3\[945] = \Lights_Out_1:Net_2416_3\[709]
Removing Lhs of wire \Lights_Out_1:MODIN3_3\[946] = \Lights_Out_1:Net_2416_3\[709]
Removing Lhs of wire \Lights_Out_1:MODULE_2:g1:a0:newa_2\[947] = \Lights_Out_1:Net_2416_2\[710]
Removing Lhs of wire \Lights_Out_1:MODIN3_2\[948] = \Lights_Out_1:Net_2416_2\[710]
Removing Lhs of wire \Lights_Out_1:MODULE_2:g1:a0:newa_1\[949] = \Lights_Out_1:Net_2416_1\[711]
Removing Lhs of wire \Lights_Out_1:MODIN3_1\[950] = \Lights_Out_1:Net_2416_1\[711]
Removing Lhs of wire \Lights_Out_1:MODULE_2:g1:a0:newa_0\[951] = \Lights_Out_1:Net_2416_0\[712]
Removing Lhs of wire \Lights_Out_1:MODIN3_0\[952] = \Lights_Out_1:Net_2416_0\[712]
Removing Lhs of wire \Lights_Out_1:MODULE_2:g1:a0:newb_6\[953] = \Lights_Out_1:MODIN4_6\[954]
Removing Lhs of wire \Lights_Out_1:MODIN4_6\[954] = \Lights_Out_1:cydff_3_6\[739]
Removing Lhs of wire \Lights_Out_1:MODULE_2:g1:a0:newb_5\[955] = \Lights_Out_1:MODIN4_5\[956]
Removing Lhs of wire \Lights_Out_1:MODIN4_5\[956] = \Lights_Out_1:cydff_3_5\[740]
Removing Lhs of wire \Lights_Out_1:MODULE_2:g1:a0:newb_4\[957] = \Lights_Out_1:MODIN4_4\[958]
Removing Lhs of wire \Lights_Out_1:MODIN4_4\[958] = \Lights_Out_1:cydff_3_4\[741]
Removing Lhs of wire \Lights_Out_1:MODULE_2:g1:a0:newb_3\[959] = \Lights_Out_1:MODIN4_3\[960]
Removing Lhs of wire \Lights_Out_1:MODIN4_3\[960] = \Lights_Out_1:cydff_3_3\[742]
Removing Lhs of wire \Lights_Out_1:MODULE_2:g1:a0:newb_2\[961] = \Lights_Out_1:MODIN4_2\[962]
Removing Lhs of wire \Lights_Out_1:MODIN4_2\[962] = \Lights_Out_1:cydff_3_2\[743]
Removing Lhs of wire \Lights_Out_1:MODULE_2:g1:a0:newb_1\[963] = \Lights_Out_1:MODIN4_1\[964]
Removing Lhs of wire \Lights_Out_1:MODIN4_1\[964] = \Lights_Out_1:cydff_3_1\[744]
Removing Lhs of wire \Lights_Out_1:MODULE_2:g1:a0:newb_0\[965] = \Lights_Out_1:MODIN4_0\[966]
Removing Lhs of wire \Lights_Out_1:MODIN4_0\[966] = \Lights_Out_1:cydff_3_0\[745]
Removing Lhs of wire \Lights_Out_1:MODULE_2:g1:a0:dataa_6\[967] = \Lights_Out_1:Net_2416_6\[706]
Removing Lhs of wire \Lights_Out_1:MODULE_2:g1:a0:dataa_5\[968] = \Lights_Out_1:Net_2416_5\[707]
Removing Lhs of wire \Lights_Out_1:MODULE_2:g1:a0:dataa_4\[969] = \Lights_Out_1:Net_2416_4\[708]
Removing Lhs of wire \Lights_Out_1:MODULE_2:g1:a0:dataa_3\[970] = \Lights_Out_1:Net_2416_3\[709]
Removing Lhs of wire \Lights_Out_1:MODULE_2:g1:a0:dataa_2\[971] = \Lights_Out_1:Net_2416_2\[710]
Removing Lhs of wire \Lights_Out_1:MODULE_2:g1:a0:dataa_1\[972] = \Lights_Out_1:Net_2416_1\[711]
Removing Lhs of wire \Lights_Out_1:MODULE_2:g1:a0:dataa_0\[973] = \Lights_Out_1:Net_2416_0\[712]
Removing Lhs of wire \Lights_Out_1:MODULE_2:g1:a0:datab_6\[974] = \Lights_Out_1:cydff_3_6\[739]
Removing Lhs of wire \Lights_Out_1:MODULE_2:g1:a0:datab_5\[975] = \Lights_Out_1:cydff_3_5\[740]
Removing Lhs of wire \Lights_Out_1:MODULE_2:g1:a0:datab_4\[976] = \Lights_Out_1:cydff_3_4\[741]
Removing Lhs of wire \Lights_Out_1:MODULE_2:g1:a0:datab_3\[977] = \Lights_Out_1:cydff_3_3\[742]
Removing Lhs of wire \Lights_Out_1:MODULE_2:g1:a0:datab_2\[978] = \Lights_Out_1:cydff_3_2\[743]
Removing Lhs of wire \Lights_Out_1:MODULE_2:g1:a0:datab_1\[979] = \Lights_Out_1:cydff_3_1\[744]
Removing Lhs of wire \Lights_Out_1:MODULE_2:g1:a0:datab_0\[980] = \Lights_Out_1:cydff_3_0\[745]
Removing Lhs of wire \Lights_Out_1:MODULE_2:g1:a0:gx:u0:a_6\[981] = \Lights_Out_1:Net_2416_6\[706]
Removing Lhs of wire \Lights_Out_1:MODULE_2:g1:a0:gx:u0:a_5\[982] = \Lights_Out_1:Net_2416_5\[707]
Removing Lhs of wire \Lights_Out_1:MODULE_2:g1:a0:gx:u0:a_4\[983] = \Lights_Out_1:Net_2416_4\[708]
Removing Lhs of wire \Lights_Out_1:MODULE_2:g1:a0:gx:u0:a_3\[984] = \Lights_Out_1:Net_2416_3\[709]
Removing Lhs of wire \Lights_Out_1:MODULE_2:g1:a0:gx:u0:a_2\[985] = \Lights_Out_1:Net_2416_2\[710]
Removing Lhs of wire \Lights_Out_1:MODULE_2:g1:a0:gx:u0:a_1\[986] = \Lights_Out_1:Net_2416_1\[711]
Removing Lhs of wire \Lights_Out_1:MODULE_2:g1:a0:gx:u0:a_0\[987] = \Lights_Out_1:Net_2416_0\[712]
Removing Lhs of wire \Lights_Out_1:MODULE_2:g1:a0:gx:u0:b_6\[988] = \Lights_Out_1:cydff_3_6\[739]
Removing Lhs of wire \Lights_Out_1:MODULE_2:g1:a0:gx:u0:b_5\[989] = \Lights_Out_1:cydff_3_5\[740]
Removing Lhs of wire \Lights_Out_1:MODULE_2:g1:a0:gx:u0:b_4\[990] = \Lights_Out_1:cydff_3_4\[741]
Removing Lhs of wire \Lights_Out_1:MODULE_2:g1:a0:gx:u0:b_3\[991] = \Lights_Out_1:cydff_3_3\[742]
Removing Lhs of wire \Lights_Out_1:MODULE_2:g1:a0:gx:u0:b_2\[992] = \Lights_Out_1:cydff_3_2\[743]
Removing Lhs of wire \Lights_Out_1:MODULE_2:g1:a0:gx:u0:b_1\[993] = \Lights_Out_1:cydff_3_1\[744]
Removing Lhs of wire \Lights_Out_1:MODULE_2:g1:a0:gx:u0:b_0\[994] = \Lights_Out_1:cydff_3_0\[745]
Removing Lhs of wire \Lights_Out_1:MODULE_2:g1:a0:gx:u0:albi_3\[1012] = zero[2]
Removing Lhs of wire \Lights_Out_1:MODULE_2:g1:a0:gx:u0:agbi_3\[1013] = zero[2]
Removing Lhs of wire \Lights_Out_1:MODULE_2:g1:a0:gx:u0:lti_2\[1016] = \Lights_Out_1:MODULE_2:g1:a0:gx:u0:lt_6\[1014]
Removing Lhs of wire \Lights_Out_1:MODULE_2:g1:a0:gx:u0:gti_2\[1017] = \Lights_Out_1:MODULE_2:g1:a0:gx:u0:gt_6\[1015]
Removing Lhs of wire \Lights_Out_1:MODULE_3:g1:a0:newa_6\[1055] = \Lights_Out_1:Net_2416_6\[706]
Removing Lhs of wire \Lights_Out_1:MODIN5_6\[1056] = \Lights_Out_1:Net_2416_6\[706]
Removing Lhs of wire \Lights_Out_1:MODULE_3:g1:a0:newa_5\[1057] = \Lights_Out_1:Net_2416_5\[707]
Removing Lhs of wire \Lights_Out_1:MODIN5_5\[1058] = \Lights_Out_1:Net_2416_5\[707]
Removing Lhs of wire \Lights_Out_1:MODULE_3:g1:a0:newa_4\[1059] = \Lights_Out_1:Net_2416_4\[708]
Removing Lhs of wire \Lights_Out_1:MODIN5_4\[1060] = \Lights_Out_1:Net_2416_4\[708]
Removing Lhs of wire \Lights_Out_1:MODULE_3:g1:a0:newa_3\[1061] = \Lights_Out_1:Net_2416_3\[709]
Removing Lhs of wire \Lights_Out_1:MODIN5_3\[1062] = \Lights_Out_1:Net_2416_3\[709]
Removing Lhs of wire \Lights_Out_1:MODULE_3:g1:a0:newa_2\[1063] = \Lights_Out_1:Net_2416_2\[710]
Removing Lhs of wire \Lights_Out_1:MODIN5_2\[1064] = \Lights_Out_1:Net_2416_2\[710]
Removing Lhs of wire \Lights_Out_1:MODULE_3:g1:a0:newa_1\[1065] = \Lights_Out_1:Net_2416_1\[711]
Removing Lhs of wire \Lights_Out_1:MODIN5_1\[1066] = \Lights_Out_1:Net_2416_1\[711]
Removing Lhs of wire \Lights_Out_1:MODULE_3:g1:a0:newa_0\[1067] = \Lights_Out_1:Net_2416_0\[712]
Removing Lhs of wire \Lights_Out_1:MODIN5_0\[1068] = \Lights_Out_1:Net_2416_0\[712]
Removing Lhs of wire \Lights_Out_1:MODULE_3:g1:a0:newb_6\[1069] = \Lights_Out_1:MODIN6_6\[1070]
Removing Lhs of wire \Lights_Out_1:MODIN6_6\[1070] = \Lights_Out_1:cydff_4_6\[753]
Removing Lhs of wire \Lights_Out_1:MODULE_3:g1:a0:newb_5\[1071] = \Lights_Out_1:MODIN6_5\[1072]
Removing Lhs of wire \Lights_Out_1:MODIN6_5\[1072] = \Lights_Out_1:cydff_4_5\[754]
Removing Lhs of wire \Lights_Out_1:MODULE_3:g1:a0:newb_4\[1073] = \Lights_Out_1:MODIN6_4\[1074]
Removing Lhs of wire \Lights_Out_1:MODIN6_4\[1074] = \Lights_Out_1:cydff_4_4\[755]
Removing Lhs of wire \Lights_Out_1:MODULE_3:g1:a0:newb_3\[1075] = \Lights_Out_1:MODIN6_3\[1076]
Removing Lhs of wire \Lights_Out_1:MODIN6_3\[1076] = \Lights_Out_1:cydff_4_3\[756]
Removing Lhs of wire \Lights_Out_1:MODULE_3:g1:a0:newb_2\[1077] = \Lights_Out_1:MODIN6_2\[1078]
Removing Lhs of wire \Lights_Out_1:MODIN6_2\[1078] = \Lights_Out_1:cydff_4_2\[757]
Removing Lhs of wire \Lights_Out_1:MODULE_3:g1:a0:newb_1\[1079] = \Lights_Out_1:MODIN6_1\[1080]
Removing Lhs of wire \Lights_Out_1:MODIN6_1\[1080] = \Lights_Out_1:cydff_4_1\[758]
Removing Lhs of wire \Lights_Out_1:MODULE_3:g1:a0:newb_0\[1081] = \Lights_Out_1:MODIN6_0\[1082]
Removing Lhs of wire \Lights_Out_1:MODIN6_0\[1082] = \Lights_Out_1:cydff_4_0\[759]
Removing Lhs of wire \Lights_Out_1:MODULE_3:g1:a0:dataa_6\[1083] = \Lights_Out_1:Net_2416_6\[706]
Removing Lhs of wire \Lights_Out_1:MODULE_3:g1:a0:dataa_5\[1084] = \Lights_Out_1:Net_2416_5\[707]
Removing Lhs of wire \Lights_Out_1:MODULE_3:g1:a0:dataa_4\[1085] = \Lights_Out_1:Net_2416_4\[708]
Removing Lhs of wire \Lights_Out_1:MODULE_3:g1:a0:dataa_3\[1086] = \Lights_Out_1:Net_2416_3\[709]
Removing Lhs of wire \Lights_Out_1:MODULE_3:g1:a0:dataa_2\[1087] = \Lights_Out_1:Net_2416_2\[710]
Removing Lhs of wire \Lights_Out_1:MODULE_3:g1:a0:dataa_1\[1088] = \Lights_Out_1:Net_2416_1\[711]
Removing Lhs of wire \Lights_Out_1:MODULE_3:g1:a0:dataa_0\[1089] = \Lights_Out_1:Net_2416_0\[712]
Removing Lhs of wire \Lights_Out_1:MODULE_3:g1:a0:datab_6\[1090] = \Lights_Out_1:cydff_4_6\[753]
Removing Lhs of wire \Lights_Out_1:MODULE_3:g1:a0:datab_5\[1091] = \Lights_Out_1:cydff_4_5\[754]
Removing Lhs of wire \Lights_Out_1:MODULE_3:g1:a0:datab_4\[1092] = \Lights_Out_1:cydff_4_4\[755]
Removing Lhs of wire \Lights_Out_1:MODULE_3:g1:a0:datab_3\[1093] = \Lights_Out_1:cydff_4_3\[756]
Removing Lhs of wire \Lights_Out_1:MODULE_3:g1:a0:datab_2\[1094] = \Lights_Out_1:cydff_4_2\[757]
Removing Lhs of wire \Lights_Out_1:MODULE_3:g1:a0:datab_1\[1095] = \Lights_Out_1:cydff_4_1\[758]
Removing Lhs of wire \Lights_Out_1:MODULE_3:g1:a0:datab_0\[1096] = \Lights_Out_1:cydff_4_0\[759]
Removing Lhs of wire \Lights_Out_1:MODULE_3:g1:a0:gx:u0:a_6\[1097] = \Lights_Out_1:Net_2416_6\[706]
Removing Lhs of wire \Lights_Out_1:MODULE_3:g1:a0:gx:u0:a_5\[1098] = \Lights_Out_1:Net_2416_5\[707]
Removing Lhs of wire \Lights_Out_1:MODULE_3:g1:a0:gx:u0:a_4\[1099] = \Lights_Out_1:Net_2416_4\[708]
Removing Lhs of wire \Lights_Out_1:MODULE_3:g1:a0:gx:u0:a_3\[1100] = \Lights_Out_1:Net_2416_3\[709]
Removing Lhs of wire \Lights_Out_1:MODULE_3:g1:a0:gx:u0:a_2\[1101] = \Lights_Out_1:Net_2416_2\[710]
Removing Lhs of wire \Lights_Out_1:MODULE_3:g1:a0:gx:u0:a_1\[1102] = \Lights_Out_1:Net_2416_1\[711]
Removing Lhs of wire \Lights_Out_1:MODULE_3:g1:a0:gx:u0:a_0\[1103] = \Lights_Out_1:Net_2416_0\[712]
Removing Lhs of wire \Lights_Out_1:MODULE_3:g1:a0:gx:u0:b_6\[1104] = \Lights_Out_1:cydff_4_6\[753]
Removing Lhs of wire \Lights_Out_1:MODULE_3:g1:a0:gx:u0:b_5\[1105] = \Lights_Out_1:cydff_4_5\[754]
Removing Lhs of wire \Lights_Out_1:MODULE_3:g1:a0:gx:u0:b_4\[1106] = \Lights_Out_1:cydff_4_4\[755]
Removing Lhs of wire \Lights_Out_1:MODULE_3:g1:a0:gx:u0:b_3\[1107] = \Lights_Out_1:cydff_4_3\[756]
Removing Lhs of wire \Lights_Out_1:MODULE_3:g1:a0:gx:u0:b_2\[1108] = \Lights_Out_1:cydff_4_2\[757]
Removing Lhs of wire \Lights_Out_1:MODULE_3:g1:a0:gx:u0:b_1\[1109] = \Lights_Out_1:cydff_4_1\[758]
Removing Lhs of wire \Lights_Out_1:MODULE_3:g1:a0:gx:u0:b_0\[1110] = \Lights_Out_1:cydff_4_0\[759]
Removing Lhs of wire \Lights_Out_1:MODULE_3:g1:a0:gx:u0:albi_3\[1128] = zero[2]
Removing Lhs of wire \Lights_Out_1:MODULE_3:g1:a0:gx:u0:agbi_3\[1129] = zero[2]
Removing Lhs of wire \Lights_Out_1:MODULE_3:g1:a0:gx:u0:lti_2\[1132] = \Lights_Out_1:MODULE_3:g1:a0:gx:u0:lt_6\[1130]
Removing Lhs of wire \Lights_Out_1:MODULE_3:g1:a0:gx:u0:gti_2\[1133] = \Lights_Out_1:MODULE_3:g1:a0:gx:u0:gt_6\[1131]
Removing Lhs of wire \Lights_Out_1:MODULE_4:g1:a0:newa_6\[1171] = \Lights_Out_1:Net_2416_6\[706]
Removing Lhs of wire \Lights_Out_1:MODIN7_6\[1172] = \Lights_Out_1:Net_2416_6\[706]
Removing Lhs of wire \Lights_Out_1:MODULE_4:g1:a0:newa_5\[1173] = \Lights_Out_1:Net_2416_5\[707]
Removing Lhs of wire \Lights_Out_1:MODIN7_5\[1174] = \Lights_Out_1:Net_2416_5\[707]
Removing Lhs of wire \Lights_Out_1:MODULE_4:g1:a0:newa_4\[1175] = \Lights_Out_1:Net_2416_4\[708]
Removing Lhs of wire \Lights_Out_1:MODIN7_4\[1176] = \Lights_Out_1:Net_2416_4\[708]
Removing Lhs of wire \Lights_Out_1:MODULE_4:g1:a0:newa_3\[1177] = \Lights_Out_1:Net_2416_3\[709]
Removing Lhs of wire \Lights_Out_1:MODIN7_3\[1178] = \Lights_Out_1:Net_2416_3\[709]
Removing Lhs of wire \Lights_Out_1:MODULE_4:g1:a0:newa_2\[1179] = \Lights_Out_1:Net_2416_2\[710]
Removing Lhs of wire \Lights_Out_1:MODIN7_2\[1180] = \Lights_Out_1:Net_2416_2\[710]
Removing Lhs of wire \Lights_Out_1:MODULE_4:g1:a0:newa_1\[1181] = \Lights_Out_1:Net_2416_1\[711]
Removing Lhs of wire \Lights_Out_1:MODIN7_1\[1182] = \Lights_Out_1:Net_2416_1\[711]
Removing Lhs of wire \Lights_Out_1:MODULE_4:g1:a0:newa_0\[1183] = \Lights_Out_1:Net_2416_0\[712]
Removing Lhs of wire \Lights_Out_1:MODIN7_0\[1184] = \Lights_Out_1:Net_2416_0\[712]
Removing Lhs of wire \Lights_Out_1:MODULE_4:g1:a0:newb_6\[1185] = \Lights_Out_1:MODIN8_6\[1186]
Removing Lhs of wire \Lights_Out_1:MODIN8_6\[1186] = \Lights_Out_1:cydff_5_6\[767]
Removing Lhs of wire \Lights_Out_1:MODULE_4:g1:a0:newb_5\[1187] = \Lights_Out_1:MODIN8_5\[1188]
Removing Lhs of wire \Lights_Out_1:MODIN8_5\[1188] = \Lights_Out_1:cydff_5_5\[768]
Removing Lhs of wire \Lights_Out_1:MODULE_4:g1:a0:newb_4\[1189] = \Lights_Out_1:MODIN8_4\[1190]
Removing Lhs of wire \Lights_Out_1:MODIN8_4\[1190] = \Lights_Out_1:cydff_5_4\[769]
Removing Lhs of wire \Lights_Out_1:MODULE_4:g1:a0:newb_3\[1191] = \Lights_Out_1:MODIN8_3\[1192]
Removing Lhs of wire \Lights_Out_1:MODIN8_3\[1192] = \Lights_Out_1:cydff_5_3\[770]
Removing Lhs of wire \Lights_Out_1:MODULE_4:g1:a0:newb_2\[1193] = \Lights_Out_1:MODIN8_2\[1194]
Removing Lhs of wire \Lights_Out_1:MODIN8_2\[1194] = \Lights_Out_1:cydff_5_2\[771]
Removing Lhs of wire \Lights_Out_1:MODULE_4:g1:a0:newb_1\[1195] = \Lights_Out_1:MODIN8_1\[1196]
Removing Lhs of wire \Lights_Out_1:MODIN8_1\[1196] = \Lights_Out_1:cydff_5_1\[772]
Removing Lhs of wire \Lights_Out_1:MODULE_4:g1:a0:newb_0\[1197] = \Lights_Out_1:MODIN8_0\[1198]
Removing Lhs of wire \Lights_Out_1:MODIN8_0\[1198] = \Lights_Out_1:cydff_5_0\[773]
Removing Lhs of wire \Lights_Out_1:MODULE_4:g1:a0:dataa_6\[1199] = \Lights_Out_1:Net_2416_6\[706]
Removing Lhs of wire \Lights_Out_1:MODULE_4:g1:a0:dataa_5\[1200] = \Lights_Out_1:Net_2416_5\[707]
Removing Lhs of wire \Lights_Out_1:MODULE_4:g1:a0:dataa_4\[1201] = \Lights_Out_1:Net_2416_4\[708]
Removing Lhs of wire \Lights_Out_1:MODULE_4:g1:a0:dataa_3\[1202] = \Lights_Out_1:Net_2416_3\[709]
Removing Lhs of wire \Lights_Out_1:MODULE_4:g1:a0:dataa_2\[1203] = \Lights_Out_1:Net_2416_2\[710]
Removing Lhs of wire \Lights_Out_1:MODULE_4:g1:a0:dataa_1\[1204] = \Lights_Out_1:Net_2416_1\[711]
Removing Lhs of wire \Lights_Out_1:MODULE_4:g1:a0:dataa_0\[1205] = \Lights_Out_1:Net_2416_0\[712]
Removing Lhs of wire \Lights_Out_1:MODULE_4:g1:a0:datab_6\[1206] = \Lights_Out_1:cydff_5_6\[767]
Removing Lhs of wire \Lights_Out_1:MODULE_4:g1:a0:datab_5\[1207] = \Lights_Out_1:cydff_5_5\[768]
Removing Lhs of wire \Lights_Out_1:MODULE_4:g1:a0:datab_4\[1208] = \Lights_Out_1:cydff_5_4\[769]
Removing Lhs of wire \Lights_Out_1:MODULE_4:g1:a0:datab_3\[1209] = \Lights_Out_1:cydff_5_3\[770]
Removing Lhs of wire \Lights_Out_1:MODULE_4:g1:a0:datab_2\[1210] = \Lights_Out_1:cydff_5_2\[771]
Removing Lhs of wire \Lights_Out_1:MODULE_4:g1:a0:datab_1\[1211] = \Lights_Out_1:cydff_5_1\[772]
Removing Lhs of wire \Lights_Out_1:MODULE_4:g1:a0:datab_0\[1212] = \Lights_Out_1:cydff_5_0\[773]
Removing Lhs of wire \Lights_Out_1:MODULE_4:g1:a0:gx:u0:a_6\[1213] = \Lights_Out_1:Net_2416_6\[706]
Removing Lhs of wire \Lights_Out_1:MODULE_4:g1:a0:gx:u0:a_5\[1214] = \Lights_Out_1:Net_2416_5\[707]
Removing Lhs of wire \Lights_Out_1:MODULE_4:g1:a0:gx:u0:a_4\[1215] = \Lights_Out_1:Net_2416_4\[708]
Removing Lhs of wire \Lights_Out_1:MODULE_4:g1:a0:gx:u0:a_3\[1216] = \Lights_Out_1:Net_2416_3\[709]
Removing Lhs of wire \Lights_Out_1:MODULE_4:g1:a0:gx:u0:a_2\[1217] = \Lights_Out_1:Net_2416_2\[710]
Removing Lhs of wire \Lights_Out_1:MODULE_4:g1:a0:gx:u0:a_1\[1218] = \Lights_Out_1:Net_2416_1\[711]
Removing Lhs of wire \Lights_Out_1:MODULE_4:g1:a0:gx:u0:a_0\[1219] = \Lights_Out_1:Net_2416_0\[712]
Removing Lhs of wire \Lights_Out_1:MODULE_4:g1:a0:gx:u0:b_6\[1220] = \Lights_Out_1:cydff_5_6\[767]
Removing Lhs of wire \Lights_Out_1:MODULE_4:g1:a0:gx:u0:b_5\[1221] = \Lights_Out_1:cydff_5_5\[768]
Removing Lhs of wire \Lights_Out_1:MODULE_4:g1:a0:gx:u0:b_4\[1222] = \Lights_Out_1:cydff_5_4\[769]
Removing Lhs of wire \Lights_Out_1:MODULE_4:g1:a0:gx:u0:b_3\[1223] = \Lights_Out_1:cydff_5_3\[770]
Removing Lhs of wire \Lights_Out_1:MODULE_4:g1:a0:gx:u0:b_2\[1224] = \Lights_Out_1:cydff_5_2\[771]
Removing Lhs of wire \Lights_Out_1:MODULE_4:g1:a0:gx:u0:b_1\[1225] = \Lights_Out_1:cydff_5_1\[772]
Removing Lhs of wire \Lights_Out_1:MODULE_4:g1:a0:gx:u0:b_0\[1226] = \Lights_Out_1:cydff_5_0\[773]
Removing Lhs of wire \Lights_Out_1:MODULE_4:g1:a0:gx:u0:albi_3\[1244] = zero[2]
Removing Lhs of wire \Lights_Out_1:MODULE_4:g1:a0:gx:u0:agbi_3\[1245] = zero[2]
Removing Lhs of wire \Lights_Out_1:MODULE_4:g1:a0:gx:u0:lti_2\[1248] = \Lights_Out_1:MODULE_4:g1:a0:gx:u0:lt_6\[1246]
Removing Lhs of wire \Lights_Out_1:MODULE_4:g1:a0:gx:u0:gti_2\[1249] = \Lights_Out_1:MODULE_4:g1:a0:gx:u0:gt_6\[1247]
Removing Lhs of wire \Lights_Out_1:MODULE_5:g1:a0:newa_6\[1287] = \Lights_Out_1:Net_2416_6\[706]
Removing Lhs of wire \Lights_Out_1:MODIN9_6\[1288] = \Lights_Out_1:Net_2416_6\[706]
Removing Lhs of wire \Lights_Out_1:MODULE_5:g1:a0:newa_5\[1289] = \Lights_Out_1:Net_2416_5\[707]
Removing Lhs of wire \Lights_Out_1:MODIN9_5\[1290] = \Lights_Out_1:Net_2416_5\[707]
Removing Lhs of wire \Lights_Out_1:MODULE_5:g1:a0:newa_4\[1291] = \Lights_Out_1:Net_2416_4\[708]
Removing Lhs of wire \Lights_Out_1:MODIN9_4\[1292] = \Lights_Out_1:Net_2416_4\[708]
Removing Lhs of wire \Lights_Out_1:MODULE_5:g1:a0:newa_3\[1293] = \Lights_Out_1:Net_2416_3\[709]
Removing Lhs of wire \Lights_Out_1:MODIN9_3\[1294] = \Lights_Out_1:Net_2416_3\[709]
Removing Lhs of wire \Lights_Out_1:MODULE_5:g1:a0:newa_2\[1295] = \Lights_Out_1:Net_2416_2\[710]
Removing Lhs of wire \Lights_Out_1:MODIN9_2\[1296] = \Lights_Out_1:Net_2416_2\[710]
Removing Lhs of wire \Lights_Out_1:MODULE_5:g1:a0:newa_1\[1297] = \Lights_Out_1:Net_2416_1\[711]
Removing Lhs of wire \Lights_Out_1:MODIN9_1\[1298] = \Lights_Out_1:Net_2416_1\[711]
Removing Lhs of wire \Lights_Out_1:MODULE_5:g1:a0:newa_0\[1299] = \Lights_Out_1:Net_2416_0\[712]
Removing Lhs of wire \Lights_Out_1:MODIN9_0\[1300] = \Lights_Out_1:Net_2416_0\[712]
Removing Lhs of wire \Lights_Out_1:MODULE_5:g1:a0:newb_6\[1301] = \Lights_Out_1:MODIN10_6\[1302]
Removing Lhs of wire \Lights_Out_1:MODIN10_6\[1302] = \Lights_Out_1:cydff_6_6\[781]
Removing Lhs of wire \Lights_Out_1:MODULE_5:g1:a0:newb_5\[1303] = \Lights_Out_1:MODIN10_5\[1304]
Removing Lhs of wire \Lights_Out_1:MODIN10_5\[1304] = \Lights_Out_1:cydff_6_5\[782]
Removing Lhs of wire \Lights_Out_1:MODULE_5:g1:a0:newb_4\[1305] = \Lights_Out_1:MODIN10_4\[1306]
Removing Lhs of wire \Lights_Out_1:MODIN10_4\[1306] = \Lights_Out_1:cydff_6_4\[783]
Removing Lhs of wire \Lights_Out_1:MODULE_5:g1:a0:newb_3\[1307] = \Lights_Out_1:MODIN10_3\[1308]
Removing Lhs of wire \Lights_Out_1:MODIN10_3\[1308] = \Lights_Out_1:cydff_6_3\[784]
Removing Lhs of wire \Lights_Out_1:MODULE_5:g1:a0:newb_2\[1309] = \Lights_Out_1:MODIN10_2\[1310]
Removing Lhs of wire \Lights_Out_1:MODIN10_2\[1310] = \Lights_Out_1:cydff_6_2\[785]
Removing Lhs of wire \Lights_Out_1:MODULE_5:g1:a0:newb_1\[1311] = \Lights_Out_1:MODIN10_1\[1312]
Removing Lhs of wire \Lights_Out_1:MODIN10_1\[1312] = \Lights_Out_1:cydff_6_1\[786]
Removing Lhs of wire \Lights_Out_1:MODULE_5:g1:a0:newb_0\[1313] = \Lights_Out_1:MODIN10_0\[1314]
Removing Lhs of wire \Lights_Out_1:MODIN10_0\[1314] = \Lights_Out_1:cydff_6_0\[787]
Removing Lhs of wire \Lights_Out_1:MODULE_5:g1:a0:dataa_6\[1315] = \Lights_Out_1:Net_2416_6\[706]
Removing Lhs of wire \Lights_Out_1:MODULE_5:g1:a0:dataa_5\[1316] = \Lights_Out_1:Net_2416_5\[707]
Removing Lhs of wire \Lights_Out_1:MODULE_5:g1:a0:dataa_4\[1317] = \Lights_Out_1:Net_2416_4\[708]
Removing Lhs of wire \Lights_Out_1:MODULE_5:g1:a0:dataa_3\[1318] = \Lights_Out_1:Net_2416_3\[709]
Removing Lhs of wire \Lights_Out_1:MODULE_5:g1:a0:dataa_2\[1319] = \Lights_Out_1:Net_2416_2\[710]
Removing Lhs of wire \Lights_Out_1:MODULE_5:g1:a0:dataa_1\[1320] = \Lights_Out_1:Net_2416_1\[711]
Removing Lhs of wire \Lights_Out_1:MODULE_5:g1:a0:dataa_0\[1321] = \Lights_Out_1:Net_2416_0\[712]
Removing Lhs of wire \Lights_Out_1:MODULE_5:g1:a0:datab_6\[1322] = \Lights_Out_1:cydff_6_6\[781]
Removing Lhs of wire \Lights_Out_1:MODULE_5:g1:a0:datab_5\[1323] = \Lights_Out_1:cydff_6_5\[782]
Removing Lhs of wire \Lights_Out_1:MODULE_5:g1:a0:datab_4\[1324] = \Lights_Out_1:cydff_6_4\[783]
Removing Lhs of wire \Lights_Out_1:MODULE_5:g1:a0:datab_3\[1325] = \Lights_Out_1:cydff_6_3\[784]
Removing Lhs of wire \Lights_Out_1:MODULE_5:g1:a0:datab_2\[1326] = \Lights_Out_1:cydff_6_2\[785]
Removing Lhs of wire \Lights_Out_1:MODULE_5:g1:a0:datab_1\[1327] = \Lights_Out_1:cydff_6_1\[786]
Removing Lhs of wire \Lights_Out_1:MODULE_5:g1:a0:datab_0\[1328] = \Lights_Out_1:cydff_6_0\[787]
Removing Lhs of wire \Lights_Out_1:MODULE_5:g1:a0:gx:u0:a_6\[1329] = \Lights_Out_1:Net_2416_6\[706]
Removing Lhs of wire \Lights_Out_1:MODULE_5:g1:a0:gx:u0:a_5\[1330] = \Lights_Out_1:Net_2416_5\[707]
Removing Lhs of wire \Lights_Out_1:MODULE_5:g1:a0:gx:u0:a_4\[1331] = \Lights_Out_1:Net_2416_4\[708]
Removing Lhs of wire \Lights_Out_1:MODULE_5:g1:a0:gx:u0:a_3\[1332] = \Lights_Out_1:Net_2416_3\[709]
Removing Lhs of wire \Lights_Out_1:MODULE_5:g1:a0:gx:u0:a_2\[1333] = \Lights_Out_1:Net_2416_2\[710]
Removing Lhs of wire \Lights_Out_1:MODULE_5:g1:a0:gx:u0:a_1\[1334] = \Lights_Out_1:Net_2416_1\[711]
Removing Lhs of wire \Lights_Out_1:MODULE_5:g1:a0:gx:u0:a_0\[1335] = \Lights_Out_1:Net_2416_0\[712]
Removing Lhs of wire \Lights_Out_1:MODULE_5:g1:a0:gx:u0:b_6\[1336] = \Lights_Out_1:cydff_6_6\[781]
Removing Lhs of wire \Lights_Out_1:MODULE_5:g1:a0:gx:u0:b_5\[1337] = \Lights_Out_1:cydff_6_5\[782]
Removing Lhs of wire \Lights_Out_1:MODULE_5:g1:a0:gx:u0:b_4\[1338] = \Lights_Out_1:cydff_6_4\[783]
Removing Lhs of wire \Lights_Out_1:MODULE_5:g1:a0:gx:u0:b_3\[1339] = \Lights_Out_1:cydff_6_3\[784]
Removing Lhs of wire \Lights_Out_1:MODULE_5:g1:a0:gx:u0:b_2\[1340] = \Lights_Out_1:cydff_6_2\[785]
Removing Lhs of wire \Lights_Out_1:MODULE_5:g1:a0:gx:u0:b_1\[1341] = \Lights_Out_1:cydff_6_1\[786]
Removing Lhs of wire \Lights_Out_1:MODULE_5:g1:a0:gx:u0:b_0\[1342] = \Lights_Out_1:cydff_6_0\[787]
Removing Lhs of wire \Lights_Out_1:MODULE_5:g1:a0:gx:u0:albi_3\[1360] = zero[2]
Removing Lhs of wire \Lights_Out_1:MODULE_5:g1:a0:gx:u0:agbi_3\[1361] = zero[2]
Removing Lhs of wire \Lights_Out_1:MODULE_5:g1:a0:gx:u0:lti_2\[1364] = \Lights_Out_1:MODULE_5:g1:a0:gx:u0:lt_6\[1362]
Removing Lhs of wire \Lights_Out_1:MODULE_5:g1:a0:gx:u0:gti_2\[1365] = \Lights_Out_1:MODULE_5:g1:a0:gx:u0:gt_6\[1363]
Removing Lhs of wire \Lights_Out_1:MODULE_6:g1:a0:newa_6\[1403] = \Lights_Out_1:Net_2416_6\[706]
Removing Lhs of wire \Lights_Out_1:MODIN11_6\[1404] = \Lights_Out_1:Net_2416_6\[706]
Removing Lhs of wire \Lights_Out_1:MODULE_6:g1:a0:newa_5\[1405] = \Lights_Out_1:Net_2416_5\[707]
Removing Lhs of wire \Lights_Out_1:MODIN11_5\[1406] = \Lights_Out_1:Net_2416_5\[707]
Removing Lhs of wire \Lights_Out_1:MODULE_6:g1:a0:newa_4\[1407] = \Lights_Out_1:Net_2416_4\[708]
Removing Lhs of wire \Lights_Out_1:MODIN11_4\[1408] = \Lights_Out_1:Net_2416_4\[708]
Removing Lhs of wire \Lights_Out_1:MODULE_6:g1:a0:newa_3\[1409] = \Lights_Out_1:Net_2416_3\[709]
Removing Lhs of wire \Lights_Out_1:MODIN11_3\[1410] = \Lights_Out_1:Net_2416_3\[709]
Removing Lhs of wire \Lights_Out_1:MODULE_6:g1:a0:newa_2\[1411] = \Lights_Out_1:Net_2416_2\[710]
Removing Lhs of wire \Lights_Out_1:MODIN11_2\[1412] = \Lights_Out_1:Net_2416_2\[710]
Removing Lhs of wire \Lights_Out_1:MODULE_6:g1:a0:newa_1\[1413] = \Lights_Out_1:Net_2416_1\[711]
Removing Lhs of wire \Lights_Out_1:MODIN11_1\[1414] = \Lights_Out_1:Net_2416_1\[711]
Removing Lhs of wire \Lights_Out_1:MODULE_6:g1:a0:newa_0\[1415] = \Lights_Out_1:Net_2416_0\[712]
Removing Lhs of wire \Lights_Out_1:MODIN11_0\[1416] = \Lights_Out_1:Net_2416_0\[712]
Removing Lhs of wire \Lights_Out_1:MODULE_6:g1:a0:newb_6\[1417] = \Lights_Out_1:MODIN12_6\[1418]
Removing Lhs of wire \Lights_Out_1:MODIN12_6\[1418] = \Lights_Out_1:cydff_7_6\[795]
Removing Lhs of wire \Lights_Out_1:MODULE_6:g1:a0:newb_5\[1419] = \Lights_Out_1:MODIN12_5\[1420]
Removing Lhs of wire \Lights_Out_1:MODIN12_5\[1420] = \Lights_Out_1:cydff_7_5\[796]
Removing Lhs of wire \Lights_Out_1:MODULE_6:g1:a0:newb_4\[1421] = \Lights_Out_1:MODIN12_4\[1422]
Removing Lhs of wire \Lights_Out_1:MODIN12_4\[1422] = \Lights_Out_1:cydff_7_4\[797]
Removing Lhs of wire \Lights_Out_1:MODULE_6:g1:a0:newb_3\[1423] = \Lights_Out_1:MODIN12_3\[1424]
Removing Lhs of wire \Lights_Out_1:MODIN12_3\[1424] = \Lights_Out_1:cydff_7_3\[798]
Removing Lhs of wire \Lights_Out_1:MODULE_6:g1:a0:newb_2\[1425] = \Lights_Out_1:MODIN12_2\[1426]
Removing Lhs of wire \Lights_Out_1:MODIN12_2\[1426] = \Lights_Out_1:cydff_7_2\[799]
Removing Lhs of wire \Lights_Out_1:MODULE_6:g1:a0:newb_1\[1427] = \Lights_Out_1:MODIN12_1\[1428]
Removing Lhs of wire \Lights_Out_1:MODIN12_1\[1428] = \Lights_Out_1:cydff_7_1\[800]
Removing Lhs of wire \Lights_Out_1:MODULE_6:g1:a0:newb_0\[1429] = \Lights_Out_1:MODIN12_0\[1430]
Removing Lhs of wire \Lights_Out_1:MODIN12_0\[1430] = \Lights_Out_1:cydff_7_0\[801]
Removing Lhs of wire \Lights_Out_1:MODULE_6:g1:a0:dataa_6\[1431] = \Lights_Out_1:Net_2416_6\[706]
Removing Lhs of wire \Lights_Out_1:MODULE_6:g1:a0:dataa_5\[1432] = \Lights_Out_1:Net_2416_5\[707]
Removing Lhs of wire \Lights_Out_1:MODULE_6:g1:a0:dataa_4\[1433] = \Lights_Out_1:Net_2416_4\[708]
Removing Lhs of wire \Lights_Out_1:MODULE_6:g1:a0:dataa_3\[1434] = \Lights_Out_1:Net_2416_3\[709]
Removing Lhs of wire \Lights_Out_1:MODULE_6:g1:a0:dataa_2\[1435] = \Lights_Out_1:Net_2416_2\[710]
Removing Lhs of wire \Lights_Out_1:MODULE_6:g1:a0:dataa_1\[1436] = \Lights_Out_1:Net_2416_1\[711]
Removing Lhs of wire \Lights_Out_1:MODULE_6:g1:a0:dataa_0\[1437] = \Lights_Out_1:Net_2416_0\[712]
Removing Lhs of wire \Lights_Out_1:MODULE_6:g1:a0:datab_6\[1438] = \Lights_Out_1:cydff_7_6\[795]
Removing Lhs of wire \Lights_Out_1:MODULE_6:g1:a0:datab_5\[1439] = \Lights_Out_1:cydff_7_5\[796]
Removing Lhs of wire \Lights_Out_1:MODULE_6:g1:a0:datab_4\[1440] = \Lights_Out_1:cydff_7_4\[797]
Removing Lhs of wire \Lights_Out_1:MODULE_6:g1:a0:datab_3\[1441] = \Lights_Out_1:cydff_7_3\[798]
Removing Lhs of wire \Lights_Out_1:MODULE_6:g1:a0:datab_2\[1442] = \Lights_Out_1:cydff_7_2\[799]
Removing Lhs of wire \Lights_Out_1:MODULE_6:g1:a0:datab_1\[1443] = \Lights_Out_1:cydff_7_1\[800]
Removing Lhs of wire \Lights_Out_1:MODULE_6:g1:a0:datab_0\[1444] = \Lights_Out_1:cydff_7_0\[801]
Removing Lhs of wire \Lights_Out_1:MODULE_6:g1:a0:gx:u0:a_6\[1445] = \Lights_Out_1:Net_2416_6\[706]
Removing Lhs of wire \Lights_Out_1:MODULE_6:g1:a0:gx:u0:a_5\[1446] = \Lights_Out_1:Net_2416_5\[707]
Removing Lhs of wire \Lights_Out_1:MODULE_6:g1:a0:gx:u0:a_4\[1447] = \Lights_Out_1:Net_2416_4\[708]
Removing Lhs of wire \Lights_Out_1:MODULE_6:g1:a0:gx:u0:a_3\[1448] = \Lights_Out_1:Net_2416_3\[709]
Removing Lhs of wire \Lights_Out_1:MODULE_6:g1:a0:gx:u0:a_2\[1449] = \Lights_Out_1:Net_2416_2\[710]
Removing Lhs of wire \Lights_Out_1:MODULE_6:g1:a0:gx:u0:a_1\[1450] = \Lights_Out_1:Net_2416_1\[711]
Removing Lhs of wire \Lights_Out_1:MODULE_6:g1:a0:gx:u0:a_0\[1451] = \Lights_Out_1:Net_2416_0\[712]
Removing Lhs of wire \Lights_Out_1:MODULE_6:g1:a0:gx:u0:b_6\[1452] = \Lights_Out_1:cydff_7_6\[795]
Removing Lhs of wire \Lights_Out_1:MODULE_6:g1:a0:gx:u0:b_5\[1453] = \Lights_Out_1:cydff_7_5\[796]
Removing Lhs of wire \Lights_Out_1:MODULE_6:g1:a0:gx:u0:b_4\[1454] = \Lights_Out_1:cydff_7_4\[797]
Removing Lhs of wire \Lights_Out_1:MODULE_6:g1:a0:gx:u0:b_3\[1455] = \Lights_Out_1:cydff_7_3\[798]
Removing Lhs of wire \Lights_Out_1:MODULE_6:g1:a0:gx:u0:b_2\[1456] = \Lights_Out_1:cydff_7_2\[799]
Removing Lhs of wire \Lights_Out_1:MODULE_6:g1:a0:gx:u0:b_1\[1457] = \Lights_Out_1:cydff_7_1\[800]
Removing Lhs of wire \Lights_Out_1:MODULE_6:g1:a0:gx:u0:b_0\[1458] = \Lights_Out_1:cydff_7_0\[801]
Removing Lhs of wire \Lights_Out_1:MODULE_6:g1:a0:gx:u0:albi_3\[1476] = zero[2]
Removing Lhs of wire \Lights_Out_1:MODULE_6:g1:a0:gx:u0:agbi_3\[1477] = zero[2]
Removing Lhs of wire \Lights_Out_1:MODULE_6:g1:a0:gx:u0:lti_2\[1480] = \Lights_Out_1:MODULE_6:g1:a0:gx:u0:lt_6\[1478]
Removing Lhs of wire \Lights_Out_1:MODULE_6:g1:a0:gx:u0:gti_2\[1481] = \Lights_Out_1:MODULE_6:g1:a0:gx:u0:gt_6\[1479]
Removing Lhs of wire \Lights_Out_1:MODULE_7:g1:a0:newa_6\[1519] = \Lights_Out_1:Net_2416_6\[706]
Removing Lhs of wire \Lights_Out_1:MODIN13_6\[1520] = \Lights_Out_1:Net_2416_6\[706]
Removing Lhs of wire \Lights_Out_1:MODULE_7:g1:a0:newa_5\[1521] = \Lights_Out_1:Net_2416_5\[707]
Removing Lhs of wire \Lights_Out_1:MODIN13_5\[1522] = \Lights_Out_1:Net_2416_5\[707]
Removing Lhs of wire \Lights_Out_1:MODULE_7:g1:a0:newa_4\[1523] = \Lights_Out_1:Net_2416_4\[708]
Removing Lhs of wire \Lights_Out_1:MODIN13_4\[1524] = \Lights_Out_1:Net_2416_4\[708]
Removing Lhs of wire \Lights_Out_1:MODULE_7:g1:a0:newa_3\[1525] = \Lights_Out_1:Net_2416_3\[709]
Removing Lhs of wire \Lights_Out_1:MODIN13_3\[1526] = \Lights_Out_1:Net_2416_3\[709]
Removing Lhs of wire \Lights_Out_1:MODULE_7:g1:a0:newa_2\[1527] = \Lights_Out_1:Net_2416_2\[710]
Removing Lhs of wire \Lights_Out_1:MODIN13_2\[1528] = \Lights_Out_1:Net_2416_2\[710]
Removing Lhs of wire \Lights_Out_1:MODULE_7:g1:a0:newa_1\[1529] = \Lights_Out_1:Net_2416_1\[711]
Removing Lhs of wire \Lights_Out_1:MODIN13_1\[1530] = \Lights_Out_1:Net_2416_1\[711]
Removing Lhs of wire \Lights_Out_1:MODULE_7:g1:a0:newa_0\[1531] = \Lights_Out_1:Net_2416_0\[712]
Removing Lhs of wire \Lights_Out_1:MODIN13_0\[1532] = \Lights_Out_1:Net_2416_0\[712]
Removing Lhs of wire \Lights_Out_1:MODULE_7:g1:a0:newb_6\[1533] = \Lights_Out_1:MODIN14_6\[1534]
Removing Lhs of wire \Lights_Out_1:MODIN14_6\[1534] = \Lights_Out_1:cydff_8_6\[809]
Removing Lhs of wire \Lights_Out_1:MODULE_7:g1:a0:newb_5\[1535] = \Lights_Out_1:MODIN14_5\[1536]
Removing Lhs of wire \Lights_Out_1:MODIN14_5\[1536] = \Lights_Out_1:cydff_8_5\[810]
Removing Lhs of wire \Lights_Out_1:MODULE_7:g1:a0:newb_4\[1537] = \Lights_Out_1:MODIN14_4\[1538]
Removing Lhs of wire \Lights_Out_1:MODIN14_4\[1538] = \Lights_Out_1:cydff_8_4\[811]
Removing Lhs of wire \Lights_Out_1:MODULE_7:g1:a0:newb_3\[1539] = \Lights_Out_1:MODIN14_3\[1540]
Removing Lhs of wire \Lights_Out_1:MODIN14_3\[1540] = \Lights_Out_1:cydff_8_3\[812]
Removing Lhs of wire \Lights_Out_1:MODULE_7:g1:a0:newb_2\[1541] = \Lights_Out_1:MODIN14_2\[1542]
Removing Lhs of wire \Lights_Out_1:MODIN14_2\[1542] = \Lights_Out_1:cydff_8_2\[813]
Removing Lhs of wire \Lights_Out_1:MODULE_7:g1:a0:newb_1\[1543] = \Lights_Out_1:MODIN14_1\[1544]
Removing Lhs of wire \Lights_Out_1:MODIN14_1\[1544] = \Lights_Out_1:cydff_8_1\[814]
Removing Lhs of wire \Lights_Out_1:MODULE_7:g1:a0:newb_0\[1545] = \Lights_Out_1:MODIN14_0\[1546]
Removing Lhs of wire \Lights_Out_1:MODIN14_0\[1546] = \Lights_Out_1:cydff_8_0\[815]
Removing Lhs of wire \Lights_Out_1:MODULE_7:g1:a0:dataa_6\[1547] = \Lights_Out_1:Net_2416_6\[706]
Removing Lhs of wire \Lights_Out_1:MODULE_7:g1:a0:dataa_5\[1548] = \Lights_Out_1:Net_2416_5\[707]
Removing Lhs of wire \Lights_Out_1:MODULE_7:g1:a0:dataa_4\[1549] = \Lights_Out_1:Net_2416_4\[708]
Removing Lhs of wire \Lights_Out_1:MODULE_7:g1:a0:dataa_3\[1550] = \Lights_Out_1:Net_2416_3\[709]
Removing Lhs of wire \Lights_Out_1:MODULE_7:g1:a0:dataa_2\[1551] = \Lights_Out_1:Net_2416_2\[710]
Removing Lhs of wire \Lights_Out_1:MODULE_7:g1:a0:dataa_1\[1552] = \Lights_Out_1:Net_2416_1\[711]
Removing Lhs of wire \Lights_Out_1:MODULE_7:g1:a0:dataa_0\[1553] = \Lights_Out_1:Net_2416_0\[712]
Removing Lhs of wire \Lights_Out_1:MODULE_7:g1:a0:datab_6\[1554] = \Lights_Out_1:cydff_8_6\[809]
Removing Lhs of wire \Lights_Out_1:MODULE_7:g1:a0:datab_5\[1555] = \Lights_Out_1:cydff_8_5\[810]
Removing Lhs of wire \Lights_Out_1:MODULE_7:g1:a0:datab_4\[1556] = \Lights_Out_1:cydff_8_4\[811]
Removing Lhs of wire \Lights_Out_1:MODULE_7:g1:a0:datab_3\[1557] = \Lights_Out_1:cydff_8_3\[812]
Removing Lhs of wire \Lights_Out_1:MODULE_7:g1:a0:datab_2\[1558] = \Lights_Out_1:cydff_8_2\[813]
Removing Lhs of wire \Lights_Out_1:MODULE_7:g1:a0:datab_1\[1559] = \Lights_Out_1:cydff_8_1\[814]
Removing Lhs of wire \Lights_Out_1:MODULE_7:g1:a0:datab_0\[1560] = \Lights_Out_1:cydff_8_0\[815]
Removing Lhs of wire \Lights_Out_1:MODULE_7:g1:a0:gx:u0:a_6\[1561] = \Lights_Out_1:Net_2416_6\[706]
Removing Lhs of wire \Lights_Out_1:MODULE_7:g1:a0:gx:u0:a_5\[1562] = \Lights_Out_1:Net_2416_5\[707]
Removing Lhs of wire \Lights_Out_1:MODULE_7:g1:a0:gx:u0:a_4\[1563] = \Lights_Out_1:Net_2416_4\[708]
Removing Lhs of wire \Lights_Out_1:MODULE_7:g1:a0:gx:u0:a_3\[1564] = \Lights_Out_1:Net_2416_3\[709]
Removing Lhs of wire \Lights_Out_1:MODULE_7:g1:a0:gx:u0:a_2\[1565] = \Lights_Out_1:Net_2416_2\[710]
Removing Lhs of wire \Lights_Out_1:MODULE_7:g1:a0:gx:u0:a_1\[1566] = \Lights_Out_1:Net_2416_1\[711]
Removing Lhs of wire \Lights_Out_1:MODULE_7:g1:a0:gx:u0:a_0\[1567] = \Lights_Out_1:Net_2416_0\[712]
Removing Lhs of wire \Lights_Out_1:MODULE_7:g1:a0:gx:u0:b_6\[1568] = \Lights_Out_1:cydff_8_6\[809]
Removing Lhs of wire \Lights_Out_1:MODULE_7:g1:a0:gx:u0:b_5\[1569] = \Lights_Out_1:cydff_8_5\[810]
Removing Lhs of wire \Lights_Out_1:MODULE_7:g1:a0:gx:u0:b_4\[1570] = \Lights_Out_1:cydff_8_4\[811]
Removing Lhs of wire \Lights_Out_1:MODULE_7:g1:a0:gx:u0:b_3\[1571] = \Lights_Out_1:cydff_8_3\[812]
Removing Lhs of wire \Lights_Out_1:MODULE_7:g1:a0:gx:u0:b_2\[1572] = \Lights_Out_1:cydff_8_2\[813]
Removing Lhs of wire \Lights_Out_1:MODULE_7:g1:a0:gx:u0:b_1\[1573] = \Lights_Out_1:cydff_8_1\[814]
Removing Lhs of wire \Lights_Out_1:MODULE_7:g1:a0:gx:u0:b_0\[1574] = \Lights_Out_1:cydff_8_0\[815]
Removing Lhs of wire \Lights_Out_1:MODULE_7:g1:a0:gx:u0:albi_3\[1592] = zero[2]
Removing Lhs of wire \Lights_Out_1:MODULE_7:g1:a0:gx:u0:agbi_3\[1593] = zero[2]
Removing Lhs of wire \Lights_Out_1:MODULE_7:g1:a0:gx:u0:lti_2\[1596] = \Lights_Out_1:MODULE_7:g1:a0:gx:u0:lt_6\[1594]
Removing Lhs of wire \Lights_Out_1:MODULE_7:g1:a0:gx:u0:gti_2\[1597] = \Lights_Out_1:MODULE_7:g1:a0:gx:u0:gt_6\[1595]
Removing Lhs of wire \CROSSFADE_COUNTER:add_vi_vv_MODGEN_8_7\[1635] = \CROSSFADE_COUNTER:MODULE_8:g2:a0:s_7\[1795]
Removing Lhs of wire \CROSSFADE_COUNTER:add_vi_vv_MODGEN_8_6\[1636] = \CROSSFADE_COUNTER:MODULE_8:g2:a0:s_6\[1796]
Removing Lhs of wire \CROSSFADE_COUNTER:add_vi_vv_MODGEN_8_5\[1637] = \CROSSFADE_COUNTER:MODULE_8:g2:a0:s_5\[1797]
Removing Lhs of wire \CROSSFADE_COUNTER:add_vi_vv_MODGEN_8_4\[1638] = \CROSSFADE_COUNTER:MODULE_8:g2:a0:s_4\[1798]
Removing Lhs of wire \CROSSFADE_COUNTER:add_vi_vv_MODGEN_8_3\[1639] = \CROSSFADE_COUNTER:MODULE_8:g2:a0:s_3\[1799]
Removing Lhs of wire \CROSSFADE_COUNTER:add_vi_vv_MODGEN_8_2\[1640] = \CROSSFADE_COUNTER:MODULE_8:g2:a0:s_2\[1800]
Removing Lhs of wire \CROSSFADE_COUNTER:add_vi_vv_MODGEN_8_1\[1641] = \CROSSFADE_COUNTER:MODULE_8:g2:a0:s_1\[1801]
Removing Lhs of wire \CROSSFADE_COUNTER:add_vi_vv_MODGEN_8_0\[1642] = \CROSSFADE_COUNTER:MODULE_8:g2:a0:s_0\[1802]
Removing Lhs of wire \CROSSFADE_COUNTER:MODULE_8:g2:a0:a_23\[1683] = zero[2]
Removing Lhs of wire \CROSSFADE_COUNTER:MODULE_8:g2:a0:a_22\[1684] = zero[2]
Removing Lhs of wire \CROSSFADE_COUNTER:MODULE_8:g2:a0:a_21\[1685] = zero[2]
Removing Lhs of wire \CROSSFADE_COUNTER:MODULE_8:g2:a0:a_20\[1686] = zero[2]
Removing Lhs of wire \CROSSFADE_COUNTER:MODULE_8:g2:a0:a_19\[1687] = zero[2]
Removing Lhs of wire \CROSSFADE_COUNTER:MODULE_8:g2:a0:a_18\[1688] = zero[2]
Removing Lhs of wire \CROSSFADE_COUNTER:MODULE_8:g2:a0:a_17\[1689] = zero[2]
Removing Lhs of wire \CROSSFADE_COUNTER:MODULE_8:g2:a0:a_16\[1690] = zero[2]
Removing Lhs of wire \CROSSFADE_COUNTER:MODULE_8:g2:a0:a_15\[1691] = zero[2]
Removing Lhs of wire \CROSSFADE_COUNTER:MODULE_8:g2:a0:a_14\[1692] = zero[2]
Removing Lhs of wire \CROSSFADE_COUNTER:MODULE_8:g2:a0:a_13\[1693] = zero[2]
Removing Lhs of wire \CROSSFADE_COUNTER:MODULE_8:g2:a0:a_12\[1694] = zero[2]
Removing Lhs of wire \CROSSFADE_COUNTER:MODULE_8:g2:a0:a_11\[1695] = zero[2]
Removing Lhs of wire \CROSSFADE_COUNTER:MODULE_8:g2:a0:a_10\[1696] = zero[2]
Removing Lhs of wire \CROSSFADE_COUNTER:MODULE_8:g2:a0:a_9\[1697] = zero[2]
Removing Lhs of wire \CROSSFADE_COUNTER:MODULE_8:g2:a0:a_8\[1698] = zero[2]
Removing Lhs of wire \CROSSFADE_COUNTER:MODULE_8:g2:a0:a_7\[1699] = Net_5287_7[343]
Removing Lhs of wire \CROSSFADE_COUNTER:MODIN15_7\[1700] = Net_5287_7[343]
Removing Lhs of wire \CROSSFADE_COUNTER:MODULE_8:g2:a0:a_6\[1701] = Net_5287_6[345]
Removing Lhs of wire \CROSSFADE_COUNTER:MODIN15_6\[1702] = Net_5287_6[345]
Removing Lhs of wire \CROSSFADE_COUNTER:MODULE_8:g2:a0:a_5\[1703] = Net_5287_5[347]
Removing Lhs of wire \CROSSFADE_COUNTER:MODIN15_5\[1704] = Net_5287_5[347]
Removing Lhs of wire \CROSSFADE_COUNTER:MODULE_8:g2:a0:a_4\[1705] = Net_5287_4[349]
Removing Lhs of wire \CROSSFADE_COUNTER:MODIN15_4\[1706] = Net_5287_4[349]
Removing Lhs of wire \CROSSFADE_COUNTER:MODULE_8:g2:a0:a_3\[1707] = Net_5287_3[351]
Removing Lhs of wire \CROSSFADE_COUNTER:MODIN15_3\[1708] = Net_5287_3[351]
Removing Lhs of wire \CROSSFADE_COUNTER:MODULE_8:g2:a0:a_2\[1709] = Net_5287_2[353]
Removing Lhs of wire \CROSSFADE_COUNTER:MODIN15_2\[1710] = Net_5287_2[353]
Removing Lhs of wire \CROSSFADE_COUNTER:MODULE_8:g2:a0:a_1\[1711] = Net_5287_1[355]
Removing Lhs of wire \CROSSFADE_COUNTER:MODIN15_1\[1712] = Net_5287_1[355]
Removing Lhs of wire \CROSSFADE_COUNTER:MODULE_8:g2:a0:a_0\[1713] = Net_5287_0[357]
Removing Lhs of wire \CROSSFADE_COUNTER:MODIN15_0\[1714] = Net_5287_0[357]
Removing Lhs of wire \CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[1840] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[1841] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \BRIGHTNESS_RAMP:cydff_1\\D\[1842] = zero[2]
Removing Lhs of wire \TRIANGLE_SEL:cydff_1\\D\[1843] = zero[2]
Removing Lhs of wire \Lights_Out_1:cydff_1\\D\[1852] = \Lights_Out_1:Net_2093\[713]
Removing Lhs of wire \Lights_Out_1:cydff_2_6\\D\[1853] = Net_5420_6[661]
Removing Lhs of wire \Lights_Out_1:cydff_2_5\\D\[1854] = Net_5420_5[663]
Removing Lhs of wire \Lights_Out_1:cydff_2_4\\D\[1855] = Net_5420_4[665]
Removing Lhs of wire \Lights_Out_1:cydff_2_3\\D\[1856] = Net_5420_3[667]
Removing Lhs of wire \Lights_Out_1:cydff_2_2\\D\[1857] = Net_5420_2[669]
Removing Lhs of wire \Lights_Out_1:cydff_2_1\\D\[1858] = Net_5420_1[671]
Removing Lhs of wire \Lights_Out_1:cydff_2_0\\D\[1859] = Net_5420_0[673]
Removing Lhs of wire \Lights_Out_1:cydff_3_6\\D\[1860] = Net_5421_6[634]
Removing Lhs of wire \Lights_Out_1:cydff_3_5\\D\[1861] = Net_5421_5[636]
Removing Lhs of wire \Lights_Out_1:cydff_3_4\\D\[1862] = Net_5421_4[638]
Removing Lhs of wire \Lights_Out_1:cydff_3_3\\D\[1863] = Net_5421_3[640]
Removing Lhs of wire \Lights_Out_1:cydff_3_2\\D\[1864] = Net_5421_2[642]
Removing Lhs of wire \Lights_Out_1:cydff_3_1\\D\[1865] = Net_5421_1[644]
Removing Lhs of wire \Lights_Out_1:cydff_3_0\\D\[1866] = Net_5421_0[646]
Removing Lhs of wire \Lights_Out_1:cydff_4_6\\D\[1867] = Net_5422_6[607]
Removing Lhs of wire \Lights_Out_1:cydff_4_5\\D\[1868] = Net_5422_5[609]
Removing Lhs of wire \Lights_Out_1:cydff_4_4\\D\[1869] = Net_5422_4[611]
Removing Lhs of wire \Lights_Out_1:cydff_4_3\\D\[1870] = Net_5422_3[613]
Removing Lhs of wire \Lights_Out_1:cydff_4_2\\D\[1871] = Net_5422_2[615]
Removing Lhs of wire \Lights_Out_1:cydff_4_1\\D\[1872] = Net_5422_1[617]
Removing Lhs of wire \Lights_Out_1:cydff_4_0\\D\[1873] = Net_5422_0[619]
Removing Lhs of wire \Lights_Out_1:cydff_5_6\\D\[1874] = Net_5423_6[580]
Removing Lhs of wire \Lights_Out_1:cydff_5_5\\D\[1875] = Net_5423_5[582]
Removing Lhs of wire \Lights_Out_1:cydff_5_4\\D\[1876] = Net_5423_4[584]
Removing Lhs of wire \Lights_Out_1:cydff_5_3\\D\[1877] = Net_5423_3[586]
Removing Lhs of wire \Lights_Out_1:cydff_5_2\\D\[1878] = Net_5423_2[588]
Removing Lhs of wire \Lights_Out_1:cydff_5_1\\D\[1879] = Net_5423_1[590]
Removing Lhs of wire \Lights_Out_1:cydff_5_0\\D\[1880] = Net_5423_0[592]
Removing Lhs of wire \Lights_Out_1:cydff_6_6\\D\[1881] = Net_5424_6[553]
Removing Lhs of wire \Lights_Out_1:cydff_6_5\\D\[1882] = Net_5424_5[555]
Removing Lhs of wire \Lights_Out_1:cydff_6_4\\D\[1883] = Net_5424_4[557]
Removing Lhs of wire \Lights_Out_1:cydff_6_3\\D\[1884] = Net_5424_3[559]
Removing Lhs of wire \Lights_Out_1:cydff_6_2\\D\[1885] = Net_5424_2[561]
Removing Lhs of wire \Lights_Out_1:cydff_6_1\\D\[1886] = Net_5424_1[563]
Removing Lhs of wire \Lights_Out_1:cydff_6_0\\D\[1887] = Net_5424_0[565]
Removing Lhs of wire \Lights_Out_1:cydff_7_6\\D\[1888] = Net_5425_6[526]
Removing Lhs of wire \Lights_Out_1:cydff_7_5\\D\[1889] = Net_5425_5[528]
Removing Lhs of wire \Lights_Out_1:cydff_7_4\\D\[1890] = Net_5425_4[530]
Removing Lhs of wire \Lights_Out_1:cydff_7_3\\D\[1891] = Net_5425_3[532]
Removing Lhs of wire \Lights_Out_1:cydff_7_2\\D\[1892] = Net_5425_2[534]
Removing Lhs of wire \Lights_Out_1:cydff_7_1\\D\[1893] = Net_5425_1[536]
Removing Lhs of wire \Lights_Out_1:cydff_7_0\\D\[1894] = Net_5425_0[538]
Removing Lhs of wire \Lights_Out_1:cydff_8_6\\D\[1895] = Net_5426_6[499]
Removing Lhs of wire \Lights_Out_1:cydff_8_5\\D\[1896] = Net_5426_5[501]
Removing Lhs of wire \Lights_Out_1:cydff_8_4\\D\[1897] = Net_5426_4[503]
Removing Lhs of wire \Lights_Out_1:cydff_8_3\\D\[1898] = Net_5426_3[505]
Removing Lhs of wire \Lights_Out_1:cydff_8_2\\D\[1899] = Net_5426_2[507]
Removing Lhs of wire \Lights_Out_1:cydff_8_1\\D\[1900] = Net_5426_1[509]
Removing Lhs of wire \Lights_Out_1:cydff_8_0\\D\[1901] = Net_5426_0[511]

------------------------------------------------------
Aliased 0 equations, 823 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__SW2_net_0' (cost = 0):
tmpOE__SW2_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_1:g1:a0:gx:u0:xnor_array_5\' (cost = 4):
\Lights_Out_1:MODULE_1:g1:a0:gx:u0:xnor_array_5\ <= ((not \Lights_Out_1:Net_2416_5\ and not \Lights_Out_1:cydff_2_5\)
	OR (\Lights_Out_1:Net_2416_5\ and \Lights_Out_1:cydff_2_5\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_1:g1:a0:gx:u0:xnor_array_4\' (cost = 4):
\Lights_Out_1:MODULE_1:g1:a0:gx:u0:xnor_array_4\ <= ((not \Lights_Out_1:Net_2416_4\ and not \Lights_Out_1:cydff_2_4\)
	OR (\Lights_Out_1:Net_2416_4\ and \Lights_Out_1:cydff_2_4\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_1:g1:a0:gx:u0:xnor_array_2\' (cost = 4):
\Lights_Out_1:MODULE_1:g1:a0:gx:u0:xnor_array_2\ <= ((not \Lights_Out_1:Net_2416_2\ and not \Lights_Out_1:cydff_2_2\)
	OR (\Lights_Out_1:Net_2416_2\ and \Lights_Out_1:cydff_2_2\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_1:g1:a0:gx:u0:xnor_array_1\' (cost = 4):
\Lights_Out_1:MODULE_1:g1:a0:gx:u0:xnor_array_1\ <= ((not \Lights_Out_1:Net_2416_1\ and not \Lights_Out_1:cydff_2_1\)
	OR (\Lights_Out_1:Net_2416_1\ and \Lights_Out_1:cydff_2_1\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_1:g1:a0:gx:u0:lt_6\' (cost = 1):
\Lights_Out_1:MODULE_1:g1:a0:gx:u0:lt_6\ <= ((not \Lights_Out_1:Net_2416_6\ and \Lights_Out_1:cydff_2_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_1:g1:a0:gx:u0:gt_6\' (cost = 1):
\Lights_Out_1:MODULE_1:g1:a0:gx:u0:gt_6\ <= ((not \Lights_Out_1:cydff_2_6\ and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_1:g1:a0:gx:u0:albi_2\' (cost = 3):
\Lights_Out_1:MODULE_1:g1:a0:gx:u0:albi_2\ <= ((not \Lights_Out_1:Net_2416_6\ and \Lights_Out_1:cydff_2_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_1:g1:a0:gx:u0:agbi_2\' (cost = 3):
\Lights_Out_1:MODULE_1:g1:a0:gx:u0:agbi_2\ <= ((not \Lights_Out_1:cydff_2_6\ and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_1:g1:a0:gx:u0:lt_3\' (cost = 2):
\Lights_Out_1:MODULE_1:g1:a0:gx:u0:lt_3\ <= ((not \Lights_Out_1:Net_2416_3\ and \Lights_Out_1:cydff_2_3\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_1:g1:a0:gx:u0:gt_3\' (cost = 2):
\Lights_Out_1:MODULE_1:g1:a0:gx:u0:gt_3\ <= ((not \Lights_Out_1:cydff_2_3\ and \Lights_Out_1:Net_2416_3\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_1:g1:a0:gx:u0:lt_4\' (cost = 6):
\Lights_Out_1:MODULE_1:g1:a0:gx:u0:lt_4\ <= ((not \Lights_Out_1:Net_2416_4\ and not \Lights_Out_1:Net_2416_3\ and \Lights_Out_1:cydff_2_3\)
	OR (not \Lights_Out_1:Net_2416_3\ and \Lights_Out_1:cydff_2_4\ and \Lights_Out_1:cydff_2_3\)
	OR (not \Lights_Out_1:Net_2416_4\ and \Lights_Out_1:cydff_2_4\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_1:g1:a0:gx:u0:gt_4\' (cost = 6):
\Lights_Out_1:MODULE_1:g1:a0:gx:u0:gt_4\ <= ((not \Lights_Out_1:cydff_2_4\ and not \Lights_Out_1:cydff_2_3\ and \Lights_Out_1:Net_2416_3\)
	OR (not \Lights_Out_1:cydff_2_3\ and \Lights_Out_1:Net_2416_4\ and \Lights_Out_1:Net_2416_3\)
	OR (not \Lights_Out_1:cydff_2_4\ and \Lights_Out_1:Net_2416_4\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_1:g1:a0:gx:u0:lt_0\' (cost = 2):
\Lights_Out_1:MODULE_1:g1:a0:gx:u0:lt_0\ <= ((not \Lights_Out_1:Net_2416_0\ and \Lights_Out_1:cydff_2_0\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_1:g1:a0:gx:u0:gt_0\' (cost = 2):
\Lights_Out_1:MODULE_1:g1:a0:gx:u0:gt_0\ <= ((not \Lights_Out_1:cydff_2_0\ and \Lights_Out_1:Net_2416_0\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_1:g1:a0:gx:u0:lt_1\' (cost = 6):
\Lights_Out_1:MODULE_1:g1:a0:gx:u0:lt_1\ <= ((not \Lights_Out_1:Net_2416_1\ and not \Lights_Out_1:Net_2416_0\ and \Lights_Out_1:cydff_2_0\)
	OR (not \Lights_Out_1:Net_2416_0\ and \Lights_Out_1:cydff_2_1\ and \Lights_Out_1:cydff_2_0\)
	OR (not \Lights_Out_1:Net_2416_1\ and \Lights_Out_1:cydff_2_1\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_1:g1:a0:gx:u0:gt_1\' (cost = 6):
\Lights_Out_1:MODULE_1:g1:a0:gx:u0:gt_1\ <= ((not \Lights_Out_1:cydff_2_1\ and not \Lights_Out_1:cydff_2_0\ and \Lights_Out_1:Net_2416_0\)
	OR (not \Lights_Out_1:cydff_2_0\ and \Lights_Out_1:Net_2416_1\ and \Lights_Out_1:Net_2416_0\)
	OR (not \Lights_Out_1:cydff_2_1\ and \Lights_Out_1:Net_2416_1\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_5\' (cost = 4):
\Lights_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_5\ <= ((not \Lights_Out_1:Net_2416_5\ and not \Lights_Out_1:cydff_3_5\)
	OR (\Lights_Out_1:Net_2416_5\ and \Lights_Out_1:cydff_3_5\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_4\' (cost = 4):
\Lights_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_4\ <= ((not \Lights_Out_1:Net_2416_4\ and not \Lights_Out_1:cydff_3_4\)
	OR (\Lights_Out_1:Net_2416_4\ and \Lights_Out_1:cydff_3_4\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_2\' (cost = 4):
\Lights_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_2\ <= ((not \Lights_Out_1:Net_2416_2\ and not \Lights_Out_1:cydff_3_2\)
	OR (\Lights_Out_1:Net_2416_2\ and \Lights_Out_1:cydff_3_2\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_1\' (cost = 4):
\Lights_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_1\ <= ((not \Lights_Out_1:Net_2416_1\ and not \Lights_Out_1:cydff_3_1\)
	OR (\Lights_Out_1:Net_2416_1\ and \Lights_Out_1:cydff_3_1\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_2:g1:a0:gx:u0:lt_6\' (cost = 1):
\Lights_Out_1:MODULE_2:g1:a0:gx:u0:lt_6\ <= ((not \Lights_Out_1:Net_2416_6\ and \Lights_Out_1:cydff_3_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_2:g1:a0:gx:u0:gt_6\' (cost = 1):
\Lights_Out_1:MODULE_2:g1:a0:gx:u0:gt_6\ <= ((not \Lights_Out_1:cydff_3_6\ and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_2:g1:a0:gx:u0:albi_2\' (cost = 3):
\Lights_Out_1:MODULE_2:g1:a0:gx:u0:albi_2\ <= ((not \Lights_Out_1:Net_2416_6\ and \Lights_Out_1:cydff_3_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_2:g1:a0:gx:u0:agbi_2\' (cost = 3):
\Lights_Out_1:MODULE_2:g1:a0:gx:u0:agbi_2\ <= ((not \Lights_Out_1:cydff_3_6\ and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_2:g1:a0:gx:u0:lt_3\' (cost = 2):
\Lights_Out_1:MODULE_2:g1:a0:gx:u0:lt_3\ <= ((not \Lights_Out_1:Net_2416_3\ and \Lights_Out_1:cydff_3_3\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_2:g1:a0:gx:u0:gt_3\' (cost = 2):
\Lights_Out_1:MODULE_2:g1:a0:gx:u0:gt_3\ <= ((not \Lights_Out_1:cydff_3_3\ and \Lights_Out_1:Net_2416_3\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_2:g1:a0:gx:u0:lt_4\' (cost = 6):
\Lights_Out_1:MODULE_2:g1:a0:gx:u0:lt_4\ <= ((not \Lights_Out_1:Net_2416_4\ and not \Lights_Out_1:Net_2416_3\ and \Lights_Out_1:cydff_3_3\)
	OR (not \Lights_Out_1:Net_2416_3\ and \Lights_Out_1:cydff_3_4\ and \Lights_Out_1:cydff_3_3\)
	OR (not \Lights_Out_1:Net_2416_4\ and \Lights_Out_1:cydff_3_4\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_2:g1:a0:gx:u0:gt_4\' (cost = 6):
\Lights_Out_1:MODULE_2:g1:a0:gx:u0:gt_4\ <= ((not \Lights_Out_1:cydff_3_4\ and not \Lights_Out_1:cydff_3_3\ and \Lights_Out_1:Net_2416_3\)
	OR (not \Lights_Out_1:cydff_3_3\ and \Lights_Out_1:Net_2416_4\ and \Lights_Out_1:Net_2416_3\)
	OR (not \Lights_Out_1:cydff_3_4\ and \Lights_Out_1:Net_2416_4\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_2:g1:a0:gx:u0:lt_0\' (cost = 2):
\Lights_Out_1:MODULE_2:g1:a0:gx:u0:lt_0\ <= ((not \Lights_Out_1:Net_2416_0\ and \Lights_Out_1:cydff_3_0\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_2:g1:a0:gx:u0:gt_0\' (cost = 2):
\Lights_Out_1:MODULE_2:g1:a0:gx:u0:gt_0\ <= ((not \Lights_Out_1:cydff_3_0\ and \Lights_Out_1:Net_2416_0\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_2:g1:a0:gx:u0:lt_1\' (cost = 6):
\Lights_Out_1:MODULE_2:g1:a0:gx:u0:lt_1\ <= ((not \Lights_Out_1:Net_2416_1\ and not \Lights_Out_1:Net_2416_0\ and \Lights_Out_1:cydff_3_0\)
	OR (not \Lights_Out_1:Net_2416_0\ and \Lights_Out_1:cydff_3_1\ and \Lights_Out_1:cydff_3_0\)
	OR (not \Lights_Out_1:Net_2416_1\ and \Lights_Out_1:cydff_3_1\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_2:g1:a0:gx:u0:gt_1\' (cost = 6):
\Lights_Out_1:MODULE_2:g1:a0:gx:u0:gt_1\ <= ((not \Lights_Out_1:cydff_3_1\ and not \Lights_Out_1:cydff_3_0\ and \Lights_Out_1:Net_2416_0\)
	OR (not \Lights_Out_1:cydff_3_0\ and \Lights_Out_1:Net_2416_1\ and \Lights_Out_1:Net_2416_0\)
	OR (not \Lights_Out_1:cydff_3_1\ and \Lights_Out_1:Net_2416_1\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_5\' (cost = 4):
\Lights_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_5\ <= ((not \Lights_Out_1:Net_2416_5\ and not \Lights_Out_1:cydff_4_5\)
	OR (\Lights_Out_1:Net_2416_5\ and \Lights_Out_1:cydff_4_5\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_4\' (cost = 4):
\Lights_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_4\ <= ((not \Lights_Out_1:Net_2416_4\ and not \Lights_Out_1:cydff_4_4\)
	OR (\Lights_Out_1:Net_2416_4\ and \Lights_Out_1:cydff_4_4\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_2\' (cost = 4):
\Lights_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_2\ <= ((not \Lights_Out_1:Net_2416_2\ and not \Lights_Out_1:cydff_4_2\)
	OR (\Lights_Out_1:Net_2416_2\ and \Lights_Out_1:cydff_4_2\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_1\' (cost = 4):
\Lights_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_1\ <= ((not \Lights_Out_1:Net_2416_1\ and not \Lights_Out_1:cydff_4_1\)
	OR (\Lights_Out_1:Net_2416_1\ and \Lights_Out_1:cydff_4_1\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_3:g1:a0:gx:u0:lt_6\' (cost = 1):
\Lights_Out_1:MODULE_3:g1:a0:gx:u0:lt_6\ <= ((not \Lights_Out_1:Net_2416_6\ and \Lights_Out_1:cydff_4_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_3:g1:a0:gx:u0:gt_6\' (cost = 1):
\Lights_Out_1:MODULE_3:g1:a0:gx:u0:gt_6\ <= ((not \Lights_Out_1:cydff_4_6\ and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_3:g1:a0:gx:u0:albi_2\' (cost = 3):
\Lights_Out_1:MODULE_3:g1:a0:gx:u0:albi_2\ <= ((not \Lights_Out_1:Net_2416_6\ and \Lights_Out_1:cydff_4_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_3:g1:a0:gx:u0:agbi_2\' (cost = 3):
\Lights_Out_1:MODULE_3:g1:a0:gx:u0:agbi_2\ <= ((not \Lights_Out_1:cydff_4_6\ and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_3:g1:a0:gx:u0:lt_3\' (cost = 2):
\Lights_Out_1:MODULE_3:g1:a0:gx:u0:lt_3\ <= ((not \Lights_Out_1:Net_2416_3\ and \Lights_Out_1:cydff_4_3\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_3:g1:a0:gx:u0:gt_3\' (cost = 2):
\Lights_Out_1:MODULE_3:g1:a0:gx:u0:gt_3\ <= ((not \Lights_Out_1:cydff_4_3\ and \Lights_Out_1:Net_2416_3\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_3:g1:a0:gx:u0:lt_4\' (cost = 6):
\Lights_Out_1:MODULE_3:g1:a0:gx:u0:lt_4\ <= ((not \Lights_Out_1:Net_2416_4\ and not \Lights_Out_1:Net_2416_3\ and \Lights_Out_1:cydff_4_3\)
	OR (not \Lights_Out_1:Net_2416_3\ and \Lights_Out_1:cydff_4_4\ and \Lights_Out_1:cydff_4_3\)
	OR (not \Lights_Out_1:Net_2416_4\ and \Lights_Out_1:cydff_4_4\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_3:g1:a0:gx:u0:gt_4\' (cost = 6):
\Lights_Out_1:MODULE_3:g1:a0:gx:u0:gt_4\ <= ((not \Lights_Out_1:cydff_4_4\ and not \Lights_Out_1:cydff_4_3\ and \Lights_Out_1:Net_2416_3\)
	OR (not \Lights_Out_1:cydff_4_3\ and \Lights_Out_1:Net_2416_4\ and \Lights_Out_1:Net_2416_3\)
	OR (not \Lights_Out_1:cydff_4_4\ and \Lights_Out_1:Net_2416_4\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_3:g1:a0:gx:u0:lt_0\' (cost = 2):
\Lights_Out_1:MODULE_3:g1:a0:gx:u0:lt_0\ <= ((not \Lights_Out_1:Net_2416_0\ and \Lights_Out_1:cydff_4_0\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_3:g1:a0:gx:u0:gt_0\' (cost = 2):
\Lights_Out_1:MODULE_3:g1:a0:gx:u0:gt_0\ <= ((not \Lights_Out_1:cydff_4_0\ and \Lights_Out_1:Net_2416_0\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_3:g1:a0:gx:u0:lt_1\' (cost = 6):
\Lights_Out_1:MODULE_3:g1:a0:gx:u0:lt_1\ <= ((not \Lights_Out_1:Net_2416_1\ and not \Lights_Out_1:Net_2416_0\ and \Lights_Out_1:cydff_4_0\)
	OR (not \Lights_Out_1:Net_2416_0\ and \Lights_Out_1:cydff_4_1\ and \Lights_Out_1:cydff_4_0\)
	OR (not \Lights_Out_1:Net_2416_1\ and \Lights_Out_1:cydff_4_1\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_3:g1:a0:gx:u0:gt_1\' (cost = 6):
\Lights_Out_1:MODULE_3:g1:a0:gx:u0:gt_1\ <= ((not \Lights_Out_1:cydff_4_1\ and not \Lights_Out_1:cydff_4_0\ and \Lights_Out_1:Net_2416_0\)
	OR (not \Lights_Out_1:cydff_4_0\ and \Lights_Out_1:Net_2416_1\ and \Lights_Out_1:Net_2416_0\)
	OR (not \Lights_Out_1:cydff_4_1\ and \Lights_Out_1:Net_2416_1\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_5\' (cost = 4):
\Lights_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_5\ <= ((not \Lights_Out_1:Net_2416_5\ and not \Lights_Out_1:cydff_5_5\)
	OR (\Lights_Out_1:Net_2416_5\ and \Lights_Out_1:cydff_5_5\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_4\' (cost = 4):
\Lights_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_4\ <= ((not \Lights_Out_1:Net_2416_4\ and not \Lights_Out_1:cydff_5_4\)
	OR (\Lights_Out_1:Net_2416_4\ and \Lights_Out_1:cydff_5_4\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_2\' (cost = 4):
\Lights_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_2\ <= ((not \Lights_Out_1:Net_2416_2\ and not \Lights_Out_1:cydff_5_2\)
	OR (\Lights_Out_1:Net_2416_2\ and \Lights_Out_1:cydff_5_2\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_1\' (cost = 4):
\Lights_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_1\ <= ((not \Lights_Out_1:Net_2416_1\ and not \Lights_Out_1:cydff_5_1\)
	OR (\Lights_Out_1:Net_2416_1\ and \Lights_Out_1:cydff_5_1\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_4:g1:a0:gx:u0:lt_6\' (cost = 1):
\Lights_Out_1:MODULE_4:g1:a0:gx:u0:lt_6\ <= ((not \Lights_Out_1:Net_2416_6\ and \Lights_Out_1:cydff_5_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_4:g1:a0:gx:u0:gt_6\' (cost = 1):
\Lights_Out_1:MODULE_4:g1:a0:gx:u0:gt_6\ <= ((not \Lights_Out_1:cydff_5_6\ and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_4:g1:a0:gx:u0:albi_2\' (cost = 3):
\Lights_Out_1:MODULE_4:g1:a0:gx:u0:albi_2\ <= ((not \Lights_Out_1:Net_2416_6\ and \Lights_Out_1:cydff_5_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_4:g1:a0:gx:u0:agbi_2\' (cost = 3):
\Lights_Out_1:MODULE_4:g1:a0:gx:u0:agbi_2\ <= ((not \Lights_Out_1:cydff_5_6\ and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_4:g1:a0:gx:u0:lt_3\' (cost = 2):
\Lights_Out_1:MODULE_4:g1:a0:gx:u0:lt_3\ <= ((not \Lights_Out_1:Net_2416_3\ and \Lights_Out_1:cydff_5_3\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_4:g1:a0:gx:u0:gt_3\' (cost = 2):
\Lights_Out_1:MODULE_4:g1:a0:gx:u0:gt_3\ <= ((not \Lights_Out_1:cydff_5_3\ and \Lights_Out_1:Net_2416_3\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_4:g1:a0:gx:u0:lt_4\' (cost = 6):
\Lights_Out_1:MODULE_4:g1:a0:gx:u0:lt_4\ <= ((not \Lights_Out_1:Net_2416_4\ and not \Lights_Out_1:Net_2416_3\ and \Lights_Out_1:cydff_5_3\)
	OR (not \Lights_Out_1:Net_2416_3\ and \Lights_Out_1:cydff_5_4\ and \Lights_Out_1:cydff_5_3\)
	OR (not \Lights_Out_1:Net_2416_4\ and \Lights_Out_1:cydff_5_4\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_4:g1:a0:gx:u0:gt_4\' (cost = 6):
\Lights_Out_1:MODULE_4:g1:a0:gx:u0:gt_4\ <= ((not \Lights_Out_1:cydff_5_4\ and not \Lights_Out_1:cydff_5_3\ and \Lights_Out_1:Net_2416_3\)
	OR (not \Lights_Out_1:cydff_5_3\ and \Lights_Out_1:Net_2416_4\ and \Lights_Out_1:Net_2416_3\)
	OR (not \Lights_Out_1:cydff_5_4\ and \Lights_Out_1:Net_2416_4\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_4:g1:a0:gx:u0:lt_0\' (cost = 2):
\Lights_Out_1:MODULE_4:g1:a0:gx:u0:lt_0\ <= ((not \Lights_Out_1:Net_2416_0\ and \Lights_Out_1:cydff_5_0\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_4:g1:a0:gx:u0:gt_0\' (cost = 2):
\Lights_Out_1:MODULE_4:g1:a0:gx:u0:gt_0\ <= ((not \Lights_Out_1:cydff_5_0\ and \Lights_Out_1:Net_2416_0\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_4:g1:a0:gx:u0:lt_1\' (cost = 6):
\Lights_Out_1:MODULE_4:g1:a0:gx:u0:lt_1\ <= ((not \Lights_Out_1:Net_2416_1\ and not \Lights_Out_1:Net_2416_0\ and \Lights_Out_1:cydff_5_0\)
	OR (not \Lights_Out_1:Net_2416_0\ and \Lights_Out_1:cydff_5_1\ and \Lights_Out_1:cydff_5_0\)
	OR (not \Lights_Out_1:Net_2416_1\ and \Lights_Out_1:cydff_5_1\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_4:g1:a0:gx:u0:gt_1\' (cost = 6):
\Lights_Out_1:MODULE_4:g1:a0:gx:u0:gt_1\ <= ((not \Lights_Out_1:cydff_5_1\ and not \Lights_Out_1:cydff_5_0\ and \Lights_Out_1:Net_2416_0\)
	OR (not \Lights_Out_1:cydff_5_0\ and \Lights_Out_1:Net_2416_1\ and \Lights_Out_1:Net_2416_0\)
	OR (not \Lights_Out_1:cydff_5_1\ and \Lights_Out_1:Net_2416_1\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_5\' (cost = 4):
\Lights_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_5\ <= ((not \Lights_Out_1:Net_2416_5\ and not \Lights_Out_1:cydff_6_5\)
	OR (\Lights_Out_1:Net_2416_5\ and \Lights_Out_1:cydff_6_5\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_4\' (cost = 4):
\Lights_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_4\ <= ((not \Lights_Out_1:Net_2416_4\ and not \Lights_Out_1:cydff_6_4\)
	OR (\Lights_Out_1:Net_2416_4\ and \Lights_Out_1:cydff_6_4\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_2\' (cost = 4):
\Lights_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_2\ <= ((not \Lights_Out_1:Net_2416_2\ and not \Lights_Out_1:cydff_6_2\)
	OR (\Lights_Out_1:Net_2416_2\ and \Lights_Out_1:cydff_6_2\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_1\' (cost = 4):
\Lights_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_1\ <= ((not \Lights_Out_1:Net_2416_1\ and not \Lights_Out_1:cydff_6_1\)
	OR (\Lights_Out_1:Net_2416_1\ and \Lights_Out_1:cydff_6_1\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_5:g1:a0:gx:u0:lt_6\' (cost = 1):
\Lights_Out_1:MODULE_5:g1:a0:gx:u0:lt_6\ <= ((not \Lights_Out_1:Net_2416_6\ and \Lights_Out_1:cydff_6_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_5:g1:a0:gx:u0:gt_6\' (cost = 1):
\Lights_Out_1:MODULE_5:g1:a0:gx:u0:gt_6\ <= ((not \Lights_Out_1:cydff_6_6\ and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_5:g1:a0:gx:u0:albi_2\' (cost = 3):
\Lights_Out_1:MODULE_5:g1:a0:gx:u0:albi_2\ <= ((not \Lights_Out_1:Net_2416_6\ and \Lights_Out_1:cydff_6_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_5:g1:a0:gx:u0:agbi_2\' (cost = 3):
\Lights_Out_1:MODULE_5:g1:a0:gx:u0:agbi_2\ <= ((not \Lights_Out_1:cydff_6_6\ and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_5:g1:a0:gx:u0:lt_3\' (cost = 2):
\Lights_Out_1:MODULE_5:g1:a0:gx:u0:lt_3\ <= ((not \Lights_Out_1:Net_2416_3\ and \Lights_Out_1:cydff_6_3\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_5:g1:a0:gx:u0:gt_3\' (cost = 2):
\Lights_Out_1:MODULE_5:g1:a0:gx:u0:gt_3\ <= ((not \Lights_Out_1:cydff_6_3\ and \Lights_Out_1:Net_2416_3\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_5:g1:a0:gx:u0:lt_4\' (cost = 6):
\Lights_Out_1:MODULE_5:g1:a0:gx:u0:lt_4\ <= ((not \Lights_Out_1:Net_2416_4\ and not \Lights_Out_1:Net_2416_3\ and \Lights_Out_1:cydff_6_3\)
	OR (not \Lights_Out_1:Net_2416_3\ and \Lights_Out_1:cydff_6_4\ and \Lights_Out_1:cydff_6_3\)
	OR (not \Lights_Out_1:Net_2416_4\ and \Lights_Out_1:cydff_6_4\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_5:g1:a0:gx:u0:gt_4\' (cost = 6):
\Lights_Out_1:MODULE_5:g1:a0:gx:u0:gt_4\ <= ((not \Lights_Out_1:cydff_6_4\ and not \Lights_Out_1:cydff_6_3\ and \Lights_Out_1:Net_2416_3\)
	OR (not \Lights_Out_1:cydff_6_3\ and \Lights_Out_1:Net_2416_4\ and \Lights_Out_1:Net_2416_3\)
	OR (not \Lights_Out_1:cydff_6_4\ and \Lights_Out_1:Net_2416_4\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_5:g1:a0:gx:u0:lt_0\' (cost = 2):
\Lights_Out_1:MODULE_5:g1:a0:gx:u0:lt_0\ <= ((not \Lights_Out_1:Net_2416_0\ and \Lights_Out_1:cydff_6_0\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_5:g1:a0:gx:u0:gt_0\' (cost = 2):
\Lights_Out_1:MODULE_5:g1:a0:gx:u0:gt_0\ <= ((not \Lights_Out_1:cydff_6_0\ and \Lights_Out_1:Net_2416_0\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_5:g1:a0:gx:u0:lt_1\' (cost = 6):
\Lights_Out_1:MODULE_5:g1:a0:gx:u0:lt_1\ <= ((not \Lights_Out_1:Net_2416_1\ and not \Lights_Out_1:Net_2416_0\ and \Lights_Out_1:cydff_6_0\)
	OR (not \Lights_Out_1:Net_2416_0\ and \Lights_Out_1:cydff_6_1\ and \Lights_Out_1:cydff_6_0\)
	OR (not \Lights_Out_1:Net_2416_1\ and \Lights_Out_1:cydff_6_1\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_5:g1:a0:gx:u0:gt_1\' (cost = 6):
\Lights_Out_1:MODULE_5:g1:a0:gx:u0:gt_1\ <= ((not \Lights_Out_1:cydff_6_1\ and not \Lights_Out_1:cydff_6_0\ and \Lights_Out_1:Net_2416_0\)
	OR (not \Lights_Out_1:cydff_6_0\ and \Lights_Out_1:Net_2416_1\ and \Lights_Out_1:Net_2416_0\)
	OR (not \Lights_Out_1:cydff_6_1\ and \Lights_Out_1:Net_2416_1\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_5\' (cost = 4):
\Lights_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_5\ <= ((not \Lights_Out_1:Net_2416_5\ and not \Lights_Out_1:cydff_7_5\)
	OR (\Lights_Out_1:Net_2416_5\ and \Lights_Out_1:cydff_7_5\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_4\' (cost = 4):
\Lights_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_4\ <= ((not \Lights_Out_1:Net_2416_4\ and not \Lights_Out_1:cydff_7_4\)
	OR (\Lights_Out_1:Net_2416_4\ and \Lights_Out_1:cydff_7_4\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_2\' (cost = 4):
\Lights_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_2\ <= ((not \Lights_Out_1:Net_2416_2\ and not \Lights_Out_1:cydff_7_2\)
	OR (\Lights_Out_1:Net_2416_2\ and \Lights_Out_1:cydff_7_2\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_1\' (cost = 4):
\Lights_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_1\ <= ((not \Lights_Out_1:Net_2416_1\ and not \Lights_Out_1:cydff_7_1\)
	OR (\Lights_Out_1:Net_2416_1\ and \Lights_Out_1:cydff_7_1\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_6:g1:a0:gx:u0:lt_6\' (cost = 1):
\Lights_Out_1:MODULE_6:g1:a0:gx:u0:lt_6\ <= ((not \Lights_Out_1:Net_2416_6\ and \Lights_Out_1:cydff_7_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_6:g1:a0:gx:u0:gt_6\' (cost = 1):
\Lights_Out_1:MODULE_6:g1:a0:gx:u0:gt_6\ <= ((not \Lights_Out_1:cydff_7_6\ and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_6:g1:a0:gx:u0:albi_2\' (cost = 3):
\Lights_Out_1:MODULE_6:g1:a0:gx:u0:albi_2\ <= ((not \Lights_Out_1:Net_2416_6\ and \Lights_Out_1:cydff_7_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_6:g1:a0:gx:u0:agbi_2\' (cost = 3):
\Lights_Out_1:MODULE_6:g1:a0:gx:u0:agbi_2\ <= ((not \Lights_Out_1:cydff_7_6\ and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_6:g1:a0:gx:u0:lt_3\' (cost = 2):
\Lights_Out_1:MODULE_6:g1:a0:gx:u0:lt_3\ <= ((not \Lights_Out_1:Net_2416_3\ and \Lights_Out_1:cydff_7_3\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_6:g1:a0:gx:u0:gt_3\' (cost = 2):
\Lights_Out_1:MODULE_6:g1:a0:gx:u0:gt_3\ <= ((not \Lights_Out_1:cydff_7_3\ and \Lights_Out_1:Net_2416_3\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_6:g1:a0:gx:u0:lt_4\' (cost = 6):
\Lights_Out_1:MODULE_6:g1:a0:gx:u0:lt_4\ <= ((not \Lights_Out_1:Net_2416_4\ and not \Lights_Out_1:Net_2416_3\ and \Lights_Out_1:cydff_7_3\)
	OR (not \Lights_Out_1:Net_2416_3\ and \Lights_Out_1:cydff_7_4\ and \Lights_Out_1:cydff_7_3\)
	OR (not \Lights_Out_1:Net_2416_4\ and \Lights_Out_1:cydff_7_4\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_6:g1:a0:gx:u0:gt_4\' (cost = 6):
\Lights_Out_1:MODULE_6:g1:a0:gx:u0:gt_4\ <= ((not \Lights_Out_1:cydff_7_4\ and not \Lights_Out_1:cydff_7_3\ and \Lights_Out_1:Net_2416_3\)
	OR (not \Lights_Out_1:cydff_7_3\ and \Lights_Out_1:Net_2416_4\ and \Lights_Out_1:Net_2416_3\)
	OR (not \Lights_Out_1:cydff_7_4\ and \Lights_Out_1:Net_2416_4\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_6:g1:a0:gx:u0:lt_0\' (cost = 2):
\Lights_Out_1:MODULE_6:g1:a0:gx:u0:lt_0\ <= ((not \Lights_Out_1:Net_2416_0\ and \Lights_Out_1:cydff_7_0\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_6:g1:a0:gx:u0:gt_0\' (cost = 2):
\Lights_Out_1:MODULE_6:g1:a0:gx:u0:gt_0\ <= ((not \Lights_Out_1:cydff_7_0\ and \Lights_Out_1:Net_2416_0\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_6:g1:a0:gx:u0:lt_1\' (cost = 6):
\Lights_Out_1:MODULE_6:g1:a0:gx:u0:lt_1\ <= ((not \Lights_Out_1:Net_2416_1\ and not \Lights_Out_1:Net_2416_0\ and \Lights_Out_1:cydff_7_0\)
	OR (not \Lights_Out_1:Net_2416_0\ and \Lights_Out_1:cydff_7_1\ and \Lights_Out_1:cydff_7_0\)
	OR (not \Lights_Out_1:Net_2416_1\ and \Lights_Out_1:cydff_7_1\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_6:g1:a0:gx:u0:gt_1\' (cost = 6):
\Lights_Out_1:MODULE_6:g1:a0:gx:u0:gt_1\ <= ((not \Lights_Out_1:cydff_7_1\ and not \Lights_Out_1:cydff_7_0\ and \Lights_Out_1:Net_2416_0\)
	OR (not \Lights_Out_1:cydff_7_0\ and \Lights_Out_1:Net_2416_1\ and \Lights_Out_1:Net_2416_0\)
	OR (not \Lights_Out_1:cydff_7_1\ and \Lights_Out_1:Net_2416_1\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_5\' (cost = 4):
\Lights_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_5\ <= ((not \Lights_Out_1:Net_2416_5\ and not \Lights_Out_1:cydff_8_5\)
	OR (\Lights_Out_1:Net_2416_5\ and \Lights_Out_1:cydff_8_5\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_4\' (cost = 4):
\Lights_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_4\ <= ((not \Lights_Out_1:Net_2416_4\ and not \Lights_Out_1:cydff_8_4\)
	OR (\Lights_Out_1:Net_2416_4\ and \Lights_Out_1:cydff_8_4\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_2\' (cost = 4):
\Lights_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_2\ <= ((not \Lights_Out_1:Net_2416_2\ and not \Lights_Out_1:cydff_8_2\)
	OR (\Lights_Out_1:Net_2416_2\ and \Lights_Out_1:cydff_8_2\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_1\' (cost = 4):
\Lights_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_1\ <= ((not \Lights_Out_1:Net_2416_1\ and not \Lights_Out_1:cydff_8_1\)
	OR (\Lights_Out_1:Net_2416_1\ and \Lights_Out_1:cydff_8_1\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_7:g1:a0:gx:u0:lt_6\' (cost = 1):
\Lights_Out_1:MODULE_7:g1:a0:gx:u0:lt_6\ <= ((not \Lights_Out_1:Net_2416_6\ and \Lights_Out_1:cydff_8_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_7:g1:a0:gx:u0:gt_6\' (cost = 1):
\Lights_Out_1:MODULE_7:g1:a0:gx:u0:gt_6\ <= ((not \Lights_Out_1:cydff_8_6\ and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_7:g1:a0:gx:u0:albi_2\' (cost = 3):
\Lights_Out_1:MODULE_7:g1:a0:gx:u0:albi_2\ <= ((not \Lights_Out_1:Net_2416_6\ and \Lights_Out_1:cydff_8_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_7:g1:a0:gx:u0:agbi_2\' (cost = 3):
\Lights_Out_1:MODULE_7:g1:a0:gx:u0:agbi_2\ <= ((not \Lights_Out_1:cydff_8_6\ and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_7:g1:a0:gx:u0:lt_3\' (cost = 2):
\Lights_Out_1:MODULE_7:g1:a0:gx:u0:lt_3\ <= ((not \Lights_Out_1:Net_2416_3\ and \Lights_Out_1:cydff_8_3\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_7:g1:a0:gx:u0:gt_3\' (cost = 2):
\Lights_Out_1:MODULE_7:g1:a0:gx:u0:gt_3\ <= ((not \Lights_Out_1:cydff_8_3\ and \Lights_Out_1:Net_2416_3\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_7:g1:a0:gx:u0:lt_4\' (cost = 6):
\Lights_Out_1:MODULE_7:g1:a0:gx:u0:lt_4\ <= ((not \Lights_Out_1:Net_2416_4\ and not \Lights_Out_1:Net_2416_3\ and \Lights_Out_1:cydff_8_3\)
	OR (not \Lights_Out_1:Net_2416_3\ and \Lights_Out_1:cydff_8_4\ and \Lights_Out_1:cydff_8_3\)
	OR (not \Lights_Out_1:Net_2416_4\ and \Lights_Out_1:cydff_8_4\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_7:g1:a0:gx:u0:gt_4\' (cost = 6):
\Lights_Out_1:MODULE_7:g1:a0:gx:u0:gt_4\ <= ((not \Lights_Out_1:cydff_8_4\ and not \Lights_Out_1:cydff_8_3\ and \Lights_Out_1:Net_2416_3\)
	OR (not \Lights_Out_1:cydff_8_3\ and \Lights_Out_1:Net_2416_4\ and \Lights_Out_1:Net_2416_3\)
	OR (not \Lights_Out_1:cydff_8_4\ and \Lights_Out_1:Net_2416_4\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_7:g1:a0:gx:u0:lt_0\' (cost = 2):
\Lights_Out_1:MODULE_7:g1:a0:gx:u0:lt_0\ <= ((not \Lights_Out_1:Net_2416_0\ and \Lights_Out_1:cydff_8_0\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_7:g1:a0:gx:u0:gt_0\' (cost = 2):
\Lights_Out_1:MODULE_7:g1:a0:gx:u0:gt_0\ <= ((not \Lights_Out_1:cydff_8_0\ and \Lights_Out_1:Net_2416_0\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_7:g1:a0:gx:u0:lt_1\' (cost = 6):
\Lights_Out_1:MODULE_7:g1:a0:gx:u0:lt_1\ <= ((not \Lights_Out_1:Net_2416_1\ and not \Lights_Out_1:Net_2416_0\ and \Lights_Out_1:cydff_8_0\)
	OR (not \Lights_Out_1:Net_2416_0\ and \Lights_Out_1:cydff_8_1\ and \Lights_Out_1:cydff_8_0\)
	OR (not \Lights_Out_1:Net_2416_1\ and \Lights_Out_1:cydff_8_1\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_7:g1:a0:gx:u0:gt_1\' (cost = 6):
\Lights_Out_1:MODULE_7:g1:a0:gx:u0:gt_1\ <= ((not \Lights_Out_1:cydff_8_1\ and not \Lights_Out_1:cydff_8_0\ and \Lights_Out_1:Net_2416_0\)
	OR (not \Lights_Out_1:cydff_8_0\ and \Lights_Out_1:Net_2416_1\ and \Lights_Out_1:Net_2416_0\)
	OR (not \Lights_Out_1:cydff_8_1\ and \Lights_Out_1:Net_2416_1\));

Note:  Expanding virtual equation for '\CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_5287_0);

Note:  Expanding virtual equation for '\CROSSFADE_COUNTER:MODULE_8:g2:a0:s_0\' (cost = 0):
\CROSSFADE_COUNTER:MODULE_8:g2:a0:s_0\ <= (not Net_5287_0);

Note:  Expanding virtual equation for '\CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_1:g1:a0:gx:u0:albi_1\' (cost = 3):
\Lights_Out_1:MODULE_1:g1:a0:gx:u0:albi_1\ <= ((not \Lights_Out_1:Net_2416_6\ and \Lights_Out_1:MODULE_1:g1:a0:gx:u0:lti_1\)
	OR (\Lights_Out_1:cydff_2_6\ and \Lights_Out_1:MODULE_1:g1:a0:gx:u0:lti_1\)
	OR (not \Lights_Out_1:Net_2416_6\ and \Lights_Out_1:cydff_2_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_1:g1:a0:gx:u0:agbi_1\' (cost = 3):
\Lights_Out_1:MODULE_1:g1:a0:gx:u0:agbi_1\ <= ((not \Lights_Out_1:cydff_2_6\ and \Lights_Out_1:MODULE_1:g1:a0:gx:u0:gti_1\)
	OR (\Lights_Out_1:Net_2416_6\ and \Lights_Out_1:MODULE_1:g1:a0:gx:u0:gti_1\)
	OR (not \Lights_Out_1:cydff_2_6\ and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_2:g1:a0:gx:u0:albi_1\' (cost = 3):
\Lights_Out_1:MODULE_2:g1:a0:gx:u0:albi_1\ <= ((not \Lights_Out_1:Net_2416_6\ and \Lights_Out_1:MODULE_2:g1:a0:gx:u0:lti_1\)
	OR (\Lights_Out_1:cydff_3_6\ and \Lights_Out_1:MODULE_2:g1:a0:gx:u0:lti_1\)
	OR (not \Lights_Out_1:Net_2416_6\ and \Lights_Out_1:cydff_3_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_2:g1:a0:gx:u0:agbi_1\' (cost = 3):
\Lights_Out_1:MODULE_2:g1:a0:gx:u0:agbi_1\ <= ((not \Lights_Out_1:cydff_3_6\ and \Lights_Out_1:MODULE_2:g1:a0:gx:u0:gti_1\)
	OR (\Lights_Out_1:Net_2416_6\ and \Lights_Out_1:MODULE_2:g1:a0:gx:u0:gti_1\)
	OR (not \Lights_Out_1:cydff_3_6\ and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_3:g1:a0:gx:u0:albi_1\' (cost = 3):
\Lights_Out_1:MODULE_3:g1:a0:gx:u0:albi_1\ <= ((not \Lights_Out_1:Net_2416_6\ and \Lights_Out_1:MODULE_3:g1:a0:gx:u0:lti_1\)
	OR (\Lights_Out_1:cydff_4_6\ and \Lights_Out_1:MODULE_3:g1:a0:gx:u0:lti_1\)
	OR (not \Lights_Out_1:Net_2416_6\ and \Lights_Out_1:cydff_4_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_3:g1:a0:gx:u0:agbi_1\' (cost = 3):
\Lights_Out_1:MODULE_3:g1:a0:gx:u0:agbi_1\ <= ((not \Lights_Out_1:cydff_4_6\ and \Lights_Out_1:MODULE_3:g1:a0:gx:u0:gti_1\)
	OR (\Lights_Out_1:Net_2416_6\ and \Lights_Out_1:MODULE_3:g1:a0:gx:u0:gti_1\)
	OR (not \Lights_Out_1:cydff_4_6\ and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_4:g1:a0:gx:u0:albi_1\' (cost = 3):
\Lights_Out_1:MODULE_4:g1:a0:gx:u0:albi_1\ <= ((not \Lights_Out_1:Net_2416_6\ and \Lights_Out_1:MODULE_4:g1:a0:gx:u0:lti_1\)
	OR (\Lights_Out_1:cydff_5_6\ and \Lights_Out_1:MODULE_4:g1:a0:gx:u0:lti_1\)
	OR (not \Lights_Out_1:Net_2416_6\ and \Lights_Out_1:cydff_5_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_4:g1:a0:gx:u0:agbi_1\' (cost = 3):
\Lights_Out_1:MODULE_4:g1:a0:gx:u0:agbi_1\ <= ((not \Lights_Out_1:cydff_5_6\ and \Lights_Out_1:MODULE_4:g1:a0:gx:u0:gti_1\)
	OR (\Lights_Out_1:Net_2416_6\ and \Lights_Out_1:MODULE_4:g1:a0:gx:u0:gti_1\)
	OR (not \Lights_Out_1:cydff_5_6\ and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_5:g1:a0:gx:u0:albi_1\' (cost = 3):
\Lights_Out_1:MODULE_5:g1:a0:gx:u0:albi_1\ <= ((not \Lights_Out_1:Net_2416_6\ and \Lights_Out_1:MODULE_5:g1:a0:gx:u0:lti_1\)
	OR (\Lights_Out_1:cydff_6_6\ and \Lights_Out_1:MODULE_5:g1:a0:gx:u0:lti_1\)
	OR (not \Lights_Out_1:Net_2416_6\ and \Lights_Out_1:cydff_6_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_5:g1:a0:gx:u0:agbi_1\' (cost = 3):
\Lights_Out_1:MODULE_5:g1:a0:gx:u0:agbi_1\ <= ((not \Lights_Out_1:cydff_6_6\ and \Lights_Out_1:MODULE_5:g1:a0:gx:u0:gti_1\)
	OR (\Lights_Out_1:Net_2416_6\ and \Lights_Out_1:MODULE_5:g1:a0:gx:u0:gti_1\)
	OR (not \Lights_Out_1:cydff_6_6\ and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_6:g1:a0:gx:u0:albi_1\' (cost = 3):
\Lights_Out_1:MODULE_6:g1:a0:gx:u0:albi_1\ <= ((not \Lights_Out_1:Net_2416_6\ and \Lights_Out_1:MODULE_6:g1:a0:gx:u0:lti_1\)
	OR (\Lights_Out_1:cydff_7_6\ and \Lights_Out_1:MODULE_6:g1:a0:gx:u0:lti_1\)
	OR (not \Lights_Out_1:Net_2416_6\ and \Lights_Out_1:cydff_7_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_6:g1:a0:gx:u0:agbi_1\' (cost = 3):
\Lights_Out_1:MODULE_6:g1:a0:gx:u0:agbi_1\ <= ((not \Lights_Out_1:cydff_7_6\ and \Lights_Out_1:MODULE_6:g1:a0:gx:u0:gti_1\)
	OR (\Lights_Out_1:Net_2416_6\ and \Lights_Out_1:MODULE_6:g1:a0:gx:u0:gti_1\)
	OR (not \Lights_Out_1:cydff_7_6\ and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_7:g1:a0:gx:u0:albi_1\' (cost = 3):
\Lights_Out_1:MODULE_7:g1:a0:gx:u0:albi_1\ <= ((not \Lights_Out_1:Net_2416_6\ and \Lights_Out_1:MODULE_7:g1:a0:gx:u0:lti_1\)
	OR (\Lights_Out_1:cydff_8_6\ and \Lights_Out_1:MODULE_7:g1:a0:gx:u0:lti_1\)
	OR (not \Lights_Out_1:Net_2416_6\ and \Lights_Out_1:cydff_8_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_7:g1:a0:gx:u0:agbi_1\' (cost = 3):
\Lights_Out_1:MODULE_7:g1:a0:gx:u0:agbi_1\ <= ((not \Lights_Out_1:cydff_8_6\ and \Lights_Out_1:MODULE_7:g1:a0:gx:u0:gti_1\)
	OR (\Lights_Out_1:Net_2416_6\ and \Lights_Out_1:MODULE_7:g1:a0:gx:u0:gti_1\)
	OR (not \Lights_Out_1:cydff_8_6\ and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_5287_1 and Net_5287_0));

Note:  Expanding virtual equation for '\CROSSFADE_COUNTER:MODULE_8:g2:a0:s_1\' (cost = 2):
\CROSSFADE_COUNTER:MODULE_8:g2:a0:s_1\ <= ((not Net_5287_0 and Net_5287_1)
	OR (not Net_5287_1 and Net_5287_0));

Note:  Expanding virtual equation for '\CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for 'Net_7433' (cost = 5):
Net_7433 <= ((not \Lights_Out_1:Net_2416_6\ and \Lights_Out_1:cydff_4_6\)
	OR (not \Lights_Out_1:Net_2416_6\ and not \Lights_Out_1:MODULE_3:g1:a0:gx:u0:gti_1\ and \Lights_Out_1:MODULE_3:g1:a0:gx:u0:lti_0\)
	OR (not \Lights_Out_1:MODULE_3:g1:a0:gx:u0:gti_1\ and \Lights_Out_1:cydff_4_6\ and \Lights_Out_1:MODULE_3:g1:a0:gx:u0:lti_0\)
	OR (not \Lights_Out_1:Net_2416_6\ and \Lights_Out_1:MODULE_3:g1:a0:gx:u0:lti_1\)
	OR (\Lights_Out_1:cydff_4_6\ and \Lights_Out_1:MODULE_3:g1:a0:gx:u0:lti_1\));

Note:  Expanding virtual equation for 'Net_7435' (cost = 5):
Net_7435 <= ((not \Lights_Out_1:Net_2416_6\ and \Lights_Out_1:cydff_6_6\)
	OR (not \Lights_Out_1:Net_2416_6\ and not \Lights_Out_1:MODULE_5:g1:a0:gx:u0:gti_1\ and \Lights_Out_1:MODULE_5:g1:a0:gx:u0:lti_0\)
	OR (not \Lights_Out_1:MODULE_5:g1:a0:gx:u0:gti_1\ and \Lights_Out_1:cydff_6_6\ and \Lights_Out_1:MODULE_5:g1:a0:gx:u0:lti_0\)
	OR (not \Lights_Out_1:Net_2416_6\ and \Lights_Out_1:MODULE_5:g1:a0:gx:u0:lti_1\)
	OR (\Lights_Out_1:cydff_6_6\ and \Lights_Out_1:MODULE_5:g1:a0:gx:u0:lti_1\));

Note:  Expanding virtual equation for 'Net_7436' (cost = 5):
Net_7436 <= ((not \Lights_Out_1:Net_2416_6\ and \Lights_Out_1:cydff_7_6\)
	OR (not \Lights_Out_1:Net_2416_6\ and not \Lights_Out_1:MODULE_6:g1:a0:gx:u0:gti_1\ and \Lights_Out_1:MODULE_6:g1:a0:gx:u0:lti_0\)
	OR (not \Lights_Out_1:MODULE_6:g1:a0:gx:u0:gti_1\ and \Lights_Out_1:cydff_7_6\ and \Lights_Out_1:MODULE_6:g1:a0:gx:u0:lti_0\)
	OR (not \Lights_Out_1:Net_2416_6\ and \Lights_Out_1:MODULE_6:g1:a0:gx:u0:lti_1\)
	OR (\Lights_Out_1:cydff_7_6\ and \Lights_Out_1:MODULE_6:g1:a0:gx:u0:lti_1\));

Note:  Expanding virtual equation for 'Net_6914' (cost = 5):
Net_6914 <= ((not \Lights_Out_1:Net_2416_6\ and \Lights_Out_1:cydff_8_6\)
	OR (not \Lights_Out_1:Net_2416_6\ and not \Lights_Out_1:MODULE_7:g1:a0:gx:u0:gti_1\ and \Lights_Out_1:MODULE_7:g1:a0:gx:u0:lti_0\)
	OR (not \Lights_Out_1:MODULE_7:g1:a0:gx:u0:gti_1\ and \Lights_Out_1:cydff_8_6\ and \Lights_Out_1:MODULE_7:g1:a0:gx:u0:lti_0\)
	OR (not \Lights_Out_1:Net_2416_6\ and \Lights_Out_1:MODULE_7:g1:a0:gx:u0:lti_1\)
	OR (\Lights_Out_1:cydff_8_6\ and \Lights_Out_1:MODULE_7:g1:a0:gx:u0:lti_1\));

Note:  Expanding virtual equation for 'Net_7434' (cost = 5):
Net_7434 <= ((not \Lights_Out_1:Net_2416_6\ and \Lights_Out_1:cydff_5_6\)
	OR (not \Lights_Out_1:Net_2416_6\ and not \Lights_Out_1:MODULE_4:g1:a0:gx:u0:gti_1\ and \Lights_Out_1:MODULE_4:g1:a0:gx:u0:lti_0\)
	OR (not \Lights_Out_1:MODULE_4:g1:a0:gx:u0:gti_1\ and \Lights_Out_1:cydff_5_6\ and \Lights_Out_1:MODULE_4:g1:a0:gx:u0:lti_0\)
	OR (not \Lights_Out_1:Net_2416_6\ and \Lights_Out_1:MODULE_4:g1:a0:gx:u0:lti_1\)
	OR (\Lights_Out_1:cydff_5_6\ and \Lights_Out_1:MODULE_4:g1:a0:gx:u0:lti_1\));

Note:  Expanding virtual equation for 'Net_7432' (cost = 5):
Net_7432 <= ((not \Lights_Out_1:Net_2416_6\ and \Lights_Out_1:cydff_3_6\)
	OR (not \Lights_Out_1:Net_2416_6\ and not \Lights_Out_1:MODULE_2:g1:a0:gx:u0:gti_1\ and \Lights_Out_1:MODULE_2:g1:a0:gx:u0:lti_0\)
	OR (not \Lights_Out_1:MODULE_2:g1:a0:gx:u0:gti_1\ and \Lights_Out_1:cydff_3_6\ and \Lights_Out_1:MODULE_2:g1:a0:gx:u0:lti_0\)
	OR (not \Lights_Out_1:Net_2416_6\ and \Lights_Out_1:MODULE_2:g1:a0:gx:u0:lti_1\)
	OR (\Lights_Out_1:cydff_3_6\ and \Lights_Out_1:MODULE_2:g1:a0:gx:u0:lti_1\));

Note:  Expanding virtual equation for 'Net_7431' (cost = 5):
Net_7431 <= ((not \Lights_Out_1:Net_2416_6\ and \Lights_Out_1:cydff_2_6\)
	OR (not \Lights_Out_1:Net_2416_6\ and not \Lights_Out_1:MODULE_1:g1:a0:gx:u0:gti_1\ and \Lights_Out_1:MODULE_1:g1:a0:gx:u0:lti_0\)
	OR (not \Lights_Out_1:MODULE_1:g1:a0:gx:u0:gti_1\ and \Lights_Out_1:cydff_2_6\ and \Lights_Out_1:MODULE_1:g1:a0:gx:u0:lti_0\)
	OR (not \Lights_Out_1:Net_2416_6\ and \Lights_Out_1:MODULE_1:g1:a0:gx:u0:lti_1\)
	OR (\Lights_Out_1:cydff_2_6\ and \Lights_Out_1:MODULE_1:g1:a0:gx:u0:lti_1\));

Note:  Expanding virtual equation for '\CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_5287_2 and Net_5287_1 and Net_5287_0));

Note:  Expanding virtual equation for '\CROSSFADE_COUNTER:MODULE_8:g2:a0:s_2\' (cost = 3):
\CROSSFADE_COUNTER:MODULE_8:g2:a0:s_2\ <= ((not Net_5287_1 and Net_5287_2)
	OR (not Net_5287_0 and Net_5287_2)
	OR (not Net_5287_2 and Net_5287_1 and Net_5287_0));

Note:  Expanding virtual equation for '\CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Net_5287_3 and Net_5287_2 and Net_5287_1 and Net_5287_0));

Note:  Expanding virtual equation for '\CROSSFADE_COUNTER:MODULE_8:g2:a0:s_3\' (cost = 4):
\CROSSFADE_COUNTER:MODULE_8:g2:a0:s_3\ <= ((not Net_5287_2 and Net_5287_3)
	OR (not Net_5287_1 and Net_5287_3)
	OR (not Net_5287_0 and Net_5287_3)
	OR (not Net_5287_3 and Net_5287_2 and Net_5287_1 and Net_5287_0));

Note:  Expanding virtual equation for '\CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((Net_5287_4 and Net_5287_3 and Net_5287_2 and Net_5287_1 and Net_5287_0));

Note:  Expanding virtual equation for '\CROSSFADE_COUNTER:MODULE_8:g2:a0:s_4\' (cost = 5):
\CROSSFADE_COUNTER:MODULE_8:g2:a0:s_4\ <= ((not Net_5287_3 and Net_5287_4)
	OR (not Net_5287_2 and Net_5287_4)
	OR (not Net_5287_1 and Net_5287_4)
	OR (not Net_5287_0 and Net_5287_4)
	OR (not Net_5287_4 and Net_5287_3 and Net_5287_2 and Net_5287_1 and Net_5287_0));

Note:  Expanding virtual equation for '\CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((Net_5287_5 and Net_5287_4 and Net_5287_3 and Net_5287_2 and Net_5287_1 and Net_5287_0));

Note:  Expanding virtual equation for '\CROSSFADE_COUNTER:MODULE_8:g2:a0:s_5\' (cost = 6):
\CROSSFADE_COUNTER:MODULE_8:g2:a0:s_5\ <= ((not Net_5287_4 and Net_5287_5)
	OR (not Net_5287_3 and Net_5287_5)
	OR (not Net_5287_2 and Net_5287_5)
	OR (not Net_5287_1 and Net_5287_5)
	OR (not Net_5287_0 and Net_5287_5)
	OR (not Net_5287_5 and Net_5287_4 and Net_5287_3 and Net_5287_2 and Net_5287_1 and Net_5287_0));

Note:  Expanding virtual equation for '\CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((Net_5287_6 and Net_5287_5 and Net_5287_4 and Net_5287_3 and Net_5287_2 and Net_5287_1 and Net_5287_0));

Note:  Expanding virtual equation for '\CROSSFADE_COUNTER:MODULE_8:g2:a0:s_6\' (cost = 7):
\CROSSFADE_COUNTER:MODULE_8:g2:a0:s_6\ <= ((not Net_5287_5 and Net_5287_6)
	OR (not Net_5287_4 and Net_5287_6)
	OR (not Net_5287_3 and Net_5287_6)
	OR (not Net_5287_2 and Net_5287_6)
	OR (not Net_5287_1 and Net_5287_6)
	OR (not Net_5287_0 and Net_5287_6)
	OR (not Net_5287_6 and Net_5287_5 and Net_5287_4 and Net_5287_3 and Net_5287_2 and Net_5287_1 and Net_5287_0));

Note:  Expanding virtual equation for '\CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:

Note:  Expanding virtual equation for '\CROSSFADE_COUNTER:MODULE_8:g2:a0:s_7\' (cost = 8):
\CROSSFADE_COUNTER:MODULE_8:g2:a0:s_7\ <= ((not Net_5287_6 and Net_5287_7)
	OR (not Net_5287_5 and Net_5287_7)
	OR (not Net_5287_4 and Net_5287_7)
	OR (not Net_5287_3 and Net_5287_7)
	OR (not Net_5287_2 and Net_5287_7)
	OR (not Net_5287_1 and Net_5287_7)
	OR (not Net_5287_0 and Net_5287_7)
	OR (not Net_5287_7 and Net_5287_6 and Net_5287_5 and Net_5287_4 and Net_5287_3 and Net_5287_2 and Net_5287_1 and Net_5287_0));


Substituting virtuals - pass 9:


----------------------------------------------------------
Circuit simplification results:

	Expanded 164 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Removing Lhs of wire \POT_VALUE:Net_188\[385] = \POT_VALUE:Net_376\[384]
Removing Lhs of wire \CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\[1811] = zero[2]
Removing Lhs of wire \CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\[1821] = zero[2]

------------------------------------------------------
Aliased 0 equations, 3 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\MIDI_EXAMPLE.cyprj" -dcpsoc3 MIDI_EXAMPLE.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.749ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.9604, Family: PSoC3, Started at: Tuesday, 01 December 2020 19:29:11
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\MIDI_EXAMPLE.cyprj -d CY8C5888LTI-LP097 MIDI_EXAMPLE.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \Lights_Out_1:MODULE_1:g1:a0:gx:u0:lti_1\ kept \Lights_Out_1:MODULE_1:g1:a0:gx:u0:lt_5\
    Removed wire end \Lights_Out_1:MODULE_1:g1:a0:gx:u0:gti_1\ kept \Lights_Out_1:MODULE_1:g1:a0:gx:u0:gt_5\
    Removed wire end \Lights_Out_1:MODULE_1:g1:a0:gx:u0:lti_0\ kept \Lights_Out_1:MODULE_1:g1:a0:gx:u0:lt_2\
    Removed wire end \Lights_Out_1:MODULE_1:g1:a0:gx:u0:gti_0\ kept \Lights_Out_1:MODULE_1:g1:a0:gx:u0:gt_2\
    Removed wire end \Lights_Out_1:MODULE_2:g1:a0:gx:u0:lti_1\ kept \Lights_Out_1:MODULE_2:g1:a0:gx:u0:lt_5\
    Removed wire end \Lights_Out_1:MODULE_2:g1:a0:gx:u0:gti_1\ kept \Lights_Out_1:MODULE_2:g1:a0:gx:u0:gt_5\
    Removed wire end \Lights_Out_1:MODULE_2:g1:a0:gx:u0:lti_0\ kept \Lights_Out_1:MODULE_2:g1:a0:gx:u0:lt_2\
    Removed wire end \Lights_Out_1:MODULE_2:g1:a0:gx:u0:gti_0\ kept \Lights_Out_1:MODULE_2:g1:a0:gx:u0:gt_2\
    Removed wire end \Lights_Out_1:MODULE_3:g1:a0:gx:u0:lti_1\ kept \Lights_Out_1:MODULE_3:g1:a0:gx:u0:lt_5\
    Removed wire end \Lights_Out_1:MODULE_3:g1:a0:gx:u0:gti_1\ kept \Lights_Out_1:MODULE_3:g1:a0:gx:u0:gt_5\
    Removed wire end \Lights_Out_1:MODULE_3:g1:a0:gx:u0:lti_0\ kept \Lights_Out_1:MODULE_3:g1:a0:gx:u0:lt_2\
    Removed wire end \Lights_Out_1:MODULE_3:g1:a0:gx:u0:gti_0\ kept \Lights_Out_1:MODULE_3:g1:a0:gx:u0:gt_2\
    Removed wire end \Lights_Out_1:MODULE_4:g1:a0:gx:u0:lti_1\ kept \Lights_Out_1:MODULE_4:g1:a0:gx:u0:lt_5\
    Removed wire end \Lights_Out_1:MODULE_4:g1:a0:gx:u0:gti_1\ kept \Lights_Out_1:MODULE_4:g1:a0:gx:u0:gt_5\
    Removed wire end \Lights_Out_1:MODULE_4:g1:a0:gx:u0:lti_0\ kept \Lights_Out_1:MODULE_4:g1:a0:gx:u0:lt_2\
    Removed wire end \Lights_Out_1:MODULE_4:g1:a0:gx:u0:gti_0\ kept \Lights_Out_1:MODULE_4:g1:a0:gx:u0:gt_2\
    Removed wire end \Lights_Out_1:MODULE_5:g1:a0:gx:u0:lti_1\ kept \Lights_Out_1:MODULE_5:g1:a0:gx:u0:lt_5\
    Removed wire end \Lights_Out_1:MODULE_5:g1:a0:gx:u0:gti_1\ kept \Lights_Out_1:MODULE_5:g1:a0:gx:u0:gt_5\
    Removed wire end \Lights_Out_1:MODULE_5:g1:a0:gx:u0:lti_0\ kept \Lights_Out_1:MODULE_5:g1:a0:gx:u0:lt_2\
    Removed wire end \Lights_Out_1:MODULE_5:g1:a0:gx:u0:gti_0\ kept \Lights_Out_1:MODULE_5:g1:a0:gx:u0:gt_2\
    Removed wire end \Lights_Out_1:MODULE_6:g1:a0:gx:u0:lti_1\ kept \Lights_Out_1:MODULE_6:g1:a0:gx:u0:lt_5\
    Removed wire end \Lights_Out_1:MODULE_6:g1:a0:gx:u0:gti_1\ kept \Lights_Out_1:MODULE_6:g1:a0:gx:u0:gt_5\
    Removed wire end \Lights_Out_1:MODULE_6:g1:a0:gx:u0:lti_0\ kept \Lights_Out_1:MODULE_6:g1:a0:gx:u0:lt_2\
    Removed wire end \Lights_Out_1:MODULE_6:g1:a0:gx:u0:gti_0\ kept \Lights_Out_1:MODULE_6:g1:a0:gx:u0:gt_2\
    Removed wire end \Lights_Out_1:MODULE_7:g1:a0:gx:u0:lti_1\ kept \Lights_Out_1:MODULE_7:g1:a0:gx:u0:lt_5\
    Removed wire end \Lights_Out_1:MODULE_7:g1:a0:gx:u0:gti_1\ kept \Lights_Out_1:MODULE_7:g1:a0:gx:u0:gt_5\
    Removed wire end \Lights_Out_1:MODULE_7:g1:a0:gx:u0:lti_0\ kept \Lights_Out_1:MODULE_7:g1:a0:gx:u0:lt_2\
    Removed wire end \Lights_Out_1:MODULE_7:g1:a0:gx:u0:gti_0\ kept \Lights_Out_1:MODULE_7:g1:a0:gx:u0:gt_2\
    Removed wire end \CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \CROSSFADE_COUNTER:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\
    Converted constant MacroCell: \BRIGHTNESS_RAMP:Net_134\ from registered to combinatorial
    Converted constant MacroCell: \TRIANGLE_SEL:Net_134\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Lights_Out_1_Clock_1'. Fanout=1, Signal=\Lights_Out_1:Net_2476\
    Digital Clock 1: Automatic-assigning  clock 'POT_VALUE_theACLK'. Fanout=1, Signal=\POT_VALUE:Net_376\
    Digital Clock 2: Automatic-assigning  clock 'Clock_1'. Fanout=3, Signal=Net_1945
    Digital Clock 3: Automatic-assigning  clock 'Lights_Out_1_Clock_3'. Fanout=30, Signal=\Lights_Out_1:Net_2092\
    Digital Clock 4: Automatic-assigning  clock 'Clock_2'. Fanout=3, Signal=Net_3013
    Digital Clock 5: Automatic-assigning  clock 'Crossfade_Clock'. Fanout=8, Signal=Net_6458
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: \Lights_Out_1:cydff_1\:macrocell.q
        Effective Clock: Lights_Out_1_Clock_3
        Enable Signal: \Lights_Out_1:cydff_1\:macrocell.q
</CYPRESSTAG>
ADD: pft.M0040: information: The following 3 pin(s) will be assigned a location by the fitter: \POT_VALUE:Bypass(0)\, \USB:Dm(0)\, \USB:Dp(0)\


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = SW2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SW2(0)__PA ,
            pad => SW2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SW1(0)__PA ,
            pad => SW1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SLED_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SLED_3(0)__PA ,
            input => Net_5290 ,
            pad => SLED_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SLED_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SLED_5(0)__PA ,
            input => Net_5292 ,
            pad => SLED_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SLED_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SLED_6(0)__PA ,
            input => Net_5293 ,
            pad => SLED_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USB:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USB:Dm(0)\__PA ,
            analog_term => \USB:Net_597\ ,
            pad => \USB:Dm(0)_PAD\ );

    Pin : Name = \USB:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USB:Dp(0)\__PA ,
            analog_term => \USB:Net_1000\ ,
            pad => \USB:Dp(0)_PAD\ );

    Pin : Name = SW8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SW8(0)__PA ,
            pad => SW8(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SW3(0)__PA ,
            pad => SW3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SW4(0)__PA ,
            pad => SW4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SLED_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SLED_7(0)__PA ,
            input => Net_5294 ,
            pad => SLED_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SLED_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SLED_4(0)__PA ,
            input => Net_5291 ,
            pad => SLED_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SLED_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SLED_2(0)__PA ,
            input => Net_5289 ,
            pad => SLED_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SLED_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SLED_1(0)__PA ,
            input => Net_5288 ,
            pad => SLED_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SLED_8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SLED_8(0)__PA ,
            input => Net_7438 ,
            pad => SLED_8(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RV1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RV1(0)__PA ,
            analog_term => Net_5319 ,
            annotation => Net_5310 ,
            pad => RV1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \POT_VALUE:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \POT_VALUE:Bypass(0)\__PA ,
            analog_term => \POT_VALUE:Net_210\ ,
            pad => \POT_VALUE:Bypass(0)_PAD\ );

    Pin : Name = SW5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SW5(0)__PA ,
            pad => SW5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SW6(0)__PA ,
            pad => SW6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SW7(0)__PA ,
            pad => SW7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DO1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DO1(0)__PA ,
            input => Net_6910 ,
            pad => DO1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DO8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DO8(0)__PA ,
            input => Net_6914 ,
            pad => DO8(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DO7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DO7(0)__PA ,
            input => Net_7436 ,
            pad => DO7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DO6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DO6(0)__PA ,
            input => Net_7435 ,
            pad => DO6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DO5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DO5(0)__PA ,
            input => Net_7434 ,
            pad => DO5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DO4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DO4(0)__PA ,
            input => Net_7433 ,
            pad => DO4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DO3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DO3(0)__PA ,
            input => Net_7432 ,
            pad => DO3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DO2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DO2(0)__PA ,
            input => Net_7431 ,
            pad => DO2(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_5288, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Net_6585_0 * !Net_6704 * !\Lights_Out_1:Net_2416_6\ * 
              \Lights_Out_1:cydff_2_6\
            + !Net_6585_0 * !Net_6704 * !\Lights_Out_1:Net_2416_6\ * 
              \Lights_Out_1:MODULE_1:g1:a0:gx:u0:lt_5\
            + !Net_6585_0 * !Net_6704 * !\Lights_Out_1:Net_2416_6\ * 
              !\Lights_Out_1:MODULE_1:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_1:g1:a0:gx:u0:lt_2\
            + !Net_6585_0 * !Net_6704 * \Lights_Out_1:cydff_2_6\ * 
              \Lights_Out_1:MODULE_1:g1:a0:gx:u0:lt_5\
            + !Net_6585_0 * !Net_6704 * \Lights_Out_1:cydff_2_6\ * 
              !\Lights_Out_1:MODULE_1:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_1:g1:a0:gx:u0:lt_2\
            + Net_6585_0 * Net_7428
            + Net_6585_0 * Net_6704
        );
        Output = Net_5288 (fanout=1)

    MacroCell: Name=Net_5289, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Net_6585_1 * !Net_6704 * !\Lights_Out_1:Net_2416_6\ * 
              \Lights_Out_1:cydff_3_6\
            + !Net_6585_1 * !Net_6704 * !\Lights_Out_1:Net_2416_6\ * 
              \Lights_Out_1:MODULE_2:g1:a0:gx:u0:lt_5\
            + !Net_6585_1 * !Net_6704 * !\Lights_Out_1:Net_2416_6\ * 
              !\Lights_Out_1:MODULE_2:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_2:g1:a0:gx:u0:lt_2\
            + !Net_6585_1 * !Net_6704 * \Lights_Out_1:cydff_3_6\ * 
              \Lights_Out_1:MODULE_2:g1:a0:gx:u0:lt_5\
            + !Net_6585_1 * !Net_6704 * \Lights_Out_1:cydff_3_6\ * 
              !\Lights_Out_1:MODULE_2:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_2:g1:a0:gx:u0:lt_2\
            + Net_6585_1 * Net_7428
            + Net_6585_1 * Net_6704
        );
        Output = Net_5289 (fanout=1)

    MacroCell: Name=Net_5290, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Net_6585_2 * !Net_6704 * !\Lights_Out_1:Net_2416_6\ * 
              \Lights_Out_1:cydff_4_6\
            + !Net_6585_2 * !Net_6704 * !\Lights_Out_1:Net_2416_6\ * 
              \Lights_Out_1:MODULE_3:g1:a0:gx:u0:lt_5\
            + !Net_6585_2 * !Net_6704 * !\Lights_Out_1:Net_2416_6\ * 
              !\Lights_Out_1:MODULE_3:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_3:g1:a0:gx:u0:lt_2\
            + !Net_6585_2 * !Net_6704 * \Lights_Out_1:cydff_4_6\ * 
              \Lights_Out_1:MODULE_3:g1:a0:gx:u0:lt_5\
            + !Net_6585_2 * !Net_6704 * \Lights_Out_1:cydff_4_6\ * 
              !\Lights_Out_1:MODULE_3:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_3:g1:a0:gx:u0:lt_2\
            + Net_6585_2 * Net_7428
            + Net_6585_2 * Net_6704
        );
        Output = Net_5290 (fanout=1)

    MacroCell: Name=Net_5291, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Net_6585_3 * !Net_6704 * !\Lights_Out_1:Net_2416_6\ * 
              \Lights_Out_1:cydff_5_6\
            + !Net_6585_3 * !Net_6704 * !\Lights_Out_1:Net_2416_6\ * 
              \Lights_Out_1:MODULE_4:g1:a0:gx:u0:lt_5\
            + !Net_6585_3 * !Net_6704 * !\Lights_Out_1:Net_2416_6\ * 
              !\Lights_Out_1:MODULE_4:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_4:g1:a0:gx:u0:lt_2\
            + !Net_6585_3 * !Net_6704 * \Lights_Out_1:cydff_5_6\ * 
              \Lights_Out_1:MODULE_4:g1:a0:gx:u0:lt_5\
            + !Net_6585_3 * !Net_6704 * \Lights_Out_1:cydff_5_6\ * 
              !\Lights_Out_1:MODULE_4:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_4:g1:a0:gx:u0:lt_2\
            + Net_6585_3 * Net_7428
            + Net_6585_3 * Net_6704
        );
        Output = Net_5291 (fanout=1)

    MacroCell: Name=Net_5292, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Net_6585_4 * !Net_6704 * !\Lights_Out_1:Net_2416_6\ * 
              \Lights_Out_1:cydff_6_6\
            + !Net_6585_4 * !Net_6704 * !\Lights_Out_1:Net_2416_6\ * 
              \Lights_Out_1:MODULE_5:g1:a0:gx:u0:lt_5\
            + !Net_6585_4 * !Net_6704 * !\Lights_Out_1:Net_2416_6\ * 
              !\Lights_Out_1:MODULE_5:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_5:g1:a0:gx:u0:lt_2\
            + !Net_6585_4 * !Net_6704 * \Lights_Out_1:cydff_6_6\ * 
              \Lights_Out_1:MODULE_5:g1:a0:gx:u0:lt_5\
            + !Net_6585_4 * !Net_6704 * \Lights_Out_1:cydff_6_6\ * 
              !\Lights_Out_1:MODULE_5:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_5:g1:a0:gx:u0:lt_2\
            + Net_6585_4 * Net_7428
            + Net_6585_4 * Net_6704
        );
        Output = Net_5292 (fanout=1)

    MacroCell: Name=Net_5293, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Net_6585_5 * !Net_6704 * !\Lights_Out_1:Net_2416_6\ * 
              \Lights_Out_1:cydff_7_6\
            + !Net_6585_5 * !Net_6704 * !\Lights_Out_1:Net_2416_6\ * 
              \Lights_Out_1:MODULE_6:g1:a0:gx:u0:lt_5\
            + !Net_6585_5 * !Net_6704 * !\Lights_Out_1:Net_2416_6\ * 
              !\Lights_Out_1:MODULE_6:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_6:g1:a0:gx:u0:lt_2\
            + !Net_6585_5 * !Net_6704 * \Lights_Out_1:cydff_7_6\ * 
              \Lights_Out_1:MODULE_6:g1:a0:gx:u0:lt_5\
            + !Net_6585_5 * !Net_6704 * \Lights_Out_1:cydff_7_6\ * 
              !\Lights_Out_1:MODULE_6:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_6:g1:a0:gx:u0:lt_2\
            + Net_6585_5 * Net_7428
            + Net_6585_5 * Net_6704
        );
        Output = Net_5293 (fanout=1)

    MacroCell: Name=Net_5294, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Net_6585_6 * !Net_6704 * !\Lights_Out_1:Net_2416_6\ * 
              \Lights_Out_1:cydff_8_6\
            + !Net_6585_6 * !Net_6704 * !\Lights_Out_1:Net_2416_6\ * 
              \Lights_Out_1:MODULE_7:g1:a0:gx:u0:lt_5\
            + !Net_6585_6 * !Net_6704 * !\Lights_Out_1:Net_2416_6\ * 
              !\Lights_Out_1:MODULE_7:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_7:g1:a0:gx:u0:lt_2\
            + !Net_6585_6 * !Net_6704 * \Lights_Out_1:cydff_8_6\ * 
              \Lights_Out_1:MODULE_7:g1:a0:gx:u0:lt_5\
            + !Net_6585_6 * !Net_6704 * \Lights_Out_1:cydff_8_6\ * 
              !\Lights_Out_1:MODULE_7:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_7:g1:a0:gx:u0:lt_2\
            + Net_6585_6 * Net_7428
            + Net_6585_6 * Net_6704
        );
        Output = Net_5294 (fanout=1)

    MacroCell: Name=Net_7438, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_6585_7 * Net_6704
        );
        Output = Net_7438 (fanout=1)

    MacroCell: Name=Net_7431, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Lights_Out_1:Net_2416_6\ * \Lights_Out_1:cydff_2_6\
            + !\Lights_Out_1:Net_2416_6\ * 
              \Lights_Out_1:MODULE_1:g1:a0:gx:u0:lt_5\
            + !\Lights_Out_1:Net_2416_6\ * 
              !\Lights_Out_1:MODULE_1:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_1:g1:a0:gx:u0:lt_2\
            + \Lights_Out_1:cydff_2_6\ * 
              \Lights_Out_1:MODULE_1:g1:a0:gx:u0:lt_5\
            + \Lights_Out_1:cydff_2_6\ * 
              !\Lights_Out_1:MODULE_1:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_1:g1:a0:gx:u0:lt_2\
        );
        Output = Net_7431 (fanout=2)

    MacroCell: Name=Net_7432, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Lights_Out_1:Net_2416_6\ * \Lights_Out_1:cydff_3_6\
            + !\Lights_Out_1:Net_2416_6\ * 
              \Lights_Out_1:MODULE_2:g1:a0:gx:u0:lt_5\
            + !\Lights_Out_1:Net_2416_6\ * 
              !\Lights_Out_1:MODULE_2:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_2:g1:a0:gx:u0:lt_2\
            + \Lights_Out_1:cydff_3_6\ * 
              \Lights_Out_1:MODULE_2:g1:a0:gx:u0:lt_5\
            + \Lights_Out_1:cydff_3_6\ * 
              !\Lights_Out_1:MODULE_2:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_2:g1:a0:gx:u0:lt_2\
        );
        Output = Net_7432 (fanout=2)

    MacroCell: Name=Net_7433, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Lights_Out_1:Net_2416_6\ * \Lights_Out_1:cydff_4_6\
            + !\Lights_Out_1:Net_2416_6\ * 
              \Lights_Out_1:MODULE_3:g1:a0:gx:u0:lt_5\
            + !\Lights_Out_1:Net_2416_6\ * 
              !\Lights_Out_1:MODULE_3:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_3:g1:a0:gx:u0:lt_2\
            + \Lights_Out_1:cydff_4_6\ * 
              \Lights_Out_1:MODULE_3:g1:a0:gx:u0:lt_5\
            + \Lights_Out_1:cydff_4_6\ * 
              !\Lights_Out_1:MODULE_3:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_3:g1:a0:gx:u0:lt_2\
        );
        Output = Net_7433 (fanout=2)

    MacroCell: Name=Net_7434, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Lights_Out_1:Net_2416_6\ * \Lights_Out_1:cydff_5_6\
            + !\Lights_Out_1:Net_2416_6\ * 
              \Lights_Out_1:MODULE_4:g1:a0:gx:u0:lt_5\
            + !\Lights_Out_1:Net_2416_6\ * 
              !\Lights_Out_1:MODULE_4:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_4:g1:a0:gx:u0:lt_2\
            + \Lights_Out_1:cydff_5_6\ * 
              \Lights_Out_1:MODULE_4:g1:a0:gx:u0:lt_5\
            + \Lights_Out_1:cydff_5_6\ * 
              !\Lights_Out_1:MODULE_4:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_4:g1:a0:gx:u0:lt_2\
        );
        Output = Net_7434 (fanout=2)

    MacroCell: Name=Net_7435, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Lights_Out_1:Net_2416_6\ * \Lights_Out_1:cydff_6_6\
            + !\Lights_Out_1:Net_2416_6\ * 
              \Lights_Out_1:MODULE_5:g1:a0:gx:u0:lt_5\
            + !\Lights_Out_1:Net_2416_6\ * 
              !\Lights_Out_1:MODULE_5:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_5:g1:a0:gx:u0:lt_2\
            + \Lights_Out_1:cydff_6_6\ * 
              \Lights_Out_1:MODULE_5:g1:a0:gx:u0:lt_5\
            + \Lights_Out_1:cydff_6_6\ * 
              !\Lights_Out_1:MODULE_5:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_5:g1:a0:gx:u0:lt_2\
        );
        Output = Net_7435 (fanout=2)

    MacroCell: Name=Net_7436, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Lights_Out_1:Net_2416_6\ * \Lights_Out_1:cydff_7_6\
            + !\Lights_Out_1:Net_2416_6\ * 
              \Lights_Out_1:MODULE_6:g1:a0:gx:u0:lt_5\
            + !\Lights_Out_1:Net_2416_6\ * 
              !\Lights_Out_1:MODULE_6:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_6:g1:a0:gx:u0:lt_2\
            + \Lights_Out_1:cydff_7_6\ * 
              \Lights_Out_1:MODULE_6:g1:a0:gx:u0:lt_5\
            + \Lights_Out_1:cydff_7_6\ * 
              !\Lights_Out_1:MODULE_6:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_6:g1:a0:gx:u0:lt_2\
        );
        Output = Net_7436 (fanout=2)

    MacroCell: Name=Net_6914, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Lights_Out_1:Net_2416_6\ * \Lights_Out_1:cydff_8_6\
            + !\Lights_Out_1:Net_2416_6\ * 
              \Lights_Out_1:MODULE_7:g1:a0:gx:u0:lt_5\
            + !\Lights_Out_1:Net_2416_6\ * 
              !\Lights_Out_1:MODULE_7:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_7:g1:a0:gx:u0:lt_2\
            + \Lights_Out_1:cydff_8_6\ * 
              \Lights_Out_1:MODULE_7:g1:a0:gx:u0:lt_5\
            + \Lights_Out_1:cydff_8_6\ * 
              !\Lights_Out_1:MODULE_7:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_7:g1:a0:gx:u0:lt_2\
        );
        Output = Net_6914 (fanout=2)

    MacroCell: Name=\Lights_Out_1:MODULE_1:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\Lights_Out_1:Net_2416_5\ * !\Lights_Out_1:Net_2416_4\ * 
              !\Lights_Out_1:Net_2416_3\ * \Lights_Out_1:cydff_2_3\
            + !\Lights_Out_1:Net_2416_5\ * !\Lights_Out_1:Net_2416_4\ * 
              \Lights_Out_1:cydff_2_4\
            + !\Lights_Out_1:Net_2416_5\ * !\Lights_Out_1:Net_2416_3\ * 
              \Lights_Out_1:cydff_2_4\ * \Lights_Out_1:cydff_2_3\
            + !\Lights_Out_1:Net_2416_5\ * \Lights_Out_1:cydff_2_5\
            + !\Lights_Out_1:Net_2416_4\ * !\Lights_Out_1:Net_2416_3\ * 
              \Lights_Out_1:cydff_2_5\ * \Lights_Out_1:cydff_2_3\
            + !\Lights_Out_1:Net_2416_4\ * \Lights_Out_1:cydff_2_5\ * 
              \Lights_Out_1:cydff_2_4\
            + !\Lights_Out_1:Net_2416_3\ * \Lights_Out_1:cydff_2_5\ * 
              \Lights_Out_1:cydff_2_4\ * \Lights_Out_1:cydff_2_3\
        );
        Output = \Lights_Out_1:MODULE_1:g1:a0:gx:u0:lt_5\ (fanout=2)

    MacroCell: Name=\Lights_Out_1:MODULE_1:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \Lights_Out_1:Net_2416_5\ * \Lights_Out_1:Net_2416_4\ * 
              \Lights_Out_1:Net_2416_3\ * !\Lights_Out_1:cydff_2_3\
            + \Lights_Out_1:Net_2416_5\ * \Lights_Out_1:Net_2416_4\ * 
              !\Lights_Out_1:cydff_2_4\
            + \Lights_Out_1:Net_2416_5\ * \Lights_Out_1:Net_2416_3\ * 
              !\Lights_Out_1:cydff_2_4\ * !\Lights_Out_1:cydff_2_3\
            + \Lights_Out_1:Net_2416_5\ * !\Lights_Out_1:cydff_2_5\
            + \Lights_Out_1:Net_2416_4\ * \Lights_Out_1:Net_2416_3\ * 
              !\Lights_Out_1:cydff_2_5\ * !\Lights_Out_1:cydff_2_3\
            + \Lights_Out_1:Net_2416_4\ * !\Lights_Out_1:cydff_2_5\ * 
              !\Lights_Out_1:cydff_2_4\
            + \Lights_Out_1:Net_2416_3\ * !\Lights_Out_1:cydff_2_5\ * 
              !\Lights_Out_1:cydff_2_4\ * !\Lights_Out_1:cydff_2_3\
        );
        Output = \Lights_Out_1:MODULE_1:g1:a0:gx:u0:gt_5\ (fanout=2)

    MacroCell: Name=\Lights_Out_1:MODULE_1:g1:a0:gx:u0:lt_2\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\Lights_Out_1:Net_2416_2\ * !\Lights_Out_1:Net_2416_1\ * 
              !\Lights_Out_1:Net_2416_0\ * \Lights_Out_1:cydff_2_0\
            + !\Lights_Out_1:Net_2416_2\ * !\Lights_Out_1:Net_2416_1\ * 
              \Lights_Out_1:cydff_2_1\
            + !\Lights_Out_1:Net_2416_2\ * !\Lights_Out_1:Net_2416_0\ * 
              \Lights_Out_1:cydff_2_1\ * \Lights_Out_1:cydff_2_0\
            + !\Lights_Out_1:Net_2416_2\ * \Lights_Out_1:cydff_2_2\
            + !\Lights_Out_1:Net_2416_1\ * !\Lights_Out_1:Net_2416_0\ * 
              \Lights_Out_1:cydff_2_2\ * \Lights_Out_1:cydff_2_0\
            + !\Lights_Out_1:Net_2416_1\ * \Lights_Out_1:cydff_2_2\ * 
              \Lights_Out_1:cydff_2_1\
            + !\Lights_Out_1:Net_2416_0\ * \Lights_Out_1:cydff_2_2\ * 
              \Lights_Out_1:cydff_2_1\ * \Lights_Out_1:cydff_2_0\
        );
        Output = \Lights_Out_1:MODULE_1:g1:a0:gx:u0:lt_2\ (fanout=2)

    MacroCell: Name=\Lights_Out_1:MODULE_2:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\Lights_Out_1:Net_2416_5\ * !\Lights_Out_1:Net_2416_4\ * 
              !\Lights_Out_1:Net_2416_3\ * \Lights_Out_1:cydff_3_3\
            + !\Lights_Out_1:Net_2416_5\ * !\Lights_Out_1:Net_2416_4\ * 
              \Lights_Out_1:cydff_3_4\
            + !\Lights_Out_1:Net_2416_5\ * !\Lights_Out_1:Net_2416_3\ * 
              \Lights_Out_1:cydff_3_4\ * \Lights_Out_1:cydff_3_3\
            + !\Lights_Out_1:Net_2416_5\ * \Lights_Out_1:cydff_3_5\
            + !\Lights_Out_1:Net_2416_4\ * !\Lights_Out_1:Net_2416_3\ * 
              \Lights_Out_1:cydff_3_5\ * \Lights_Out_1:cydff_3_3\
            + !\Lights_Out_1:Net_2416_4\ * \Lights_Out_1:cydff_3_5\ * 
              \Lights_Out_1:cydff_3_4\
            + !\Lights_Out_1:Net_2416_3\ * \Lights_Out_1:cydff_3_5\ * 
              \Lights_Out_1:cydff_3_4\ * \Lights_Out_1:cydff_3_3\
        );
        Output = \Lights_Out_1:MODULE_2:g1:a0:gx:u0:lt_5\ (fanout=2)

    MacroCell: Name=\Lights_Out_1:MODULE_2:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \Lights_Out_1:Net_2416_5\ * \Lights_Out_1:Net_2416_4\ * 
              \Lights_Out_1:Net_2416_3\ * !\Lights_Out_1:cydff_3_3\
            + \Lights_Out_1:Net_2416_5\ * \Lights_Out_1:Net_2416_4\ * 
              !\Lights_Out_1:cydff_3_4\
            + \Lights_Out_1:Net_2416_5\ * \Lights_Out_1:Net_2416_3\ * 
              !\Lights_Out_1:cydff_3_4\ * !\Lights_Out_1:cydff_3_3\
            + \Lights_Out_1:Net_2416_5\ * !\Lights_Out_1:cydff_3_5\
            + \Lights_Out_1:Net_2416_4\ * \Lights_Out_1:Net_2416_3\ * 
              !\Lights_Out_1:cydff_3_5\ * !\Lights_Out_1:cydff_3_3\
            + \Lights_Out_1:Net_2416_4\ * !\Lights_Out_1:cydff_3_5\ * 
              !\Lights_Out_1:cydff_3_4\
            + \Lights_Out_1:Net_2416_3\ * !\Lights_Out_1:cydff_3_5\ * 
              !\Lights_Out_1:cydff_3_4\ * !\Lights_Out_1:cydff_3_3\
        );
        Output = \Lights_Out_1:MODULE_2:g1:a0:gx:u0:gt_5\ (fanout=2)

    MacroCell: Name=\Lights_Out_1:MODULE_2:g1:a0:gx:u0:lt_2\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\Lights_Out_1:Net_2416_2\ * !\Lights_Out_1:Net_2416_1\ * 
              !\Lights_Out_1:Net_2416_0\ * \Lights_Out_1:cydff_3_0\
            + !\Lights_Out_1:Net_2416_2\ * !\Lights_Out_1:Net_2416_1\ * 
              \Lights_Out_1:cydff_3_1\
            + !\Lights_Out_1:Net_2416_2\ * !\Lights_Out_1:Net_2416_0\ * 
              \Lights_Out_1:cydff_3_1\ * \Lights_Out_1:cydff_3_0\
            + !\Lights_Out_1:Net_2416_2\ * \Lights_Out_1:cydff_3_2\
            + !\Lights_Out_1:Net_2416_1\ * !\Lights_Out_1:Net_2416_0\ * 
              \Lights_Out_1:cydff_3_2\ * \Lights_Out_1:cydff_3_0\
            + !\Lights_Out_1:Net_2416_1\ * \Lights_Out_1:cydff_3_2\ * 
              \Lights_Out_1:cydff_3_1\
            + !\Lights_Out_1:Net_2416_0\ * \Lights_Out_1:cydff_3_2\ * 
              \Lights_Out_1:cydff_3_1\ * \Lights_Out_1:cydff_3_0\
        );
        Output = \Lights_Out_1:MODULE_2:g1:a0:gx:u0:lt_2\ (fanout=2)

    MacroCell: Name=\Lights_Out_1:MODULE_3:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\Lights_Out_1:Net_2416_5\ * !\Lights_Out_1:Net_2416_4\ * 
              !\Lights_Out_1:Net_2416_3\ * \Lights_Out_1:cydff_4_3\
            + !\Lights_Out_1:Net_2416_5\ * !\Lights_Out_1:Net_2416_4\ * 
              \Lights_Out_1:cydff_4_4\
            + !\Lights_Out_1:Net_2416_5\ * !\Lights_Out_1:Net_2416_3\ * 
              \Lights_Out_1:cydff_4_4\ * \Lights_Out_1:cydff_4_3\
            + !\Lights_Out_1:Net_2416_5\ * \Lights_Out_1:cydff_4_5\
            + !\Lights_Out_1:Net_2416_4\ * !\Lights_Out_1:Net_2416_3\ * 
              \Lights_Out_1:cydff_4_5\ * \Lights_Out_1:cydff_4_3\
            + !\Lights_Out_1:Net_2416_4\ * \Lights_Out_1:cydff_4_5\ * 
              \Lights_Out_1:cydff_4_4\
            + !\Lights_Out_1:Net_2416_3\ * \Lights_Out_1:cydff_4_5\ * 
              \Lights_Out_1:cydff_4_4\ * \Lights_Out_1:cydff_4_3\
        );
        Output = \Lights_Out_1:MODULE_3:g1:a0:gx:u0:lt_5\ (fanout=2)

    MacroCell: Name=\Lights_Out_1:MODULE_3:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \Lights_Out_1:Net_2416_5\ * \Lights_Out_1:Net_2416_4\ * 
              \Lights_Out_1:Net_2416_3\ * !\Lights_Out_1:cydff_4_3\
            + \Lights_Out_1:Net_2416_5\ * \Lights_Out_1:Net_2416_4\ * 
              !\Lights_Out_1:cydff_4_4\
            + \Lights_Out_1:Net_2416_5\ * \Lights_Out_1:Net_2416_3\ * 
              !\Lights_Out_1:cydff_4_4\ * !\Lights_Out_1:cydff_4_3\
            + \Lights_Out_1:Net_2416_5\ * !\Lights_Out_1:cydff_4_5\
            + \Lights_Out_1:Net_2416_4\ * \Lights_Out_1:Net_2416_3\ * 
              !\Lights_Out_1:cydff_4_5\ * !\Lights_Out_1:cydff_4_3\
            + \Lights_Out_1:Net_2416_4\ * !\Lights_Out_1:cydff_4_5\ * 
              !\Lights_Out_1:cydff_4_4\
            + \Lights_Out_1:Net_2416_3\ * !\Lights_Out_1:cydff_4_5\ * 
              !\Lights_Out_1:cydff_4_4\ * !\Lights_Out_1:cydff_4_3\
        );
        Output = \Lights_Out_1:MODULE_3:g1:a0:gx:u0:gt_5\ (fanout=2)

    MacroCell: Name=\Lights_Out_1:MODULE_3:g1:a0:gx:u0:lt_2\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\Lights_Out_1:Net_2416_2\ * !\Lights_Out_1:Net_2416_1\ * 
              !\Lights_Out_1:Net_2416_0\ * \Lights_Out_1:cydff_4_0\
            + !\Lights_Out_1:Net_2416_2\ * !\Lights_Out_1:Net_2416_1\ * 
              \Lights_Out_1:cydff_4_1\
            + !\Lights_Out_1:Net_2416_2\ * !\Lights_Out_1:Net_2416_0\ * 
              \Lights_Out_1:cydff_4_1\ * \Lights_Out_1:cydff_4_0\
            + !\Lights_Out_1:Net_2416_2\ * \Lights_Out_1:cydff_4_2\
            + !\Lights_Out_1:Net_2416_1\ * !\Lights_Out_1:Net_2416_0\ * 
              \Lights_Out_1:cydff_4_2\ * \Lights_Out_1:cydff_4_0\
            + !\Lights_Out_1:Net_2416_1\ * \Lights_Out_1:cydff_4_2\ * 
              \Lights_Out_1:cydff_4_1\
            + !\Lights_Out_1:Net_2416_0\ * \Lights_Out_1:cydff_4_2\ * 
              \Lights_Out_1:cydff_4_1\ * \Lights_Out_1:cydff_4_0\
        );
        Output = \Lights_Out_1:MODULE_3:g1:a0:gx:u0:lt_2\ (fanout=2)

    MacroCell: Name=\Lights_Out_1:MODULE_4:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\Lights_Out_1:Net_2416_5\ * !\Lights_Out_1:Net_2416_4\ * 
              !\Lights_Out_1:Net_2416_3\ * \Lights_Out_1:cydff_5_3\
            + !\Lights_Out_1:Net_2416_5\ * !\Lights_Out_1:Net_2416_4\ * 
              \Lights_Out_1:cydff_5_4\
            + !\Lights_Out_1:Net_2416_5\ * !\Lights_Out_1:Net_2416_3\ * 
              \Lights_Out_1:cydff_5_4\ * \Lights_Out_1:cydff_5_3\
            + !\Lights_Out_1:Net_2416_5\ * \Lights_Out_1:cydff_5_5\
            + !\Lights_Out_1:Net_2416_4\ * !\Lights_Out_1:Net_2416_3\ * 
              \Lights_Out_1:cydff_5_5\ * \Lights_Out_1:cydff_5_3\
            + !\Lights_Out_1:Net_2416_4\ * \Lights_Out_1:cydff_5_5\ * 
              \Lights_Out_1:cydff_5_4\
            + !\Lights_Out_1:Net_2416_3\ * \Lights_Out_1:cydff_5_5\ * 
              \Lights_Out_1:cydff_5_4\ * \Lights_Out_1:cydff_5_3\
        );
        Output = \Lights_Out_1:MODULE_4:g1:a0:gx:u0:lt_5\ (fanout=2)

    MacroCell: Name=\Lights_Out_1:MODULE_4:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \Lights_Out_1:Net_2416_5\ * \Lights_Out_1:Net_2416_4\ * 
              \Lights_Out_1:Net_2416_3\ * !\Lights_Out_1:cydff_5_3\
            + \Lights_Out_1:Net_2416_5\ * \Lights_Out_1:Net_2416_4\ * 
              !\Lights_Out_1:cydff_5_4\
            + \Lights_Out_1:Net_2416_5\ * \Lights_Out_1:Net_2416_3\ * 
              !\Lights_Out_1:cydff_5_4\ * !\Lights_Out_1:cydff_5_3\
            + \Lights_Out_1:Net_2416_5\ * !\Lights_Out_1:cydff_5_5\
            + \Lights_Out_1:Net_2416_4\ * \Lights_Out_1:Net_2416_3\ * 
              !\Lights_Out_1:cydff_5_5\ * !\Lights_Out_1:cydff_5_3\
            + \Lights_Out_1:Net_2416_4\ * !\Lights_Out_1:cydff_5_5\ * 
              !\Lights_Out_1:cydff_5_4\
            + \Lights_Out_1:Net_2416_3\ * !\Lights_Out_1:cydff_5_5\ * 
              !\Lights_Out_1:cydff_5_4\ * !\Lights_Out_1:cydff_5_3\
        );
        Output = \Lights_Out_1:MODULE_4:g1:a0:gx:u0:gt_5\ (fanout=2)

    MacroCell: Name=\Lights_Out_1:MODULE_4:g1:a0:gx:u0:lt_2\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\Lights_Out_1:Net_2416_2\ * !\Lights_Out_1:Net_2416_1\ * 
              !\Lights_Out_1:Net_2416_0\ * \Lights_Out_1:cydff_5_0\
            + !\Lights_Out_1:Net_2416_2\ * !\Lights_Out_1:Net_2416_1\ * 
              \Lights_Out_1:cydff_5_1\
            + !\Lights_Out_1:Net_2416_2\ * !\Lights_Out_1:Net_2416_0\ * 
              \Lights_Out_1:cydff_5_1\ * \Lights_Out_1:cydff_5_0\
            + !\Lights_Out_1:Net_2416_2\ * \Lights_Out_1:cydff_5_2\
            + !\Lights_Out_1:Net_2416_1\ * !\Lights_Out_1:Net_2416_0\ * 
              \Lights_Out_1:cydff_5_2\ * \Lights_Out_1:cydff_5_0\
            + !\Lights_Out_1:Net_2416_1\ * \Lights_Out_1:cydff_5_2\ * 
              \Lights_Out_1:cydff_5_1\
            + !\Lights_Out_1:Net_2416_0\ * \Lights_Out_1:cydff_5_2\ * 
              \Lights_Out_1:cydff_5_1\ * \Lights_Out_1:cydff_5_0\
        );
        Output = \Lights_Out_1:MODULE_4:g1:a0:gx:u0:lt_2\ (fanout=2)

    MacroCell: Name=\Lights_Out_1:MODULE_5:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\Lights_Out_1:Net_2416_5\ * !\Lights_Out_1:Net_2416_4\ * 
              !\Lights_Out_1:Net_2416_3\ * \Lights_Out_1:cydff_6_3\
            + !\Lights_Out_1:Net_2416_5\ * !\Lights_Out_1:Net_2416_4\ * 
              \Lights_Out_1:cydff_6_4\
            + !\Lights_Out_1:Net_2416_5\ * !\Lights_Out_1:Net_2416_3\ * 
              \Lights_Out_1:cydff_6_4\ * \Lights_Out_1:cydff_6_3\
            + !\Lights_Out_1:Net_2416_5\ * \Lights_Out_1:cydff_6_5\
            + !\Lights_Out_1:Net_2416_4\ * !\Lights_Out_1:Net_2416_3\ * 
              \Lights_Out_1:cydff_6_5\ * \Lights_Out_1:cydff_6_3\
            + !\Lights_Out_1:Net_2416_4\ * \Lights_Out_1:cydff_6_5\ * 
              \Lights_Out_1:cydff_6_4\
            + !\Lights_Out_1:Net_2416_3\ * \Lights_Out_1:cydff_6_5\ * 
              \Lights_Out_1:cydff_6_4\ * \Lights_Out_1:cydff_6_3\
        );
        Output = \Lights_Out_1:MODULE_5:g1:a0:gx:u0:lt_5\ (fanout=2)

    MacroCell: Name=\Lights_Out_1:MODULE_5:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \Lights_Out_1:Net_2416_5\ * \Lights_Out_1:Net_2416_4\ * 
              \Lights_Out_1:Net_2416_3\ * !\Lights_Out_1:cydff_6_3\
            + \Lights_Out_1:Net_2416_5\ * \Lights_Out_1:Net_2416_4\ * 
              !\Lights_Out_1:cydff_6_4\
            + \Lights_Out_1:Net_2416_5\ * \Lights_Out_1:Net_2416_3\ * 
              !\Lights_Out_1:cydff_6_4\ * !\Lights_Out_1:cydff_6_3\
            + \Lights_Out_1:Net_2416_5\ * !\Lights_Out_1:cydff_6_5\
            + \Lights_Out_1:Net_2416_4\ * \Lights_Out_1:Net_2416_3\ * 
              !\Lights_Out_1:cydff_6_5\ * !\Lights_Out_1:cydff_6_3\
            + \Lights_Out_1:Net_2416_4\ * !\Lights_Out_1:cydff_6_5\ * 
              !\Lights_Out_1:cydff_6_4\
            + \Lights_Out_1:Net_2416_3\ * !\Lights_Out_1:cydff_6_5\ * 
              !\Lights_Out_1:cydff_6_4\ * !\Lights_Out_1:cydff_6_3\
        );
        Output = \Lights_Out_1:MODULE_5:g1:a0:gx:u0:gt_5\ (fanout=2)

    MacroCell: Name=\Lights_Out_1:MODULE_5:g1:a0:gx:u0:lt_2\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\Lights_Out_1:Net_2416_2\ * !\Lights_Out_1:Net_2416_1\ * 
              !\Lights_Out_1:Net_2416_0\ * \Lights_Out_1:cydff_6_0\
            + !\Lights_Out_1:Net_2416_2\ * !\Lights_Out_1:Net_2416_1\ * 
              \Lights_Out_1:cydff_6_1\
            + !\Lights_Out_1:Net_2416_2\ * !\Lights_Out_1:Net_2416_0\ * 
              \Lights_Out_1:cydff_6_1\ * \Lights_Out_1:cydff_6_0\
            + !\Lights_Out_1:Net_2416_2\ * \Lights_Out_1:cydff_6_2\
            + !\Lights_Out_1:Net_2416_1\ * !\Lights_Out_1:Net_2416_0\ * 
              \Lights_Out_1:cydff_6_2\ * \Lights_Out_1:cydff_6_0\
            + !\Lights_Out_1:Net_2416_1\ * \Lights_Out_1:cydff_6_2\ * 
              \Lights_Out_1:cydff_6_1\
            + !\Lights_Out_1:Net_2416_0\ * \Lights_Out_1:cydff_6_2\ * 
              \Lights_Out_1:cydff_6_1\ * \Lights_Out_1:cydff_6_0\
        );
        Output = \Lights_Out_1:MODULE_5:g1:a0:gx:u0:lt_2\ (fanout=2)

    MacroCell: Name=\Lights_Out_1:MODULE_6:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\Lights_Out_1:Net_2416_5\ * !\Lights_Out_1:Net_2416_4\ * 
              !\Lights_Out_1:Net_2416_3\ * \Lights_Out_1:cydff_7_3\
            + !\Lights_Out_1:Net_2416_5\ * !\Lights_Out_1:Net_2416_4\ * 
              \Lights_Out_1:cydff_7_4\
            + !\Lights_Out_1:Net_2416_5\ * !\Lights_Out_1:Net_2416_3\ * 
              \Lights_Out_1:cydff_7_4\ * \Lights_Out_1:cydff_7_3\
            + !\Lights_Out_1:Net_2416_5\ * \Lights_Out_1:cydff_7_5\
            + !\Lights_Out_1:Net_2416_4\ * !\Lights_Out_1:Net_2416_3\ * 
              \Lights_Out_1:cydff_7_5\ * \Lights_Out_1:cydff_7_3\
            + !\Lights_Out_1:Net_2416_4\ * \Lights_Out_1:cydff_7_5\ * 
              \Lights_Out_1:cydff_7_4\
            + !\Lights_Out_1:Net_2416_3\ * \Lights_Out_1:cydff_7_5\ * 
              \Lights_Out_1:cydff_7_4\ * \Lights_Out_1:cydff_7_3\
        );
        Output = \Lights_Out_1:MODULE_6:g1:a0:gx:u0:lt_5\ (fanout=2)

    MacroCell: Name=\Lights_Out_1:MODULE_6:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \Lights_Out_1:Net_2416_5\ * \Lights_Out_1:Net_2416_4\ * 
              \Lights_Out_1:Net_2416_3\ * !\Lights_Out_1:cydff_7_3\
            + \Lights_Out_1:Net_2416_5\ * \Lights_Out_1:Net_2416_4\ * 
              !\Lights_Out_1:cydff_7_4\
            + \Lights_Out_1:Net_2416_5\ * \Lights_Out_1:Net_2416_3\ * 
              !\Lights_Out_1:cydff_7_4\ * !\Lights_Out_1:cydff_7_3\
            + \Lights_Out_1:Net_2416_5\ * !\Lights_Out_1:cydff_7_5\
            + \Lights_Out_1:Net_2416_4\ * \Lights_Out_1:Net_2416_3\ * 
              !\Lights_Out_1:cydff_7_5\ * !\Lights_Out_1:cydff_7_3\
            + \Lights_Out_1:Net_2416_4\ * !\Lights_Out_1:cydff_7_5\ * 
              !\Lights_Out_1:cydff_7_4\
            + \Lights_Out_1:Net_2416_3\ * !\Lights_Out_1:cydff_7_5\ * 
              !\Lights_Out_1:cydff_7_4\ * !\Lights_Out_1:cydff_7_3\
        );
        Output = \Lights_Out_1:MODULE_6:g1:a0:gx:u0:gt_5\ (fanout=2)

    MacroCell: Name=\Lights_Out_1:MODULE_6:g1:a0:gx:u0:lt_2\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\Lights_Out_1:Net_2416_2\ * !\Lights_Out_1:Net_2416_1\ * 
              !\Lights_Out_1:Net_2416_0\ * \Lights_Out_1:cydff_7_0\
            + !\Lights_Out_1:Net_2416_2\ * !\Lights_Out_1:Net_2416_1\ * 
              \Lights_Out_1:cydff_7_1\
            + !\Lights_Out_1:Net_2416_2\ * !\Lights_Out_1:Net_2416_0\ * 
              \Lights_Out_1:cydff_7_1\ * \Lights_Out_1:cydff_7_0\
            + !\Lights_Out_1:Net_2416_2\ * \Lights_Out_1:cydff_7_2\
            + !\Lights_Out_1:Net_2416_1\ * !\Lights_Out_1:Net_2416_0\ * 
              \Lights_Out_1:cydff_7_2\ * \Lights_Out_1:cydff_7_0\
            + !\Lights_Out_1:Net_2416_1\ * \Lights_Out_1:cydff_7_2\ * 
              \Lights_Out_1:cydff_7_1\
            + !\Lights_Out_1:Net_2416_0\ * \Lights_Out_1:cydff_7_2\ * 
              \Lights_Out_1:cydff_7_1\ * \Lights_Out_1:cydff_7_0\
        );
        Output = \Lights_Out_1:MODULE_6:g1:a0:gx:u0:lt_2\ (fanout=2)

    MacroCell: Name=\Lights_Out_1:MODULE_7:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\Lights_Out_1:Net_2416_5\ * !\Lights_Out_1:Net_2416_4\ * 
              !\Lights_Out_1:Net_2416_3\ * \Lights_Out_1:cydff_8_3\
            + !\Lights_Out_1:Net_2416_5\ * !\Lights_Out_1:Net_2416_4\ * 
              \Lights_Out_1:cydff_8_4\
            + !\Lights_Out_1:Net_2416_5\ * !\Lights_Out_1:Net_2416_3\ * 
              \Lights_Out_1:cydff_8_4\ * \Lights_Out_1:cydff_8_3\
            + !\Lights_Out_1:Net_2416_5\ * \Lights_Out_1:cydff_8_5\
            + !\Lights_Out_1:Net_2416_4\ * !\Lights_Out_1:Net_2416_3\ * 
              \Lights_Out_1:cydff_8_5\ * \Lights_Out_1:cydff_8_3\
            + !\Lights_Out_1:Net_2416_4\ * \Lights_Out_1:cydff_8_5\ * 
              \Lights_Out_1:cydff_8_4\
            + !\Lights_Out_1:Net_2416_3\ * \Lights_Out_1:cydff_8_5\ * 
              \Lights_Out_1:cydff_8_4\ * \Lights_Out_1:cydff_8_3\
        );
        Output = \Lights_Out_1:MODULE_7:g1:a0:gx:u0:lt_5\ (fanout=2)

    MacroCell: Name=\Lights_Out_1:MODULE_7:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \Lights_Out_1:Net_2416_5\ * \Lights_Out_1:Net_2416_4\ * 
              \Lights_Out_1:Net_2416_3\ * !\Lights_Out_1:cydff_8_3\
            + \Lights_Out_1:Net_2416_5\ * \Lights_Out_1:Net_2416_4\ * 
              !\Lights_Out_1:cydff_8_4\
            + \Lights_Out_1:Net_2416_5\ * \Lights_Out_1:Net_2416_3\ * 
              !\Lights_Out_1:cydff_8_4\ * !\Lights_Out_1:cydff_8_3\
            + \Lights_Out_1:Net_2416_5\ * !\Lights_Out_1:cydff_8_5\
            + \Lights_Out_1:Net_2416_4\ * \Lights_Out_1:Net_2416_3\ * 
              !\Lights_Out_1:cydff_8_5\ * !\Lights_Out_1:cydff_8_3\
            + \Lights_Out_1:Net_2416_4\ * !\Lights_Out_1:cydff_8_5\ * 
              !\Lights_Out_1:cydff_8_4\
            + \Lights_Out_1:Net_2416_3\ * !\Lights_Out_1:cydff_8_5\ * 
              !\Lights_Out_1:cydff_8_4\ * !\Lights_Out_1:cydff_8_3\
        );
        Output = \Lights_Out_1:MODULE_7:g1:a0:gx:u0:gt_5\ (fanout=2)

    MacroCell: Name=\Lights_Out_1:MODULE_7:g1:a0:gx:u0:lt_2\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\Lights_Out_1:Net_2416_2\ * !\Lights_Out_1:Net_2416_1\ * 
              !\Lights_Out_1:Net_2416_0\ * \Lights_Out_1:cydff_8_0\
            + !\Lights_Out_1:Net_2416_2\ * !\Lights_Out_1:Net_2416_1\ * 
              \Lights_Out_1:cydff_8_1\
            + !\Lights_Out_1:Net_2416_2\ * !\Lights_Out_1:Net_2416_0\ * 
              \Lights_Out_1:cydff_8_1\ * \Lights_Out_1:cydff_8_0\
            + !\Lights_Out_1:Net_2416_2\ * \Lights_Out_1:cydff_8_2\
            + !\Lights_Out_1:Net_2416_1\ * !\Lights_Out_1:Net_2416_0\ * 
              \Lights_Out_1:cydff_8_2\ * \Lights_Out_1:cydff_8_0\
            + !\Lights_Out_1:Net_2416_1\ * \Lights_Out_1:cydff_8_2\ * 
              \Lights_Out_1:cydff_8_1\
            + !\Lights_Out_1:Net_2416_0\ * \Lights_Out_1:cydff_8_2\ * 
              \Lights_Out_1:cydff_8_1\ * \Lights_Out_1:cydff_8_0\
        );
        Output = \Lights_Out_1:MODULE_7:g1:a0:gx:u0:lt_2\ (fanout=2)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=Net_5287_7, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6458) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_5234 * !Net_7441 * Net_5287_6 * Net_5287_5 * Net_5287_4 * 
              Net_5287_3 * Net_5287_2 * Net_5287_1 * Net_5287_0
            + Net_7441 * Net_5287_7
        );
        Output = Net_5287_7 (fanout=2)

    MacroCell: Name=Net_5287_6, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6458) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_5234 * !Net_7441 * Net_5287_5 * Net_5287_4 * Net_5287_3 * 
              Net_5287_2 * Net_5287_1 * Net_5287_0
            + Net_7441 * Net_5287_6
        );
        Output = Net_5287_6 (fanout=3)

    MacroCell: Name=Net_5287_5, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6458) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_5234 * !Net_7441 * Net_5287_4 * Net_5287_3 * Net_5287_2 * 
              Net_5287_1 * Net_5287_0
            + Net_7441 * Net_5287_5
        );
        Output = Net_5287_5 (fanout=4)

    MacroCell: Name=Net_5287_4, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6458) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_5234 * !Net_7441 * Net_5287_3 * Net_5287_2 * Net_5287_1 * 
              Net_5287_0
            + Net_7441 * Net_5287_4
        );
        Output = Net_5287_4 (fanout=5)

    MacroCell: Name=Net_5287_3, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6458) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_5234 * !Net_7441 * Net_5287_2 * Net_5287_1 * Net_5287_0
            + Net_7441 * Net_5287_3
        );
        Output = Net_5287_3 (fanout=6)

    MacroCell: Name=Net_5287_2, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6458) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_5234 * !Net_7441 * Net_5287_1 * Net_5287_0
            + Net_7441 * Net_5287_2
        );
        Output = Net_5287_2 (fanout=7)

    MacroCell: Name=Net_5287_1, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6458) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_5234 * !Net_7441 * Net_5287_0
            + Net_7441 * Net_5287_1
        );
        Output = Net_5287_1 (fanout=8)

    MacroCell: Name=Net_5287_0, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6458) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_5234 * !Net_7441 * Net_5287_0
            + Net_5234 * !Net_7441 * !Net_5287_0
        );
        Output = Net_5287_0 (fanout=9)

    MacroCell: Name=\Lights_Out_1:cydff_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Lights_Out_1:Net_2093\
        );
        Output = \Lights_Out_1:cydff_1\ (fanout=21)

    MacroCell: Name=\Lights_Out_1:cydff_2_6\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: PosEdge(\Lights_Out_1:cydff_1\)
        Main Equation            : 1 pterm
        (
              Net_5420_6
        );
        Output = \Lights_Out_1:cydff_2_6\ (fanout=2)

    MacroCell: Name=\Lights_Out_1:cydff_2_5\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: PosEdge(\Lights_Out_1:cydff_1\)
        Main Equation            : 1 pterm
        (
              Net_5420_5
        );
        Output = \Lights_Out_1:cydff_2_5\ (fanout=2)

    MacroCell: Name=\Lights_Out_1:cydff_2_4\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: PosEdge(\Lights_Out_1:cydff_1\)
        Main Equation            : 1 pterm
        (
              Net_5420_4
        );
        Output = \Lights_Out_1:cydff_2_4\ (fanout=2)

    MacroCell: Name=\Lights_Out_1:cydff_2_3\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: PosEdge(\Lights_Out_1:cydff_1\)
        Main Equation            : 1 pterm
        (
              Net_5420_3
        );
        Output = \Lights_Out_1:cydff_2_3\ (fanout=2)

    MacroCell: Name=\Lights_Out_1:cydff_2_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: PosEdge(\Lights_Out_1:cydff_1\)
        Main Equation            : 1 pterm
        (
              Net_5420_2
        );
        Output = \Lights_Out_1:cydff_2_2\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:cydff_2_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: PosEdge(\Lights_Out_1:cydff_1\)
        Main Equation            : 1 pterm
        (
              Net_5420_1
        );
        Output = \Lights_Out_1:cydff_2_1\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:cydff_2_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: PosEdge(\Lights_Out_1:cydff_1\)
        Main Equation            : 1 pterm
        (
              Net_5420_0
        );
        Output = \Lights_Out_1:cydff_2_0\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:cydff_3_6\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: PosEdge(\Lights_Out_1:cydff_1\)
        Main Equation            : 1 pterm
        (
              Net_5421_6
        );
        Output = \Lights_Out_1:cydff_3_6\ (fanout=2)

    MacroCell: Name=\Lights_Out_1:cydff_3_5\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: PosEdge(\Lights_Out_1:cydff_1\)
        Main Equation            : 1 pterm
        (
              Net_5421_5
        );
        Output = \Lights_Out_1:cydff_3_5\ (fanout=2)

    MacroCell: Name=\Lights_Out_1:cydff_3_4\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: PosEdge(\Lights_Out_1:cydff_1\)
        Main Equation            : 1 pterm
        (
              Net_5421_4
        );
        Output = \Lights_Out_1:cydff_3_4\ (fanout=2)

    MacroCell: Name=\Lights_Out_1:cydff_3_3\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: PosEdge(\Lights_Out_1:cydff_1\)
        Main Equation            : 1 pterm
        (
              Net_5421_3
        );
        Output = \Lights_Out_1:cydff_3_3\ (fanout=2)

    MacroCell: Name=\Lights_Out_1:cydff_3_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: PosEdge(\Lights_Out_1:cydff_1\)
        Main Equation            : 1 pterm
        (
              Net_5421_2
        );
        Output = \Lights_Out_1:cydff_3_2\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:cydff_3_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: PosEdge(\Lights_Out_1:cydff_1\)
        Main Equation            : 1 pterm
        (
              Net_5421_1
        );
        Output = \Lights_Out_1:cydff_3_1\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:cydff_3_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: PosEdge(\Lights_Out_1:cydff_1\)
        Main Equation            : 1 pterm
        (
              Net_5421_0
        );
        Output = \Lights_Out_1:cydff_3_0\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:cydff_4_6\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: PosEdge(\Lights_Out_1:cydff_1\)
        Main Equation            : 1 pterm
        (
              Net_5422_6
        );
        Output = \Lights_Out_1:cydff_4_6\ (fanout=2)

    MacroCell: Name=\Lights_Out_1:cydff_4_5\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: PosEdge(\Lights_Out_1:cydff_1\)
        Main Equation            : 1 pterm
        (
              Net_5422_5
        );
        Output = \Lights_Out_1:cydff_4_5\ (fanout=2)

    MacroCell: Name=\Lights_Out_1:cydff_4_4\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: PosEdge(\Lights_Out_1:cydff_1\)
        Main Equation            : 1 pterm
        (
              Net_5422_4
        );
        Output = \Lights_Out_1:cydff_4_4\ (fanout=2)

    MacroCell: Name=\Lights_Out_1:cydff_4_3\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: PosEdge(\Lights_Out_1:cydff_1\)
        Main Equation            : 1 pterm
        (
              Net_5422_3
        );
        Output = \Lights_Out_1:cydff_4_3\ (fanout=2)

    MacroCell: Name=\Lights_Out_1:cydff_4_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: PosEdge(\Lights_Out_1:cydff_1\)
        Main Equation            : 1 pterm
        (
              Net_5422_2
        );
        Output = \Lights_Out_1:cydff_4_2\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:cydff_4_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: PosEdge(\Lights_Out_1:cydff_1\)
        Main Equation            : 1 pterm
        (
              Net_5422_1
        );
        Output = \Lights_Out_1:cydff_4_1\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:cydff_4_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: PosEdge(\Lights_Out_1:cydff_1\)
        Main Equation            : 1 pterm
        (
              Net_5422_0
        );
        Output = \Lights_Out_1:cydff_4_0\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:cydff_5_6\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5423_6
        );
        Output = \Lights_Out_1:cydff_5_6\ (fanout=2)

    MacroCell: Name=\Lights_Out_1:cydff_5_5\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5423_5
        );
        Output = \Lights_Out_1:cydff_5_5\ (fanout=2)

    MacroCell: Name=\Lights_Out_1:cydff_5_4\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5423_4
        );
        Output = \Lights_Out_1:cydff_5_4\ (fanout=2)

    MacroCell: Name=\Lights_Out_1:cydff_5_3\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5423_3
        );
        Output = \Lights_Out_1:cydff_5_3\ (fanout=2)

    MacroCell: Name=\Lights_Out_1:cydff_5_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5423_2
        );
        Output = \Lights_Out_1:cydff_5_2\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:cydff_5_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5423_1
        );
        Output = \Lights_Out_1:cydff_5_1\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:cydff_5_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5423_0
        );
        Output = \Lights_Out_1:cydff_5_0\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:cydff_6_6\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5424_6
        );
        Output = \Lights_Out_1:cydff_6_6\ (fanout=2)

    MacroCell: Name=\Lights_Out_1:cydff_6_5\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5424_5
        );
        Output = \Lights_Out_1:cydff_6_5\ (fanout=2)

    MacroCell: Name=\Lights_Out_1:cydff_6_4\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5424_4
        );
        Output = \Lights_Out_1:cydff_6_4\ (fanout=2)

    MacroCell: Name=\Lights_Out_1:cydff_6_3\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5424_3
        );
        Output = \Lights_Out_1:cydff_6_3\ (fanout=2)

    MacroCell: Name=\Lights_Out_1:cydff_6_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5424_2
        );
        Output = \Lights_Out_1:cydff_6_2\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:cydff_6_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5424_1
        );
        Output = \Lights_Out_1:cydff_6_1\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:cydff_6_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5424_0
        );
        Output = \Lights_Out_1:cydff_6_0\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:cydff_7_6\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5425_6
        );
        Output = \Lights_Out_1:cydff_7_6\ (fanout=2)

    MacroCell: Name=\Lights_Out_1:cydff_7_5\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5425_5
        );
        Output = \Lights_Out_1:cydff_7_5\ (fanout=2)

    MacroCell: Name=\Lights_Out_1:cydff_7_4\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5425_4
        );
        Output = \Lights_Out_1:cydff_7_4\ (fanout=2)

    MacroCell: Name=\Lights_Out_1:cydff_7_3\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5425_3
        );
        Output = \Lights_Out_1:cydff_7_3\ (fanout=2)

    MacroCell: Name=\Lights_Out_1:cydff_7_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5425_2
        );
        Output = \Lights_Out_1:cydff_7_2\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:cydff_7_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5425_1
        );
        Output = \Lights_Out_1:cydff_7_1\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:cydff_7_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5425_0
        );
        Output = \Lights_Out_1:cydff_7_0\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:cydff_8_6\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5426_6
        );
        Output = \Lights_Out_1:cydff_8_6\ (fanout=2)

    MacroCell: Name=\Lights_Out_1:cydff_8_5\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5426_5
        );
        Output = \Lights_Out_1:cydff_8_5\ (fanout=2)

    MacroCell: Name=\Lights_Out_1:cydff_8_4\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5426_4
        );
        Output = \Lights_Out_1:cydff_8_4\ (fanout=2)

    MacroCell: Name=\Lights_Out_1:cydff_8_3\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5426_3
        );
        Output = \Lights_Out_1:cydff_8_3\ (fanout=2)

    MacroCell: Name=\Lights_Out_1:cydff_8_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5426_2
        );
        Output = \Lights_Out_1:cydff_8_2\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:cydff_8_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5426_1
        );
        Output = \Lights_Out_1:cydff_8_1\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:cydff_8_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5426_0
        );
        Output = \Lights_Out_1:cydff_8_0\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\CROSSFADE_VAL:sts:sts_reg\
        PORT MAP (
            status_7 => Net_5287_7 ,
            status_6 => Net_5287_6 ,
            status_5 => Net_5287_5 ,
            status_4 => Net_5287_4 ,
            status_3 => Net_5287_3 ,
            status_2 => Net_5287_2 ,
            status_1 => Net_5287_1 ,
            status_0 => Net_5287_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\Lights_Out_1:LED_STATUS:sts:sts_reg\
        PORT MAP (
            status_6 => Net_6914 ,
            status_5 => Net_7436 ,
            status_4 => Net_7435 ,
            status_3 => Net_7434 ,
            status_2 => Net_7433 ,
            status_1 => Net_7432 ,
            status_0 => Net_7431 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\HOT_LEDS:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_6585_7 ,
            control_6 => Net_6585_6 ,
            control_5 => Net_6585_5 ,
            control_4 => Net_6585_4 ,
            control_3 => Net_6585_3 ,
            control_2 => Net_6585_2 ,
            control_1 => Net_6585_1 ,
            control_0 => Net_6585_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\SLED_STATE_SEL:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \SLED_STATE_SEL:control_7\ ,
            control_6 => \SLED_STATE_SEL:control_6\ ,
            control_5 => \SLED_STATE_SEL:control_5\ ,
            control_4 => \SLED_STATE_SEL:control_4\ ,
            control_3 => \SLED_STATE_SEL:control_3\ ,
            control_2 => \SLED_STATE_SEL:control_2\ ,
            control_1 => \SLED_STATE_SEL:control_1\ ,
            control_0 => Net_6704 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\CROSSFADE_CTRL:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \CROSSFADE_CTRL:control_7\ ,
            control_6 => \CROSSFADE_CTRL:control_6\ ,
            control_5 => \CROSSFADE_CTRL:control_5\ ,
            control_4 => \CROSSFADE_CTRL:control_4\ ,
            control_3 => \CROSSFADE_CTRL:control_3\ ,
            control_2 => \CROSSFADE_CTRL:control_2\ ,
            control_1 => Net_7441 ,
            control_0 => Net_5234 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\LIGHT_BRIGHTNESS_7:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LIGHT_BRIGHTNESS_7:control_7\ ,
            control_6 => Net_5426_6 ,
            control_5 => Net_5426_5 ,
            control_4 => Net_5426_4 ,
            control_3 => Net_5426_3 ,
            control_2 => Net_5426_2 ,
            control_1 => Net_5426_1 ,
            control_0 => Net_5426_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\LIGHT_BRIGHTNESS_6:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LIGHT_BRIGHTNESS_6:control_7\ ,
            control_6 => Net_5425_6 ,
            control_5 => Net_5425_5 ,
            control_4 => Net_5425_4 ,
            control_3 => Net_5425_3 ,
            control_2 => Net_5425_2 ,
            control_1 => Net_5425_1 ,
            control_0 => Net_5425_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\LIGHT_BRIGHTNESS_5:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LIGHT_BRIGHTNESS_5:control_7\ ,
            control_6 => Net_5424_6 ,
            control_5 => Net_5424_5 ,
            control_4 => Net_5424_4 ,
            control_3 => Net_5424_3 ,
            control_2 => Net_5424_2 ,
            control_1 => Net_5424_1 ,
            control_0 => Net_5424_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\LIGHT_BRIGHTNESS_4:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LIGHT_BRIGHTNESS_4:control_7\ ,
            control_6 => Net_5423_6 ,
            control_5 => Net_5423_5 ,
            control_4 => Net_5423_4 ,
            control_3 => Net_5423_3 ,
            control_2 => Net_5423_2 ,
            control_1 => Net_5423_1 ,
            control_0 => Net_5423_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\LIGHT_BRIGHTNESS_3:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LIGHT_BRIGHTNESS_3:control_7\ ,
            control_6 => Net_5422_6 ,
            control_5 => Net_5422_5 ,
            control_4 => Net_5422_4 ,
            control_3 => Net_5422_3 ,
            control_2 => Net_5422_2 ,
            control_1 => Net_5422_1 ,
            control_0 => Net_5422_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\LIGHT_BRIGHTNESS_2:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LIGHT_BRIGHTNESS_2:control_7\ ,
            control_6 => Net_5421_6 ,
            control_5 => Net_5421_5 ,
            control_4 => Net_5421_4 ,
            control_3 => Net_5421_3 ,
            control_2 => Net_5421_2 ,
            control_1 => Net_5421_1 ,
            control_0 => Net_5421_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\LIGHT_BRIGHTNESS_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LIGHT_BRIGHTNESS_1:control_7\ ,
            control_6 => Net_5420_6 ,
            control_5 => Net_5420_5 ,
            control_4 => Net_5420_4 ,
            control_3 => Net_5420_3 ,
            control_2 => Net_5420_2 ,
            control_1 => Net_5420_1 ,
            control_0 => Net_5420_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\Lights_Out_1:LIGHT_COUNTER:Counter7\
        PORT MAP (
            clock => \Lights_Out_1:Net_2092\ ,
            count_6 => \Lights_Out_1:Net_2416_6\ ,
            count_5 => \Lights_Out_1:Net_2416_5\ ,
            count_4 => \Lights_Out_1:Net_2416_4\ ,
            count_3 => \Lights_Out_1:Net_2416_3\ ,
            count_2 => \Lights_Out_1:Net_2416_2\ ,
            count_1 => \Lights_Out_1:Net_2416_1\ ,
            count_0 => \Lights_Out_1:Net_2416_0\ ,
            tc => \Lights_Out_1:Net_2093\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1111111"
            cy_route_en = 0
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\BRIGHTNESS_RAMP:Wave1_DMA\
        PORT MAP (
            dmareq => Net_3013_local ,
            termin => zero ,
            termout => Net_3198 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\BRIGHTNESS_RAMP:Wave2_DMA\
        PORT MAP (
            termin => zero ,
            termout => Net_2063 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\TRIANGLE_SEL:Wave1_DMA\
        PORT MAP (
            dmareq => Net_1945_local ,
            termin => zero ,
            termout => Net_4836 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\TRIANGLE_SEL:Wave2_DMA\
        PORT MAP (
            termin => zero ,
            termout => Net_4837 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\USB:dp_int\
        PORT MAP (
            interrupt => \USB:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:ep_2\
        PORT MAP (
            interrupt => \USB:ep_int_2\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:ep_1\
        PORT MAP (
            interrupt => \USB:ep_int_1\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:ep_0\
        PORT MAP (
            interrupt => \USB:ep_int_0\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:bus_reset\
        PORT MAP (
            interrupt => \USB:Net_1876\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:arb_int\
        PORT MAP (
            interrupt => \USB:Net_1889\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:sof_int\
        PORT MAP (
            interrupt => Net_698 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =Sleep_isr
        PORT MAP (
            interrupt => CTW_OUT );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\POT_VALUE:IRQ\
        PORT MAP (
            interrupt => Net_5359 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    6 :    2 :    8 : 75.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    9 :   23 :   32 : 28.13 %
IO                            :   31 :   17 :   48 : 64.58 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    4 :   20 :   24 : 16.67 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   95 :   97 :  192 : 49.48 %
  Unique P-terms              :  298 :   86 :  384 : 77.60 %
  Total P-terms               :  298 :      :      :        
  Datapath Cells              :    0 :   24 :   24 :  0.00 %
  Status Cells                :    2 :   22 :   24 :  8.33 %
    Status Registers          :    2 :      :      :        
  Control Cells               :   11 :   13 :   24 : 45.83 %
    Control Registers         :   10 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    1 :    3 :    4 : 25.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    2 :    2 :    4 : 50.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.080ms
Tech mapping phase: Elapsed time ==> 0s.146ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(2)][IoId=(6)] : DO1(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : DO2(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : DO3(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : DO4(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : DO5(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : DO6(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : DO7(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : DO8(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : RV1(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : SLED_1(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : SLED_2(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : SLED_3(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : SLED_4(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : SLED_5(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : SLED_6(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : SLED_7(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : SLED_8(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : SW1(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : SW2(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : SW3(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : SW4(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : SW5(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : SW6(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : SW7(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : SW8(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USB:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USB:Dp(0)\ (fixed)
VIDAC[0]@[FFB(VIDAC,0)] : \BRIGHTNESS_RAMP:VDAC8:viDAC8\
SAR[0]@[FFB(SAR,0)] : \POT_VALUE:ADC_SAR\ (SAR-ExtVref)
IO_4@[IOP=(0)][IoId=(4)] : \POT_VALUE:Bypass(0)\ (SAR-ExtVref)
Vref[13]@[FFB(Vref,13)] : \POT_VALUE:vRef_Vdda_1\
Comparator[0]@[FFB(Comparator,0)] : \RAMP_COMP:ctComp\
VIDAC[1]@[FFB(VIDAC,1)] : \TRIANGLE_SEL:VDAC8:viDAC8\
USB[0]@[FFB(USB,0)] : \USB:USB\
Log: apr.M0058: The analog placement iterative improvement is 38% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 66% done. (App=cydsfit)
Analog Placement Results:
IO_6@[IOP=(2)][IoId=(6)] : DO1(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : DO2(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : DO3(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : DO4(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : DO5(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : DO6(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : DO7(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : DO8(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : RV1(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : SLED_1(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : SLED_2(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : SLED_3(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : SLED_4(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : SLED_5(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : SLED_6(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : SLED_7(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : SLED_8(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : SW1(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : SW2(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : SW3(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : SW4(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : SW5(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : SW6(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : SW7(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : SW8(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USB:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USB:Dp(0)\ (fixed)
VIDAC[0]@[FFB(VIDAC,0)] : \BRIGHTNESS_RAMP:VDAC8:viDAC8\
SAR[0]@[FFB(SAR,0)] : \POT_VALUE:ADC_SAR\ (SAR-ExtVref)
IO_4@[IOP=(0)][IoId=(4)] : \POT_VALUE:Bypass(0)\ (SAR-ExtVref)
Vref[13]@[FFB(Vref,13)] : \POT_VALUE:vRef_Vdda_1\
Comparator[2]@[FFB(Comparator,2)] : \RAMP_COMP:ctComp\
VIDAC[2]@[FFB(VIDAC,2)] : \TRIANGLE_SEL:VDAC8:viDAC8\
USB[0]@[FFB(USB,0)] : \USB:USB\

Analog Placement phase: Elapsed time ==> 0s.610ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_5319 {
    sar_0_vplus
    agl4_x_sar_0_vplus
    agl4
    agl4_x_agr4
    agr4
    agr4_x_p3_0
    p3_0
  }
  Net: Net_1976 {
    comp_2_vplus
    agl0_x_comp_2_vplus
    agl0
    agl0_x_vidac_0_vout
    vidac_0_vout
  }
  Net: \BRIGHTNESS_RAMP:VDAC8:Net_77\ {
  }
  Net: \POT_VALUE:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \POT_VALUE:Net_210\ {
    p0_4
    p0_4_exvref
  }
  Net: \POT_VALUE:Net_235\ {
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2
    sar_0_vref_vdda_vdda_2
    sar_0_vref_x_sar_0_vref_vdda_vdda_2
    sar_0_vref
  }
  Net: Net_1978 {
    vidac_2_vout
    agl5_x_vidac_2_vout
    agl5
    agl5_x_comp_2_vminus
    comp_2_vminus
  }
  Net: \TRIANGLE_SEL:VDAC8:Net_77\ {
  }
}
Map of item to net {
  sar_0_vplus                                      -> Net_5319
  agl4_x_sar_0_vplus                               -> Net_5319
  agl4                                             -> Net_5319
  agl4_x_agr4                                      -> Net_5319
  agr4                                             -> Net_5319
  agr4_x_p3_0                                      -> Net_5319
  p3_0                                             -> Net_5319
  comp_2_vplus                                     -> Net_1976
  agl0_x_comp_2_vplus                              -> Net_1976
  agl0                                             -> Net_1976
  agl0_x_vidac_0_vout                              -> Net_1976
  vidac_0_vout                                     -> Net_1976
  sar_0_vrefhi                                     -> \POT_VALUE:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \POT_VALUE:Net_126\
  sar_0_vminus                                     -> \POT_VALUE:Net_126\
  p0_4                                             -> \POT_VALUE:Net_210\
  p0_4_exvref                                      -> \POT_VALUE:Net_210\
  common_sar_vref_vdda/2                           -> \POT_VALUE:Net_235\
  common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2  -> \POT_VALUE:Net_235\
  sar_0_vref_vdda_vdda_2                           -> \POT_VALUE:Net_235\
  sar_0_vref_x_sar_0_vref_vdda_vdda_2              -> \POT_VALUE:Net_235\
  sar_0_vref                                       -> \POT_VALUE:Net_235\
  vidac_2_vout                                     -> Net_1978
  agl5_x_vidac_2_vout                              -> Net_1978
  agl5                                             -> Net_1978
  agl5_x_comp_2_vminus                             -> Net_1978
  comp_2_vminus                                    -> Net_1978
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = True
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.358ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.0 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   44 :    4 :   48 :  91.67%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.64
                   Pterms :            6.77
               Macrocells :            2.16
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.125ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 1264, final cost is 1264 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         22 :      10.00 :       4.32
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_5291, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Net_6585_3 * !Net_6704 * !\Lights_Out_1:Net_2416_6\ * 
              \Lights_Out_1:cydff_5_6\
            + !Net_6585_3 * !Net_6704 * !\Lights_Out_1:Net_2416_6\ * 
              \Lights_Out_1:MODULE_4:g1:a0:gx:u0:lt_5\
            + !Net_6585_3 * !Net_6704 * !\Lights_Out_1:Net_2416_6\ * 
              !\Lights_Out_1:MODULE_4:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_4:g1:a0:gx:u0:lt_2\
            + !Net_6585_3 * !Net_6704 * \Lights_Out_1:cydff_5_6\ * 
              \Lights_Out_1:MODULE_4:g1:a0:gx:u0:lt_5\
            + !Net_6585_3 * !Net_6704 * \Lights_Out_1:cydff_5_6\ * 
              !\Lights_Out_1:MODULE_4:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_4:g1:a0:gx:u0:lt_2\
            + Net_6585_3 * Net_7428
            + Net_6585_3 * Net_6704
        );
        Output = Net_5291 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_5292, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Net_6585_4 * !Net_6704 * !\Lights_Out_1:Net_2416_6\ * 
              \Lights_Out_1:cydff_6_6\
            + !Net_6585_4 * !Net_6704 * !\Lights_Out_1:Net_2416_6\ * 
              \Lights_Out_1:MODULE_5:g1:a0:gx:u0:lt_5\
            + !Net_6585_4 * !Net_6704 * !\Lights_Out_1:Net_2416_6\ * 
              !\Lights_Out_1:MODULE_5:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_5:g1:a0:gx:u0:lt_2\
            + !Net_6585_4 * !Net_6704 * \Lights_Out_1:cydff_6_6\ * 
              \Lights_Out_1:MODULE_5:g1:a0:gx:u0:lt_5\
            + !Net_6585_4 * !Net_6704 * \Lights_Out_1:cydff_6_6\ * 
              !\Lights_Out_1:MODULE_5:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_5:g1:a0:gx:u0:lt_2\
            + Net_6585_4 * Net_7428
            + Net_6585_4 * Net_6704
        );
        Output = Net_5292 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Lights_Out_1:cydff_5_3\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5423_3
        );
        Output = \Lights_Out_1:cydff_5_3\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_7434, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Lights_Out_1:Net_2416_6\ * \Lights_Out_1:cydff_5_6\
            + !\Lights_Out_1:Net_2416_6\ * 
              \Lights_Out_1:MODULE_4:g1:a0:gx:u0:lt_5\
            + !\Lights_Out_1:Net_2416_6\ * 
              !\Lights_Out_1:MODULE_4:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_4:g1:a0:gx:u0:lt_2\
            + \Lights_Out_1:cydff_5_6\ * 
              \Lights_Out_1:MODULE_4:g1:a0:gx:u0:lt_5\
            + \Lights_Out_1:cydff_5_6\ * 
              !\Lights_Out_1:MODULE_4:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_4:g1:a0:gx:u0:lt_2\
        );
        Output = Net_7434 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Lights_Out_1:cydff_5_6\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5423_6
        );
        Output = \Lights_Out_1:cydff_5_6\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_7435, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Lights_Out_1:Net_2416_6\ * \Lights_Out_1:cydff_6_6\
            + !\Lights_Out_1:Net_2416_6\ * 
              \Lights_Out_1:MODULE_5:g1:a0:gx:u0:lt_5\
            + !\Lights_Out_1:Net_2416_6\ * 
              !\Lights_Out_1:MODULE_5:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_5:g1:a0:gx:u0:lt_2\
            + \Lights_Out_1:cydff_6_6\ * 
              \Lights_Out_1:MODULE_5:g1:a0:gx:u0:lt_5\
            + \Lights_Out_1:cydff_6_6\ * 
              !\Lights_Out_1:MODULE_5:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_5:g1:a0:gx:u0:lt_2\
        );
        Output = Net_7435 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Lights_Out_1:cydff_5_5\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5423_5
        );
        Output = \Lights_Out_1:cydff_5_5\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=1, #inputs=6, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Lights_Out_1:MODULE_4:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \Lights_Out_1:Net_2416_5\ * \Lights_Out_1:Net_2416_4\ * 
              \Lights_Out_1:Net_2416_3\ * !\Lights_Out_1:cydff_5_3\
            + \Lights_Out_1:Net_2416_5\ * \Lights_Out_1:Net_2416_4\ * 
              !\Lights_Out_1:cydff_5_4\
            + \Lights_Out_1:Net_2416_5\ * \Lights_Out_1:Net_2416_3\ * 
              !\Lights_Out_1:cydff_5_4\ * !\Lights_Out_1:cydff_5_3\
            + \Lights_Out_1:Net_2416_5\ * !\Lights_Out_1:cydff_5_5\
            + \Lights_Out_1:Net_2416_4\ * \Lights_Out_1:Net_2416_3\ * 
              !\Lights_Out_1:cydff_5_5\ * !\Lights_Out_1:cydff_5_3\
            + \Lights_Out_1:Net_2416_4\ * !\Lights_Out_1:cydff_5_5\ * 
              !\Lights_Out_1:cydff_5_4\
            + \Lights_Out_1:Net_2416_3\ * !\Lights_Out_1:cydff_5_5\ * 
              !\Lights_Out_1:cydff_5_4\ * !\Lights_Out_1:cydff_5_3\
        );
        Output = \Lights_Out_1:MODULE_4:g1:a0:gx:u0:gt_5\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Lights_Out_1:MODULE_4:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\Lights_Out_1:Net_2416_5\ * !\Lights_Out_1:Net_2416_4\ * 
              !\Lights_Out_1:Net_2416_3\ * \Lights_Out_1:cydff_5_3\
            + !\Lights_Out_1:Net_2416_5\ * !\Lights_Out_1:Net_2416_4\ * 
              \Lights_Out_1:cydff_5_4\
            + !\Lights_Out_1:Net_2416_5\ * !\Lights_Out_1:Net_2416_3\ * 
              \Lights_Out_1:cydff_5_4\ * \Lights_Out_1:cydff_5_3\
            + !\Lights_Out_1:Net_2416_5\ * \Lights_Out_1:cydff_5_5\
            + !\Lights_Out_1:Net_2416_4\ * !\Lights_Out_1:Net_2416_3\ * 
              \Lights_Out_1:cydff_5_5\ * \Lights_Out_1:cydff_5_3\
            + !\Lights_Out_1:Net_2416_4\ * \Lights_Out_1:cydff_5_5\ * 
              \Lights_Out_1:cydff_5_4\
            + !\Lights_Out_1:Net_2416_3\ * \Lights_Out_1:cydff_5_5\ * 
              \Lights_Out_1:cydff_5_4\ * \Lights_Out_1:cydff_5_3\
        );
        Output = \Lights_Out_1:MODULE_4:g1:a0:gx:u0:lt_5\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\Lights_Out_1:LED_STATUS:sts:sts_reg\
    PORT MAP (
        status_6 => Net_6914 ,
        status_5 => Net_7436 ,
        status_4 => Net_7435 ,
        status_3 => Net_7434 ,
        status_2 => Net_7433 ,
        status_1 => Net_7432 ,
        status_0 => Net_7431 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\SLED_STATE_SEL:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \SLED_STATE_SEL:control_7\ ,
        control_6 => \SLED_STATE_SEL:control_6\ ,
        control_5 => \SLED_STATE_SEL:control_5\ ,
        control_4 => \SLED_STATE_SEL:control_4\ ,
        control_3 => \SLED_STATE_SEL:control_3\ ,
        control_2 => \SLED_STATE_SEL:control_2\ ,
        control_1 => \SLED_STATE_SEL:control_1\ ,
        control_0 => Net_6704 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Lights_Out_1:MODULE_6:g1:a0:gx:u0:lt_2\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\Lights_Out_1:Net_2416_2\ * !\Lights_Out_1:Net_2416_1\ * 
              !\Lights_Out_1:Net_2416_0\ * \Lights_Out_1:cydff_7_0\
            + !\Lights_Out_1:Net_2416_2\ * !\Lights_Out_1:Net_2416_1\ * 
              \Lights_Out_1:cydff_7_1\
            + !\Lights_Out_1:Net_2416_2\ * !\Lights_Out_1:Net_2416_0\ * 
              \Lights_Out_1:cydff_7_1\ * \Lights_Out_1:cydff_7_0\
            + !\Lights_Out_1:Net_2416_2\ * \Lights_Out_1:cydff_7_2\
            + !\Lights_Out_1:Net_2416_1\ * !\Lights_Out_1:Net_2416_0\ * 
              \Lights_Out_1:cydff_7_2\ * \Lights_Out_1:cydff_7_0\
            + !\Lights_Out_1:Net_2416_1\ * \Lights_Out_1:cydff_7_2\ * 
              \Lights_Out_1:cydff_7_1\
            + !\Lights_Out_1:Net_2416_0\ * \Lights_Out_1:cydff_7_2\ * 
              \Lights_Out_1:cydff_7_1\ * \Lights_Out_1:cydff_7_0\
        );
        Output = \Lights_Out_1:MODULE_6:g1:a0:gx:u0:lt_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Lights_Out_1:cydff_7_1\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5425_1
        );
        Output = \Lights_Out_1:cydff_7_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Lights_Out_1:MODULE_5:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \Lights_Out_1:Net_2416_5\ * \Lights_Out_1:Net_2416_4\ * 
              \Lights_Out_1:Net_2416_3\ * !\Lights_Out_1:cydff_6_3\
            + \Lights_Out_1:Net_2416_5\ * \Lights_Out_1:Net_2416_4\ * 
              !\Lights_Out_1:cydff_6_4\
            + \Lights_Out_1:Net_2416_5\ * \Lights_Out_1:Net_2416_3\ * 
              !\Lights_Out_1:cydff_6_4\ * !\Lights_Out_1:cydff_6_3\
            + \Lights_Out_1:Net_2416_5\ * !\Lights_Out_1:cydff_6_5\
            + \Lights_Out_1:Net_2416_4\ * \Lights_Out_1:Net_2416_3\ * 
              !\Lights_Out_1:cydff_6_5\ * !\Lights_Out_1:cydff_6_3\
            + \Lights_Out_1:Net_2416_4\ * !\Lights_Out_1:cydff_6_5\ * 
              !\Lights_Out_1:cydff_6_4\
            + \Lights_Out_1:Net_2416_3\ * !\Lights_Out_1:cydff_6_5\ * 
              !\Lights_Out_1:cydff_6_4\ * !\Lights_Out_1:cydff_6_3\
        );
        Output = \Lights_Out_1:MODULE_5:g1:a0:gx:u0:gt_5\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Lights_Out_1:cydff_7_0\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5425_0
        );
        Output = \Lights_Out_1:cydff_7_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Lights_Out_1:MODULE_5:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\Lights_Out_1:Net_2416_5\ * !\Lights_Out_1:Net_2416_4\ * 
              !\Lights_Out_1:Net_2416_3\ * \Lights_Out_1:cydff_6_3\
            + !\Lights_Out_1:Net_2416_5\ * !\Lights_Out_1:Net_2416_4\ * 
              \Lights_Out_1:cydff_6_4\
            + !\Lights_Out_1:Net_2416_5\ * !\Lights_Out_1:Net_2416_3\ * 
              \Lights_Out_1:cydff_6_4\ * \Lights_Out_1:cydff_6_3\
            + !\Lights_Out_1:Net_2416_5\ * \Lights_Out_1:cydff_6_5\
            + !\Lights_Out_1:Net_2416_4\ * !\Lights_Out_1:Net_2416_3\ * 
              \Lights_Out_1:cydff_6_5\ * \Lights_Out_1:cydff_6_3\
            + !\Lights_Out_1:Net_2416_4\ * \Lights_Out_1:cydff_6_5\ * 
              \Lights_Out_1:cydff_6_4\
            + !\Lights_Out_1:Net_2416_3\ * \Lights_Out_1:cydff_6_5\ * 
              \Lights_Out_1:cydff_6_4\ * \Lights_Out_1:cydff_6_3\
        );
        Output = \Lights_Out_1:MODULE_5:g1:a0:gx:u0:lt_5\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Lights_Out_1:cydff_6_5\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5424_5
        );
        Output = \Lights_Out_1:cydff_6_5\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Lights_Out_1:cydff_6_6\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5424_6
        );
        Output = \Lights_Out_1:cydff_6_6\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Lights_Out_1:cydff_6_3\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5424_3
        );
        Output = \Lights_Out_1:cydff_6_3\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Lights_Out_1:cydff_6_0\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5424_0
        );
        Output = \Lights_Out_1:cydff_6_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Lights_Out_1:cydff_6_4\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5424_4
        );
        Output = \Lights_Out_1:cydff_6_4\ (fanout=2)
        Properties               : 
        {
        }
}

controlcell: Name =\LIGHT_BRIGHTNESS_5:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \LIGHT_BRIGHTNESS_5:control_7\ ,
        control_6 => Net_5424_6 ,
        control_5 => Net_5424_5 ,
        control_4 => Net_5424_4 ,
        control_3 => Net_5424_3 ,
        control_2 => Net_5424_2 ,
        control_1 => Net_5424_1 ,
        control_0 => Net_5424_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=5, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_7433, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Lights_Out_1:Net_2416_6\ * \Lights_Out_1:cydff_4_6\
            + !\Lights_Out_1:Net_2416_6\ * 
              \Lights_Out_1:MODULE_3:g1:a0:gx:u0:lt_5\
            + !\Lights_Out_1:Net_2416_6\ * 
              !\Lights_Out_1:MODULE_3:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_3:g1:a0:gx:u0:lt_2\
            + \Lights_Out_1:cydff_4_6\ * 
              \Lights_Out_1:MODULE_3:g1:a0:gx:u0:lt_5\
            + \Lights_Out_1:cydff_4_6\ * 
              !\Lights_Out_1:MODULE_3:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_3:g1:a0:gx:u0:lt_2\
        );
        Output = Net_7433 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Lights_Out_1:cydff_5_2\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5423_2
        );
        Output = \Lights_Out_1:cydff_5_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_5290, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Net_6585_2 * !Net_6704 * !\Lights_Out_1:Net_2416_6\ * 
              \Lights_Out_1:cydff_4_6\
            + !Net_6585_2 * !Net_6704 * !\Lights_Out_1:Net_2416_6\ * 
              \Lights_Out_1:MODULE_3:g1:a0:gx:u0:lt_5\
            + !Net_6585_2 * !Net_6704 * !\Lights_Out_1:Net_2416_6\ * 
              !\Lights_Out_1:MODULE_3:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_3:g1:a0:gx:u0:lt_2\
            + !Net_6585_2 * !Net_6704 * \Lights_Out_1:cydff_4_6\ * 
              \Lights_Out_1:MODULE_3:g1:a0:gx:u0:lt_5\
            + !Net_6585_2 * !Net_6704 * \Lights_Out_1:cydff_4_6\ * 
              !\Lights_Out_1:MODULE_3:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_3:g1:a0:gx:u0:lt_2\
            + Net_6585_2 * Net_7428
            + Net_6585_2 * Net_6704
        );
        Output = Net_5290 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\HOT_LEDS:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_6585_7 ,
        control_6 => Net_6585_6 ,
        control_5 => Net_6585_5 ,
        control_4 => Net_6585_4 ,
        control_3 => Net_6585_3 ,
        control_2 => Net_6585_2 ,
        control_1 => Net_6585_1 ,
        control_0 => Net_6585_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Lights_Out_1:MODULE_5:g1:a0:gx:u0:lt_2\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\Lights_Out_1:Net_2416_2\ * !\Lights_Out_1:Net_2416_1\ * 
              !\Lights_Out_1:Net_2416_0\ * \Lights_Out_1:cydff_6_0\
            + !\Lights_Out_1:Net_2416_2\ * !\Lights_Out_1:Net_2416_1\ * 
              \Lights_Out_1:cydff_6_1\
            + !\Lights_Out_1:Net_2416_2\ * !\Lights_Out_1:Net_2416_0\ * 
              \Lights_Out_1:cydff_6_1\ * \Lights_Out_1:cydff_6_0\
            + !\Lights_Out_1:Net_2416_2\ * \Lights_Out_1:cydff_6_2\
            + !\Lights_Out_1:Net_2416_1\ * !\Lights_Out_1:Net_2416_0\ * 
              \Lights_Out_1:cydff_6_2\ * \Lights_Out_1:cydff_6_0\
            + !\Lights_Out_1:Net_2416_1\ * \Lights_Out_1:cydff_6_2\ * 
              \Lights_Out_1:cydff_6_1\
            + !\Lights_Out_1:Net_2416_0\ * \Lights_Out_1:cydff_6_2\ * 
              \Lights_Out_1:cydff_6_1\ * \Lights_Out_1:cydff_6_0\
        );
        Output = \Lights_Out_1:MODULE_5:g1:a0:gx:u0:lt_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Lights_Out_1:cydff_5_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5423_0
        );
        Output = \Lights_Out_1:cydff_5_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Lights_Out_1:MODULE_4:g1:a0:gx:u0:lt_2\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\Lights_Out_1:Net_2416_2\ * !\Lights_Out_1:Net_2416_1\ * 
              !\Lights_Out_1:Net_2416_0\ * \Lights_Out_1:cydff_5_0\
            + !\Lights_Out_1:Net_2416_2\ * !\Lights_Out_1:Net_2416_1\ * 
              \Lights_Out_1:cydff_5_1\
            + !\Lights_Out_1:Net_2416_2\ * !\Lights_Out_1:Net_2416_0\ * 
              \Lights_Out_1:cydff_5_1\ * \Lights_Out_1:cydff_5_0\
            + !\Lights_Out_1:Net_2416_2\ * \Lights_Out_1:cydff_5_2\
            + !\Lights_Out_1:Net_2416_1\ * !\Lights_Out_1:Net_2416_0\ * 
              \Lights_Out_1:cydff_5_2\ * \Lights_Out_1:cydff_5_0\
            + !\Lights_Out_1:Net_2416_1\ * \Lights_Out_1:cydff_5_2\ * 
              \Lights_Out_1:cydff_5_1\
            + !\Lights_Out_1:Net_2416_0\ * \Lights_Out_1:cydff_5_2\ * 
              \Lights_Out_1:cydff_5_1\ * \Lights_Out_1:cydff_5_0\
        );
        Output = \Lights_Out_1:MODULE_4:g1:a0:gx:u0:lt_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Lights_Out_1:cydff_5_1\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5423_1
        );
        Output = \Lights_Out_1:cydff_5_1\ (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\LIGHT_BRIGHTNESS_4:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \LIGHT_BRIGHTNESS_4:control_7\ ,
        control_6 => Net_5423_6 ,
        control_5 => Net_5423_5 ,
        control_4 => Net_5423_4 ,
        control_3 => Net_5423_3 ,
        control_2 => Net_5423_2 ,
        control_1 => Net_5423_1 ,
        control_0 => Net_5423_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Lights_Out_1:MODULE_7:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \Lights_Out_1:Net_2416_5\ * \Lights_Out_1:Net_2416_4\ * 
              \Lights_Out_1:Net_2416_3\ * !\Lights_Out_1:cydff_8_3\
            + \Lights_Out_1:Net_2416_5\ * \Lights_Out_1:Net_2416_4\ * 
              !\Lights_Out_1:cydff_8_4\
            + \Lights_Out_1:Net_2416_5\ * \Lights_Out_1:Net_2416_3\ * 
              !\Lights_Out_1:cydff_8_4\ * !\Lights_Out_1:cydff_8_3\
            + \Lights_Out_1:Net_2416_5\ * !\Lights_Out_1:cydff_8_5\
            + \Lights_Out_1:Net_2416_4\ * \Lights_Out_1:Net_2416_3\ * 
              !\Lights_Out_1:cydff_8_5\ * !\Lights_Out_1:cydff_8_3\
            + \Lights_Out_1:Net_2416_4\ * !\Lights_Out_1:cydff_8_5\ * 
              !\Lights_Out_1:cydff_8_4\
            + \Lights_Out_1:Net_2416_3\ * !\Lights_Out_1:cydff_8_5\ * 
              !\Lights_Out_1:cydff_8_4\ * !\Lights_Out_1:cydff_8_3\
        );
        Output = \Lights_Out_1:MODULE_7:g1:a0:gx:u0:gt_5\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_7438, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_6585_7 * Net_6704
        );
        Output = Net_7438 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Lights_Out_1:MODULE_7:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\Lights_Out_1:Net_2416_5\ * !\Lights_Out_1:Net_2416_4\ * 
              !\Lights_Out_1:Net_2416_3\ * \Lights_Out_1:cydff_8_3\
            + !\Lights_Out_1:Net_2416_5\ * !\Lights_Out_1:Net_2416_4\ * 
              \Lights_Out_1:cydff_8_4\
            + !\Lights_Out_1:Net_2416_5\ * !\Lights_Out_1:Net_2416_3\ * 
              \Lights_Out_1:cydff_8_4\ * \Lights_Out_1:cydff_8_3\
            + !\Lights_Out_1:Net_2416_5\ * \Lights_Out_1:cydff_8_5\
            + !\Lights_Out_1:Net_2416_4\ * !\Lights_Out_1:Net_2416_3\ * 
              \Lights_Out_1:cydff_8_5\ * \Lights_Out_1:cydff_8_3\
            + !\Lights_Out_1:Net_2416_4\ * \Lights_Out_1:cydff_8_5\ * 
              \Lights_Out_1:cydff_8_4\
            + !\Lights_Out_1:Net_2416_3\ * \Lights_Out_1:cydff_8_5\ * 
              \Lights_Out_1:cydff_8_4\ * \Lights_Out_1:cydff_8_3\
        );
        Output = \Lights_Out_1:MODULE_7:g1:a0:gx:u0:lt_5\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Lights_Out_1:cydff_5_4\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5423_4
        );
        Output = \Lights_Out_1:cydff_5_4\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_5293, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Net_6585_5 * !Net_6704 * !\Lights_Out_1:Net_2416_6\ * 
              \Lights_Out_1:cydff_7_6\
            + !Net_6585_5 * !Net_6704 * !\Lights_Out_1:Net_2416_6\ * 
              \Lights_Out_1:MODULE_6:g1:a0:gx:u0:lt_5\
            + !Net_6585_5 * !Net_6704 * !\Lights_Out_1:Net_2416_6\ * 
              !\Lights_Out_1:MODULE_6:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_6:g1:a0:gx:u0:lt_2\
            + !Net_6585_5 * !Net_6704 * \Lights_Out_1:cydff_7_6\ * 
              \Lights_Out_1:MODULE_6:g1:a0:gx:u0:lt_5\
            + !Net_6585_5 * !Net_6704 * \Lights_Out_1:cydff_7_6\ * 
              !\Lights_Out_1:MODULE_6:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_6:g1:a0:gx:u0:lt_2\
            + Net_6585_5 * Net_7428
            + Net_6585_5 * Net_6704
        );
        Output = Net_5293 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Lights_Out_1:cydff_7_3\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5425_3
        );
        Output = \Lights_Out_1:cydff_7_3\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Lights_Out_1:cydff_7_6\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5425_6
        );
        Output = \Lights_Out_1:cydff_7_6\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Lights_Out_1:cydff_7_4\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5425_4
        );
        Output = \Lights_Out_1:cydff_7_4\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Lights_Out_1:cydff_7_2\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5425_2
        );
        Output = \Lights_Out_1:cydff_7_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Lights_Out_1:cydff_7_5\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5425_5
        );
        Output = \Lights_Out_1:cydff_7_5\ (fanout=2)
        Properties               : 
        {
        }
}

controlcell: Name =\LIGHT_BRIGHTNESS_6:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \LIGHT_BRIGHTNESS_6:control_7\ ,
        control_6 => Net_5425_6 ,
        control_5 => Net_5425_5 ,
        control_4 => Net_5425_4 ,
        control_3 => Net_5425_3 ,
        control_2 => Net_5425_2 ,
        control_1 => Net_5425_1 ,
        control_0 => Net_5425_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=2, #inputs=9, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Lights_Out_1:cydff_6_1\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5424_1
        );
        Output = \Lights_Out_1:cydff_6_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_5294, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Net_6585_6 * !Net_6704 * !\Lights_Out_1:Net_2416_6\ * 
              \Lights_Out_1:cydff_8_6\
            + !Net_6585_6 * !Net_6704 * !\Lights_Out_1:Net_2416_6\ * 
              \Lights_Out_1:MODULE_7:g1:a0:gx:u0:lt_5\
            + !Net_6585_6 * !Net_6704 * !\Lights_Out_1:Net_2416_6\ * 
              !\Lights_Out_1:MODULE_7:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_7:g1:a0:gx:u0:lt_2\
            + !Net_6585_6 * !Net_6704 * \Lights_Out_1:cydff_8_6\ * 
              \Lights_Out_1:MODULE_7:g1:a0:gx:u0:lt_5\
            + !Net_6585_6 * !Net_6704 * \Lights_Out_1:cydff_8_6\ * 
              !\Lights_Out_1:MODULE_7:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_7:g1:a0:gx:u0:lt_2\
            + Net_6585_6 * Net_7428
            + Net_6585_6 * Net_6704
        );
        Output = Net_5294 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Lights_Out_1:cydff_6_2\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5424_2
        );
        Output = \Lights_Out_1:cydff_6_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_6914, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Lights_Out_1:Net_2416_6\ * \Lights_Out_1:cydff_8_6\
            + !\Lights_Out_1:Net_2416_6\ * 
              \Lights_Out_1:MODULE_7:g1:a0:gx:u0:lt_5\
            + !\Lights_Out_1:Net_2416_6\ * 
              !\Lights_Out_1:MODULE_7:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_7:g1:a0:gx:u0:lt_2\
            + \Lights_Out_1:cydff_8_6\ * 
              \Lights_Out_1:MODULE_7:g1:a0:gx:u0:lt_5\
            + \Lights_Out_1:cydff_8_6\ * 
              !\Lights_Out_1:MODULE_7:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_7:g1:a0:gx:u0:lt_2\
        );
        Output = Net_6914 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_5287_7, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6458) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_5234 * !Net_7441 * Net_5287_6 * Net_5287_5 * Net_5287_4 * 
              Net_5287_3 * Net_5287_2 * Net_5287_1 * Net_5287_0
            + Net_7441 * Net_5287_7
        );
        Output = Net_5287_7 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_5287_6, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6458) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_5234 * !Net_7441 * Net_5287_5 * Net_5287_4 * Net_5287_3 * 
              Net_5287_2 * Net_5287_1 * Net_5287_0
            + Net_7441 * Net_5287_6
        );
        Output = Net_5287_6 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_5287_5, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6458) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_5234 * !Net_7441 * Net_5287_4 * Net_5287_3 * Net_5287_2 * 
              Net_5287_1 * Net_5287_0
            + Net_7441 * Net_5287_5
        );
        Output = Net_5287_5 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_5287_2, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6458) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_5234 * !Net_7441 * Net_5287_1 * Net_5287_0
            + Net_7441 * Net_5287_2
        );
        Output = Net_5287_2 (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_5287_3, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6458) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_5234 * !Net_7441 * Net_5287_2 * Net_5287_1 * Net_5287_0
            + Net_7441 * Net_5287_3
        );
        Output = Net_5287_3 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_5287_1, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6458) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_5234 * !Net_7441 * Net_5287_0
            + Net_7441 * Net_5287_1
        );
        Output = Net_5287_1 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_5287_0, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6458) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_5234 * !Net_7441 * Net_5287_0
            + Net_5234 * !Net_7441 * !Net_5287_0
        );
        Output = Net_5287_0 (fanout=9)
        Properties               : 
        {
        }
}

controlcell: Name =\CROSSFADE_CTRL:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \CROSSFADE_CTRL:control_7\ ,
        control_6 => \CROSSFADE_CTRL:control_6\ ,
        control_5 => \CROSSFADE_CTRL:control_5\ ,
        control_4 => \CROSSFADE_CTRL:control_4\ ,
        control_3 => \CROSSFADE_CTRL:control_3\ ,
        control_2 => \CROSSFADE_CTRL:control_2\ ,
        control_1 => Net_7441 ,
        control_0 => Net_5234 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_7432, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Lights_Out_1:Net_2416_6\ * \Lights_Out_1:cydff_3_6\
            + !\Lights_Out_1:Net_2416_6\ * 
              \Lights_Out_1:MODULE_2:g1:a0:gx:u0:lt_5\
            + !\Lights_Out_1:Net_2416_6\ * 
              !\Lights_Out_1:MODULE_2:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_2:g1:a0:gx:u0:lt_2\
            + \Lights_Out_1:cydff_3_6\ * 
              \Lights_Out_1:MODULE_2:g1:a0:gx:u0:lt_5\
            + \Lights_Out_1:cydff_3_6\ * 
              !\Lights_Out_1:MODULE_2:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_2:g1:a0:gx:u0:lt_2\
        );
        Output = Net_7432 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_5287_4, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6458) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_5234 * !Net_7441 * Net_5287_3 * Net_5287_2 * Net_5287_1 * 
              Net_5287_0
            + Net_7441 * Net_5287_4
        );
        Output = Net_5287_4 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_5289, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Net_6585_1 * !Net_6704 * !\Lights_Out_1:Net_2416_6\ * 
              \Lights_Out_1:cydff_3_6\
            + !Net_6585_1 * !Net_6704 * !\Lights_Out_1:Net_2416_6\ * 
              \Lights_Out_1:MODULE_2:g1:a0:gx:u0:lt_5\
            + !Net_6585_1 * !Net_6704 * !\Lights_Out_1:Net_2416_6\ * 
              !\Lights_Out_1:MODULE_2:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_2:g1:a0:gx:u0:lt_2\
            + !Net_6585_1 * !Net_6704 * \Lights_Out_1:cydff_3_6\ * 
              \Lights_Out_1:MODULE_2:g1:a0:gx:u0:lt_5\
            + !Net_6585_1 * !Net_6704 * \Lights_Out_1:cydff_3_6\ * 
              !\Lights_Out_1:MODULE_2:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_2:g1:a0:gx:u0:lt_2\
            + Net_6585_1 * Net_7428
            + Net_6585_1 * Net_6704
        );
        Output = Net_5289 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Lights_Out_1:cydff_3_4\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: PosEdge(\Lights_Out_1:cydff_1\)
        Main Equation            : 1 pterm
        (
              Net_5421_4
        );
        Output = \Lights_Out_1:cydff_3_4\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Lights_Out_1:MODULE_2:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \Lights_Out_1:Net_2416_5\ * \Lights_Out_1:Net_2416_4\ * 
              \Lights_Out_1:Net_2416_3\ * !\Lights_Out_1:cydff_3_3\
            + \Lights_Out_1:Net_2416_5\ * \Lights_Out_1:Net_2416_4\ * 
              !\Lights_Out_1:cydff_3_4\
            + \Lights_Out_1:Net_2416_5\ * \Lights_Out_1:Net_2416_3\ * 
              !\Lights_Out_1:cydff_3_4\ * !\Lights_Out_1:cydff_3_3\
            + \Lights_Out_1:Net_2416_5\ * !\Lights_Out_1:cydff_3_5\
            + \Lights_Out_1:Net_2416_4\ * \Lights_Out_1:Net_2416_3\ * 
              !\Lights_Out_1:cydff_3_5\ * !\Lights_Out_1:cydff_3_3\
            + \Lights_Out_1:Net_2416_4\ * !\Lights_Out_1:cydff_3_5\ * 
              !\Lights_Out_1:cydff_3_4\
            + \Lights_Out_1:Net_2416_3\ * !\Lights_Out_1:cydff_3_5\ * 
              !\Lights_Out_1:cydff_3_4\ * !\Lights_Out_1:cydff_3_3\
        );
        Output = \Lights_Out_1:MODULE_2:g1:a0:gx:u0:gt_5\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Lights_Out_1:cydff_8_5\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5426_5
        );
        Output = \Lights_Out_1:cydff_8_5\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Lights_Out_1:MODULE_2:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\Lights_Out_1:Net_2416_5\ * !\Lights_Out_1:Net_2416_4\ * 
              !\Lights_Out_1:Net_2416_3\ * \Lights_Out_1:cydff_3_3\
            + !\Lights_Out_1:Net_2416_5\ * !\Lights_Out_1:Net_2416_4\ * 
              \Lights_Out_1:cydff_3_4\
            + !\Lights_Out_1:Net_2416_5\ * !\Lights_Out_1:Net_2416_3\ * 
              \Lights_Out_1:cydff_3_4\ * \Lights_Out_1:cydff_3_3\
            + !\Lights_Out_1:Net_2416_5\ * \Lights_Out_1:cydff_3_5\
            + !\Lights_Out_1:Net_2416_4\ * !\Lights_Out_1:Net_2416_3\ * 
              \Lights_Out_1:cydff_3_5\ * \Lights_Out_1:cydff_3_3\
            + !\Lights_Out_1:Net_2416_4\ * \Lights_Out_1:cydff_3_5\ * 
              \Lights_Out_1:cydff_3_4\
            + !\Lights_Out_1:Net_2416_3\ * \Lights_Out_1:cydff_3_5\ * 
              \Lights_Out_1:cydff_3_4\ * \Lights_Out_1:cydff_3_3\
        );
        Output = \Lights_Out_1:MODULE_2:g1:a0:gx:u0:lt_5\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Lights_Out_1:cydff_4_6\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: PosEdge(\Lights_Out_1:cydff_1\)
        Main Equation            : 1 pterm
        (
              Net_5422_6
        );
        Output = \Lights_Out_1:cydff_4_6\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\CROSSFADE_VAL:sts:sts_reg\
    PORT MAP (
        status_7 => Net_5287_7 ,
        status_6 => Net_5287_6 ,
        status_5 => Net_5287_5 ,
        status_4 => Net_5287_4 ,
        status_3 => Net_5287_3 ,
        status_2 => Net_5287_2 ,
        status_1 => Net_5287_1 ,
        status_0 => Net_5287_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Lights_Out_1:MODULE_7:g1:a0:gx:u0:lt_2\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\Lights_Out_1:Net_2416_2\ * !\Lights_Out_1:Net_2416_1\ * 
              !\Lights_Out_1:Net_2416_0\ * \Lights_Out_1:cydff_8_0\
            + !\Lights_Out_1:Net_2416_2\ * !\Lights_Out_1:Net_2416_1\ * 
              \Lights_Out_1:cydff_8_1\
            + !\Lights_Out_1:Net_2416_2\ * !\Lights_Out_1:Net_2416_0\ * 
              \Lights_Out_1:cydff_8_1\ * \Lights_Out_1:cydff_8_0\
            + !\Lights_Out_1:Net_2416_2\ * \Lights_Out_1:cydff_8_2\
            + !\Lights_Out_1:Net_2416_1\ * !\Lights_Out_1:Net_2416_0\ * 
              \Lights_Out_1:cydff_8_2\ * \Lights_Out_1:cydff_8_0\
            + !\Lights_Out_1:Net_2416_1\ * \Lights_Out_1:cydff_8_2\ * 
              \Lights_Out_1:cydff_8_1\
            + !\Lights_Out_1:Net_2416_0\ * \Lights_Out_1:cydff_8_2\ * 
              \Lights_Out_1:cydff_8_1\ * \Lights_Out_1:cydff_8_0\
        );
        Output = \Lights_Out_1:MODULE_7:g1:a0:gx:u0:lt_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Lights_Out_1:cydff_8_0\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5426_0
        );
        Output = \Lights_Out_1:cydff_8_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_7436, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Lights_Out_1:Net_2416_6\ * \Lights_Out_1:cydff_7_6\
            + !\Lights_Out_1:Net_2416_6\ * 
              \Lights_Out_1:MODULE_6:g1:a0:gx:u0:lt_5\
            + !\Lights_Out_1:Net_2416_6\ * 
              !\Lights_Out_1:MODULE_6:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_6:g1:a0:gx:u0:lt_2\
            + \Lights_Out_1:cydff_7_6\ * 
              \Lights_Out_1:MODULE_6:g1:a0:gx:u0:lt_5\
            + \Lights_Out_1:cydff_7_6\ * 
              !\Lights_Out_1:MODULE_6:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_6:g1:a0:gx:u0:lt_2\
        );
        Output = Net_7436 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Lights_Out_1:cydff_8_1\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5426_1
        );
        Output = \Lights_Out_1:cydff_8_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Lights_Out_1:cydff_8_3\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5426_3
        );
        Output = \Lights_Out_1:cydff_8_3\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Lights_Out_1:cydff_8_2\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5426_2
        );
        Output = \Lights_Out_1:cydff_8_2\ (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\LIGHT_BRIGHTNESS_7:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \LIGHT_BRIGHTNESS_7:control_7\ ,
        control_6 => Net_5426_6 ,
        control_5 => Net_5426_5 ,
        control_4 => Net_5426_4 ,
        control_3 => Net_5426_3 ,
        control_2 => Net_5426_2 ,
        control_1 => Net_5426_1 ,
        control_0 => Net_5426_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Lights_Out_1:MODULE_6:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \Lights_Out_1:Net_2416_5\ * \Lights_Out_1:Net_2416_4\ * 
              \Lights_Out_1:Net_2416_3\ * !\Lights_Out_1:cydff_7_3\
            + \Lights_Out_1:Net_2416_5\ * \Lights_Out_1:Net_2416_4\ * 
              !\Lights_Out_1:cydff_7_4\
            + \Lights_Out_1:Net_2416_5\ * \Lights_Out_1:Net_2416_3\ * 
              !\Lights_Out_1:cydff_7_4\ * !\Lights_Out_1:cydff_7_3\
            + \Lights_Out_1:Net_2416_5\ * !\Lights_Out_1:cydff_7_5\
            + \Lights_Out_1:Net_2416_4\ * \Lights_Out_1:Net_2416_3\ * 
              !\Lights_Out_1:cydff_7_5\ * !\Lights_Out_1:cydff_7_3\
            + \Lights_Out_1:Net_2416_4\ * !\Lights_Out_1:cydff_7_5\ * 
              !\Lights_Out_1:cydff_7_4\
            + \Lights_Out_1:Net_2416_3\ * !\Lights_Out_1:cydff_7_5\ * 
              !\Lights_Out_1:cydff_7_4\ * !\Lights_Out_1:cydff_7_3\
        );
        Output = \Lights_Out_1:MODULE_6:g1:a0:gx:u0:gt_5\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Lights_Out_1:cydff_2_6\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: PosEdge(\Lights_Out_1:cydff_1\)
        Main Equation            : 1 pterm
        (
              Net_5420_6
        );
        Output = \Lights_Out_1:cydff_2_6\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Lights_Out_1:MODULE_6:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\Lights_Out_1:Net_2416_5\ * !\Lights_Out_1:Net_2416_4\ * 
              !\Lights_Out_1:Net_2416_3\ * \Lights_Out_1:cydff_7_3\
            + !\Lights_Out_1:Net_2416_5\ * !\Lights_Out_1:Net_2416_4\ * 
              \Lights_Out_1:cydff_7_4\
            + !\Lights_Out_1:Net_2416_5\ * !\Lights_Out_1:Net_2416_3\ * 
              \Lights_Out_1:cydff_7_4\ * \Lights_Out_1:cydff_7_3\
            + !\Lights_Out_1:Net_2416_5\ * \Lights_Out_1:cydff_7_5\
            + !\Lights_Out_1:Net_2416_4\ * !\Lights_Out_1:Net_2416_3\ * 
              \Lights_Out_1:cydff_7_5\ * \Lights_Out_1:cydff_7_3\
            + !\Lights_Out_1:Net_2416_4\ * \Lights_Out_1:cydff_7_5\ * 
              \Lights_Out_1:cydff_7_4\
            + !\Lights_Out_1:Net_2416_3\ * \Lights_Out_1:cydff_7_5\ * 
              \Lights_Out_1:cydff_7_4\ * \Lights_Out_1:cydff_7_3\
        );
        Output = \Lights_Out_1:MODULE_6:g1:a0:gx:u0:lt_5\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Lights_Out_1:cydff_8_6\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5426_6
        );
        Output = \Lights_Out_1:cydff_8_6\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Lights_Out_1:MODULE_1:g1:a0:gx:u0:lt_2\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\Lights_Out_1:Net_2416_2\ * !\Lights_Out_1:Net_2416_1\ * 
              !\Lights_Out_1:Net_2416_0\ * \Lights_Out_1:cydff_2_0\
            + !\Lights_Out_1:Net_2416_2\ * !\Lights_Out_1:Net_2416_1\ * 
              \Lights_Out_1:cydff_2_1\
            + !\Lights_Out_1:Net_2416_2\ * !\Lights_Out_1:Net_2416_0\ * 
              \Lights_Out_1:cydff_2_1\ * \Lights_Out_1:cydff_2_0\
            + !\Lights_Out_1:Net_2416_2\ * \Lights_Out_1:cydff_2_2\
            + !\Lights_Out_1:Net_2416_1\ * !\Lights_Out_1:Net_2416_0\ * 
              \Lights_Out_1:cydff_2_2\ * \Lights_Out_1:cydff_2_0\
            + !\Lights_Out_1:Net_2416_1\ * \Lights_Out_1:cydff_2_2\ * 
              \Lights_Out_1:cydff_2_1\
            + !\Lights_Out_1:Net_2416_0\ * \Lights_Out_1:cydff_2_2\ * 
              \Lights_Out_1:cydff_2_1\ * \Lights_Out_1:cydff_2_0\
        );
        Output = \Lights_Out_1:MODULE_1:g1:a0:gx:u0:lt_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Lights_Out_1:cydff_2_1\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: PosEdge(\Lights_Out_1:cydff_1\)
        Main Equation            : 1 pterm
        (
              Net_5420_1
        );
        Output = \Lights_Out_1:cydff_2_1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Lights_Out_1:cydff_2_5\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: PosEdge(\Lights_Out_1:cydff_1\)
        Main Equation            : 1 pterm
        (
              Net_5420_5
        );
        Output = \Lights_Out_1:cydff_2_5\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Lights_Out_1:cydff_2_2\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: PosEdge(\Lights_Out_1:cydff_1\)
        Main Equation            : 1 pterm
        (
              Net_5420_2
        );
        Output = \Lights_Out_1:cydff_2_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Lights_Out_1:cydff_2_0\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: PosEdge(\Lights_Out_1:cydff_1\)
        Main Equation            : 1 pterm
        (
              Net_5420_0
        );
        Output = \Lights_Out_1:cydff_2_0\ (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\LIGHT_BRIGHTNESS_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \LIGHT_BRIGHTNESS_1:control_7\ ,
        control_6 => Net_5420_6 ,
        control_5 => Net_5420_5 ,
        control_4 => Net_5420_4 ,
        control_3 => Net_5420_3 ,
        control_2 => Net_5420_2 ,
        control_1 => Net_5420_1 ,
        control_0 => Net_5420_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Lights_Out_1:MODULE_3:g1:a0:gx:u0:lt_2\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\Lights_Out_1:Net_2416_2\ * !\Lights_Out_1:Net_2416_1\ * 
              !\Lights_Out_1:Net_2416_0\ * \Lights_Out_1:cydff_4_0\
            + !\Lights_Out_1:Net_2416_2\ * !\Lights_Out_1:Net_2416_1\ * 
              \Lights_Out_1:cydff_4_1\
            + !\Lights_Out_1:Net_2416_2\ * !\Lights_Out_1:Net_2416_0\ * 
              \Lights_Out_1:cydff_4_1\ * \Lights_Out_1:cydff_4_0\
            + !\Lights_Out_1:Net_2416_2\ * \Lights_Out_1:cydff_4_2\
            + !\Lights_Out_1:Net_2416_1\ * !\Lights_Out_1:Net_2416_0\ * 
              \Lights_Out_1:cydff_4_2\ * \Lights_Out_1:cydff_4_0\
            + !\Lights_Out_1:Net_2416_1\ * \Lights_Out_1:cydff_4_2\ * 
              \Lights_Out_1:cydff_4_1\
            + !\Lights_Out_1:Net_2416_0\ * \Lights_Out_1:cydff_4_2\ * 
              \Lights_Out_1:cydff_4_1\ * \Lights_Out_1:cydff_4_0\
        );
        Output = \Lights_Out_1:MODULE_3:g1:a0:gx:u0:lt_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Lights_Out_1:cydff_3_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: PosEdge(\Lights_Out_1:cydff_1\)
        Main Equation            : 1 pterm
        (
              Net_5421_0
        );
        Output = \Lights_Out_1:cydff_3_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Lights_Out_1:cydff_3_1\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: PosEdge(\Lights_Out_1:cydff_1\)
        Main Equation            : 1 pterm
        (
              Net_5421_1
        );
        Output = \Lights_Out_1:cydff_3_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Lights_Out_1:MODULE_2:g1:a0:gx:u0:lt_2\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\Lights_Out_1:Net_2416_2\ * !\Lights_Out_1:Net_2416_1\ * 
              !\Lights_Out_1:Net_2416_0\ * \Lights_Out_1:cydff_3_0\
            + !\Lights_Out_1:Net_2416_2\ * !\Lights_Out_1:Net_2416_1\ * 
              \Lights_Out_1:cydff_3_1\
            + !\Lights_Out_1:Net_2416_2\ * !\Lights_Out_1:Net_2416_0\ * 
              \Lights_Out_1:cydff_3_1\ * \Lights_Out_1:cydff_3_0\
            + !\Lights_Out_1:Net_2416_2\ * \Lights_Out_1:cydff_3_2\
            + !\Lights_Out_1:Net_2416_1\ * !\Lights_Out_1:Net_2416_0\ * 
              \Lights_Out_1:cydff_3_2\ * \Lights_Out_1:cydff_3_0\
            + !\Lights_Out_1:Net_2416_1\ * \Lights_Out_1:cydff_3_2\ * 
              \Lights_Out_1:cydff_3_1\
            + !\Lights_Out_1:Net_2416_0\ * \Lights_Out_1:cydff_3_2\ * 
              \Lights_Out_1:cydff_3_1\ * \Lights_Out_1:cydff_3_0\
        );
        Output = \Lights_Out_1:MODULE_2:g1:a0:gx:u0:lt_2\ (fanout=2)
        Properties               : 
        {
        }
}

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Lights_Out_1:cydff_3_5\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: PosEdge(\Lights_Out_1:cydff_1\)
        Main Equation            : 1 pterm
        (
              Net_5421_5
        );
        Output = \Lights_Out_1:cydff_3_5\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Lights_Out_1:cydff_3_2\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: PosEdge(\Lights_Out_1:cydff_1\)
        Main Equation            : 1 pterm
        (
              Net_5421_2
        );
        Output = \Lights_Out_1:cydff_3_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Lights_Out_1:cydff_3_6\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: PosEdge(\Lights_Out_1:cydff_1\)
        Main Equation            : 1 pterm
        (
              Net_5421_6
        );
        Output = \Lights_Out_1:cydff_3_6\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Lights_Out_1:cydff_3_3\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: PosEdge(\Lights_Out_1:cydff_1\)
        Main Equation            : 1 pterm
        (
              Net_5421_3
        );
        Output = \Lights_Out_1:cydff_3_3\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\LIGHT_BRIGHTNESS_2:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \LIGHT_BRIGHTNESS_2:control_7\ ,
        control_6 => Net_5421_6 ,
        control_5 => Net_5421_5 ,
        control_4 => Net_5421_4 ,
        control_3 => Net_5421_3 ,
        control_2 => Net_5421_2 ,
        control_1 => Net_5421_1 ,
        control_0 => Net_5421_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Lights_Out_1:cydff_4_1\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: PosEdge(\Lights_Out_1:cydff_1\)
        Main Equation            : 1 pterm
        (
              Net_5422_1
        );
        Output = \Lights_Out_1:cydff_4_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Lights_Out_1:cydff_4_2\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: PosEdge(\Lights_Out_1:cydff_1\)
        Main Equation            : 1 pterm
        (
              Net_5422_2
        );
        Output = \Lights_Out_1:cydff_4_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Lights_Out_1:cydff_4_4\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: PosEdge(\Lights_Out_1:cydff_1\)
        Main Equation            : 1 pterm
        (
              Net_5422_4
        );
        Output = \Lights_Out_1:cydff_4_4\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Lights_Out_1:cydff_4_0\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: PosEdge(\Lights_Out_1:cydff_1\)
        Main Equation            : 1 pterm
        (
              Net_5422_0
        );
        Output = \Lights_Out_1:cydff_4_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Lights_Out_1:cydff_4_3\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: PosEdge(\Lights_Out_1:cydff_1\)
        Main Equation            : 1 pterm
        (
              Net_5422_3
        );
        Output = \Lights_Out_1:cydff_4_3\ (fanout=2)
        Properties               : 
        {
        }
}

controlcell: Name =\LIGHT_BRIGHTNESS_3:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \LIGHT_BRIGHTNESS_3:control_7\ ,
        control_6 => Net_5422_6 ,
        control_5 => Net_5422_5 ,
        control_4 => Net_5422_4 ,
        control_3 => Net_5422_3 ,
        control_2 => Net_5422_2 ,
        control_1 => Net_5422_1 ,
        control_0 => Net_5422_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Lights_Out_1:MODULE_3:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \Lights_Out_1:Net_2416_5\ * \Lights_Out_1:Net_2416_4\ * 
              \Lights_Out_1:Net_2416_3\ * !\Lights_Out_1:cydff_4_3\
            + \Lights_Out_1:Net_2416_5\ * \Lights_Out_1:Net_2416_4\ * 
              !\Lights_Out_1:cydff_4_4\
            + \Lights_Out_1:Net_2416_5\ * \Lights_Out_1:Net_2416_3\ * 
              !\Lights_Out_1:cydff_4_4\ * !\Lights_Out_1:cydff_4_3\
            + \Lights_Out_1:Net_2416_5\ * !\Lights_Out_1:cydff_4_5\
            + \Lights_Out_1:Net_2416_4\ * \Lights_Out_1:Net_2416_3\ * 
              !\Lights_Out_1:cydff_4_5\ * !\Lights_Out_1:cydff_4_3\
            + \Lights_Out_1:Net_2416_4\ * !\Lights_Out_1:cydff_4_5\ * 
              !\Lights_Out_1:cydff_4_4\
            + \Lights_Out_1:Net_2416_3\ * !\Lights_Out_1:cydff_4_5\ * 
              !\Lights_Out_1:cydff_4_4\ * !\Lights_Out_1:cydff_4_3\
        );
        Output = \Lights_Out_1:MODULE_3:g1:a0:gx:u0:gt_5\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Lights_Out_1:cydff_4_5\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: PosEdge(\Lights_Out_1:cydff_1\)
        Main Equation            : 1 pterm
        (
              Net_5422_5
        );
        Output = \Lights_Out_1:cydff_4_5\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Lights_Out_1:MODULE_3:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\Lights_Out_1:Net_2416_5\ * !\Lights_Out_1:Net_2416_4\ * 
              !\Lights_Out_1:Net_2416_3\ * \Lights_Out_1:cydff_4_3\
            + !\Lights_Out_1:Net_2416_5\ * !\Lights_Out_1:Net_2416_4\ * 
              \Lights_Out_1:cydff_4_4\
            + !\Lights_Out_1:Net_2416_5\ * !\Lights_Out_1:Net_2416_3\ * 
              \Lights_Out_1:cydff_4_4\ * \Lights_Out_1:cydff_4_3\
            + !\Lights_Out_1:Net_2416_5\ * \Lights_Out_1:cydff_4_5\
            + !\Lights_Out_1:Net_2416_4\ * !\Lights_Out_1:Net_2416_3\ * 
              \Lights_Out_1:cydff_4_5\ * \Lights_Out_1:cydff_4_3\
            + !\Lights_Out_1:Net_2416_4\ * \Lights_Out_1:cydff_4_5\ * 
              \Lights_Out_1:cydff_4_4\
            + !\Lights_Out_1:Net_2416_3\ * \Lights_Out_1:cydff_4_5\ * 
              \Lights_Out_1:cydff_4_4\ * \Lights_Out_1:cydff_4_3\
        );
        Output = \Lights_Out_1:MODULE_3:g1:a0:gx:u0:lt_5\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Lights_Out_1:cydff_8_4\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5426_4
        );
        Output = \Lights_Out_1:cydff_8_4\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=1, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_7431, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Lights_Out_1:Net_2416_6\ * \Lights_Out_1:cydff_2_6\
            + !\Lights_Out_1:Net_2416_6\ * 
              \Lights_Out_1:MODULE_1:g1:a0:gx:u0:lt_5\
            + !\Lights_Out_1:Net_2416_6\ * 
              !\Lights_Out_1:MODULE_1:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_1:g1:a0:gx:u0:lt_2\
            + \Lights_Out_1:cydff_2_6\ * 
              \Lights_Out_1:MODULE_1:g1:a0:gx:u0:lt_5\
            + \Lights_Out_1:cydff_2_6\ * 
              !\Lights_Out_1:MODULE_1:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_1:g1:a0:gx:u0:lt_2\
        );
        Output = Net_7431 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_5288, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Net_6585_0 * !Net_6704 * !\Lights_Out_1:Net_2416_6\ * 
              \Lights_Out_1:cydff_2_6\
            + !Net_6585_0 * !Net_6704 * !\Lights_Out_1:Net_2416_6\ * 
              \Lights_Out_1:MODULE_1:g1:a0:gx:u0:lt_5\
            + !Net_6585_0 * !Net_6704 * !\Lights_Out_1:Net_2416_6\ * 
              !\Lights_Out_1:MODULE_1:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_1:g1:a0:gx:u0:lt_2\
            + !Net_6585_0 * !Net_6704 * \Lights_Out_1:cydff_2_6\ * 
              \Lights_Out_1:MODULE_1:g1:a0:gx:u0:lt_5\
            + !Net_6585_0 * !Net_6704 * \Lights_Out_1:cydff_2_6\ * 
              !\Lights_Out_1:MODULE_1:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_1:g1:a0:gx:u0:lt_2\
            + Net_6585_0 * Net_7428
            + Net_6585_0 * Net_6704
        );
        Output = Net_5288 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Lights_Out_1:cydff_1\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Lights_Out_1:Net_2093\
        );
        Output = \Lights_Out_1:cydff_1\ (fanout=21)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\Lights_Out_1:LIGHT_COUNTER:Counter7\
    PORT MAP (
        clock => \Lights_Out_1:Net_2092\ ,
        count_6 => \Lights_Out_1:Net_2416_6\ ,
        count_5 => \Lights_Out_1:Net_2416_5\ ,
        count_4 => \Lights_Out_1:Net_2416_4\ ,
        count_3 => \Lights_Out_1:Net_2416_3\ ,
        count_2 => \Lights_Out_1:Net_2416_2\ ,
        count_1 => \Lights_Out_1:Net_2416_1\ ,
        count_0 => \Lights_Out_1:Net_2416_0\ ,
        tc => \Lights_Out_1:Net_2093\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1111111"
        cy_route_en = 0
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Lights_Out_1:MODULE_1:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \Lights_Out_1:Net_2416_5\ * \Lights_Out_1:Net_2416_4\ * 
              \Lights_Out_1:Net_2416_3\ * !\Lights_Out_1:cydff_2_3\
            + \Lights_Out_1:Net_2416_5\ * \Lights_Out_1:Net_2416_4\ * 
              !\Lights_Out_1:cydff_2_4\
            + \Lights_Out_1:Net_2416_5\ * \Lights_Out_1:Net_2416_3\ * 
              !\Lights_Out_1:cydff_2_4\ * !\Lights_Out_1:cydff_2_3\
            + \Lights_Out_1:Net_2416_5\ * !\Lights_Out_1:cydff_2_5\
            + \Lights_Out_1:Net_2416_4\ * \Lights_Out_1:Net_2416_3\ * 
              !\Lights_Out_1:cydff_2_5\ * !\Lights_Out_1:cydff_2_3\
            + \Lights_Out_1:Net_2416_4\ * !\Lights_Out_1:cydff_2_5\ * 
              !\Lights_Out_1:cydff_2_4\
            + \Lights_Out_1:Net_2416_3\ * !\Lights_Out_1:cydff_2_5\ * 
              !\Lights_Out_1:cydff_2_4\ * !\Lights_Out_1:cydff_2_3\
        );
        Output = \Lights_Out_1:MODULE_1:g1:a0:gx:u0:gt_5\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Lights_Out_1:cydff_2_4\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: PosEdge(\Lights_Out_1:cydff_1\)
        Main Equation            : 1 pterm
        (
              Net_5420_4
        );
        Output = \Lights_Out_1:cydff_2_4\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Lights_Out_1:MODULE_1:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\Lights_Out_1:Net_2416_5\ * !\Lights_Out_1:Net_2416_4\ * 
              !\Lights_Out_1:Net_2416_3\ * \Lights_Out_1:cydff_2_3\
            + !\Lights_Out_1:Net_2416_5\ * !\Lights_Out_1:Net_2416_4\ * 
              \Lights_Out_1:cydff_2_4\
            + !\Lights_Out_1:Net_2416_5\ * !\Lights_Out_1:Net_2416_3\ * 
              \Lights_Out_1:cydff_2_4\ * \Lights_Out_1:cydff_2_3\
            + !\Lights_Out_1:Net_2416_5\ * \Lights_Out_1:cydff_2_5\
            + !\Lights_Out_1:Net_2416_4\ * !\Lights_Out_1:Net_2416_3\ * 
              \Lights_Out_1:cydff_2_5\ * \Lights_Out_1:cydff_2_3\
            + !\Lights_Out_1:Net_2416_4\ * \Lights_Out_1:cydff_2_5\ * 
              \Lights_Out_1:cydff_2_4\
            + !\Lights_Out_1:Net_2416_3\ * \Lights_Out_1:cydff_2_5\ * 
              \Lights_Out_1:cydff_2_4\ * \Lights_Out_1:cydff_2_3\
        );
        Output = \Lights_Out_1:MODULE_1:g1:a0:gx:u0:lt_5\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Lights_Out_1:cydff_2_3\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Lights_Out_1:Net_2092\) => Global
            Clock Enable: PosEdge(\Lights_Out_1:cydff_1\)
        Main Equation            : 1 pterm
        (
              Net_5420_3
        );
        Output = \Lights_Out_1:cydff_2_3\ (fanout=2)
        Properties               : 
        {
        }
}

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =Sleep_isr
        PORT MAP (
            interrupt => CTW_OUT );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\POT_VALUE:IRQ\
        PORT MAP (
            interrupt => Net_5359 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\USB:ep_1\
        PORT MAP (
            interrupt => \USB:ep_int_1\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\USB:ep_2\
        PORT MAP (
            interrupt => \USB:ep_int_2\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USB:dp_int\
        PORT MAP (
            interrupt => \USB:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USB:sof_int\
        PORT MAP (
            interrupt => Net_698 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USB:arb_int\
        PORT MAP (
            interrupt => \USB:Net_1889\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USB:bus_reset\
        PORT MAP (
            interrupt => \USB:Net_1876\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USB:ep_0\
        PORT MAP (
            interrupt => \USB:ep_int_0\ );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\BRIGHTNESS_RAMP:Wave1_DMA\
        PORT MAP (
            dmareq => Net_3013_local ,
            termin => zero ,
            termout => Net_3198 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =\BRIGHTNESS_RAMP:Wave2_DMA\
        PORT MAP (
            termin => zero ,
            termout => Net_2063 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(2)] 
    drqcell: Name =\TRIANGLE_SEL:Wave1_DMA\
        PORT MAP (
            dmareq => Net_1945_local ,
            termin => zero ,
            termout => Net_4836 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(3)] 
    drqcell: Name =\TRIANGLE_SEL:Wave2_DMA\
        PORT MAP (
            termin => zero ,
            termout => Net_4837 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = SLED_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SLED_4(0)__PA ,
        input => Net_5291 ,
        pad => SLED_4(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SLED_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SLED_5(0)__PA ,
        input => Net_5292 ,
        pad => SLED_5(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \POT_VALUE:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \POT_VALUE:Bypass(0)\__PA ,
        analog_term => \POT_VALUE:Net_210\ ,
        pad => \POT_VALUE:Bypass(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SLED_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SLED_6(0)__PA ,
        input => Net_5293 ,
        pad => SLED_6(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SLED_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SLED_7(0)__PA ,
        input => Net_5294 ,
        pad => SLED_7(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SLED_8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SLED_8(0)__PA ,
        input => Net_7438 ,
        pad => SLED_8(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = DO4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DO4(0)__PA ,
        input => Net_7433 ,
        pad => DO4(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = DO5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DO5(0)__PA ,
        input => Net_7434 ,
        pad => DO5(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = DO6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DO6(0)__PA ,
        input => Net_7435 ,
        pad => DO6(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = DO7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DO7(0)__PA ,
        input => Net_7436 ,
        pad => DO7(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = DO8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DO8(0)__PA ,
        input => Net_6914 ,
        pad => DO8(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = SW4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SW4(0)__PA ,
        pad => SW4(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SW1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SW1(0)__PA ,
        pad => SW1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SW2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SW2(0)__PA ,
        pad => SW2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SW3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SW3(0)__PA ,
        pad => SW3(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = DO1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DO1(0)__PA ,
        input => Net_6910 ,
        pad => DO1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = DO2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DO2(0)__PA ,
        input => Net_7431 ,
        pad => DO2(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = RV1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RV1(0)__PA ,
        analog_term => Net_5319 ,
        annotation => Net_5310 ,
        pad => RV1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = DO3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DO3(0)__PA ,
        input => Net_7432 ,
        pad => DO3(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = SW8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SW8(0)__PA ,
        pad => SW8(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SW7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SW7(0)__PA ,
        pad => SW7(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SW6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SW6(0)__PA ,
        pad => SW6(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SW5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SW5(0)__PA ,
        pad => SW5(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USB:Dp\
        PORT MAP (
            in_clock_en => tmpOE__SW2_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__SW2_net_0 ,
            out_reset => zero ,
            interrupt => \USB:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "207de35d-96fa-4d9c-93e8-b56a5d18b7b9/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = SLED_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SLED_1(0)__PA ,
        input => Net_5288 ,
        pad => SLED_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SLED_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SLED_2(0)__PA ,
        input => Net_5289 ,
        pad => SLED_2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SLED_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SLED_3(0)__PA ,
        input => Net_5290 ,
        pad => SLED_3(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USB:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USB:Dp(0)\__PA ,
        analog_term => \USB:Net_1000\ ,
        pad => \USB:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USB:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USB:Dm(0)\__PA ,
        analog_term => \USB:Net_597\ ,
        pad => \USB:Dm(0)_PAD\ );
    Properties:
    {
    }

CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \Lights_Out_1:Net_2476\ ,
            dclk_0 => \Lights_Out_1:Net_2476_local\ ,
            dclk_glb_1 => \POT_VALUE:Net_376\ ,
            dclk_1 => \POT_VALUE:Net_376_local\ ,
            dclk_glb_2 => Net_1945 ,
            dclk_2 => Net_1945_local ,
            dclk_glb_3 => \Lights_Out_1:Net_2092\ ,
            dclk_3 => \Lights_Out_1:Net_2092_local\ ,
            dclk_glb_4 => Net_3013 ,
            dclk_4 => Net_3013_local ,
            dclk_glb_5 => Net_6458 ,
            dclk_5 => Net_6458_local );
        Properties:
        {
        }
Comparator group 0: 
    Comparator Block @ F(Comparator,2): 
    comparatorcell: Name =\RAMP_COMP:ctComp\
        PORT MAP (
            vplus => Net_1976 ,
            vminus => Net_1978 ,
            out => Net_7428 );
        Properties:
        {
            cy_registers = ""
        }
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: 
    Pm Block @ F(PM,0): 
    pmcell: Name =PM
        PORT MAP (
            ctw_int => CTW_OUT );
        Properties:
        {
        }
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Lights_Out_1:BUCK_DUTY:PWMHW\
        PORT MAP (
            clock => \Lights_Out_1:Net_2476\ ,
            enable => __ONE__ ,
            tc => \Lights_Out_1:BUCK_DUTY:Net_63\ ,
            cmp => Net_6910 ,
            irq => \Lights_Out_1:BUCK_DUTY:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USB:USB\
        PORT MAP (
            dp => \USB:Net_1000\ ,
            dm => \USB:Net_597\ ,
            sof_int => Net_698 ,
            arb_int => \USB:Net_1889\ ,
            usb_int => \USB:Net_1876\ ,
            ept_int_8 => \USB:ep_int_8\ ,
            ept_int_7 => \USB:ep_int_7\ ,
            ept_int_6 => \USB:ep_int_6\ ,
            ept_int_5 => \USB:ep_int_5\ ,
            ept_int_4 => \USB:ep_int_4\ ,
            ept_int_3 => \USB:ep_int_3\ ,
            ept_int_2 => \USB:ep_int_2\ ,
            ept_int_1 => \USB:ep_int_1\ ,
            ept_int_0 => \USB:ep_int_0\ ,
            ord_int => \USB:Net_95\ ,
            dma_req_7 => \USB:dma_request_7\ ,
            dma_req_6 => \USB:dma_request_6\ ,
            dma_req_5 => \USB:dma_request_5\ ,
            dma_req_4 => \USB:dma_request_4\ ,
            dma_req_3 => \USB:dma_request_3\ ,
            dma_req_2 => \USB:dma_request_2\ ,
            dma_req_1 => \USB:dma_request_1\ ,
            dma_req_0 => \USB:dma_request_0\ ,
            dma_termin => \USB:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,0): 
    vidaccell: Name =\BRIGHTNESS_RAMP:VDAC8:viDAC8\
        PORT MAP (
            strobe_udb => Net_3013_local ,
            vout => Net_1976 ,
            iout => \BRIGHTNESS_RAMP:VDAC8:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,2): 
    vidaccell: Name =\TRIANGLE_SEL:VDAC8:viDAC8\
        PORT MAP (
            strobe_udb => Net_1945_local ,
            vout => Net_1978 ,
            iout => \TRIANGLE_SEL:VDAC8:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\POT_VALUE:vRef_Vdda_1\
        PORT MAP (
            vout => \POT_VALUE:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR ADC group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\POT_VALUE:ADC_SAR\
        PORT MAP (
            vplus => Net_5319 ,
            vminus => \POT_VALUE:Net_126\ ,
            ext_pin => \POT_VALUE:Net_210\ ,
            vrefhi_out => \POT_VALUE:Net_126\ ,
            vref => \POT_VALUE:Net_235\ ,
            clk_udb => \POT_VALUE:Net_376_local\ ,
            irq => \POT_VALUE:Net_252\ ,
            next => Net_5362 ,
            data_out_udb_11 => \POT_VALUE:Net_207_11\ ,
            data_out_udb_10 => \POT_VALUE:Net_207_10\ ,
            data_out_udb_9 => \POT_VALUE:Net_207_9\ ,
            data_out_udb_8 => \POT_VALUE:Net_207_8\ ,
            data_out_udb_7 => \POT_VALUE:Net_207_7\ ,
            data_out_udb_6 => \POT_VALUE:Net_207_6\ ,
            data_out_udb_5 => \POT_VALUE:Net_207_5\ ,
            data_out_udb_4 => \POT_VALUE:Net_207_4\ ,
            data_out_udb_3 => \POT_VALUE:Net_207_3\ ,
            data_out_udb_2 => \POT_VALUE:Net_207_2\ ,
            data_out_udb_1 => \POT_VALUE:Net_207_1\ ,
            data_out_udb_0 => \POT_VALUE:Net_207_0\ ,
            eof_udb => Net_5359 );
        Properties:
        {
            cy_registers = ""
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                       | 
Port | Pin | Fixed |      Type |       Drive Mode |                  Name | Connections
-----+-----+-------+-----------+------------------+-----------------------+----------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |             SLED_4(0) | In(Net_5291)
     |   1 |     * |      NONE |         CMOS_OUT |             SLED_5(0) | In(Net_5292)
     |   4 |       |      NONE |      HI_Z_ANALOG | \POT_VALUE:Bypass(0)\ | Analog(\POT_VALUE:Net_210\)
     |   5 |     * |      NONE |         CMOS_OUT |             SLED_6(0) | In(Net_5293)
     |   6 |     * |      NONE |         CMOS_OUT |             SLED_7(0) | In(Net_5294)
     |   7 |     * |      NONE |         CMOS_OUT |             SLED_8(0) | In(Net_7438)
-----+-----+-------+-----------+------------------+-----------------------+----------------------------
   1 |   2 |     * |      NONE |         CMOS_OUT |                DO4(0) | In(Net_7433)
     |   4 |     * |      NONE |         CMOS_OUT |                DO5(0) | In(Net_7434)
     |   5 |     * |      NONE |         CMOS_OUT |                DO6(0) | In(Net_7435)
     |   6 |     * |      NONE |         CMOS_OUT |                DO7(0) | In(Net_7436)
     |   7 |     * |      NONE |         CMOS_OUT |                DO8(0) | In(Net_6914)
-----+-----+-------+-----------+------------------+-----------------------+----------------------------
   2 |   0 |     * |      NONE |    RES_PULL_DOWN |                SW4(0) | 
     |   3 |     * |      NONE |    RES_PULL_DOWN |                SW1(0) | 
     |   4 |     * |      NONE |    RES_PULL_DOWN |                SW2(0) | 
     |   5 |     * |      NONE |    RES_PULL_DOWN |                SW3(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |                DO1(0) | In(Net_6910)
     |   7 |     * |      NONE |         CMOS_OUT |                DO2(0) | In(Net_7431)
-----+-----+-------+-----------+------------------+-----------------------+----------------------------
   3 |   0 |     * |      NONE |      HI_Z_ANALOG |                RV1(0) | Analog(Net_5319)
     |   7 |     * |      NONE |         CMOS_OUT |                DO3(0) | In(Net_7432)
-----+-----+-------+-----------+------------------+-----------------------+----------------------------
  12 |   2 |     * |      NONE |    RES_PULL_DOWN |                SW8(0) | 
     |   3 |     * |      NONE |    RES_PULL_DOWN |                SW7(0) | 
     |   4 |     * |      NONE |    RES_PULL_DOWN |                SW6(0) | 
     |   5 |     * |      NONE |    RES_PULL_DOWN |                SW5(0) | 
-----+-----+-------+-----------+------------------+-----------------------+----------------------------
  15 |   0 |     * |      NONE |         CMOS_OUT |             SLED_1(0) | In(Net_5288)
     |   1 |     * |      NONE |         CMOS_OUT |             SLED_2(0) | In(Net_5289)
     |   5 |     * |      NONE |         CMOS_OUT |             SLED_3(0) | In(Net_5290)
     |   6 |       |   FALLING |      HI_Z_ANALOG |           \USB:Dp(0)\ | Analog(\USB:Net_1000\)
     |   7 |       |      NONE |      HI_Z_ANALOG |           \USB:Dm(0)\ | Analog(\USB:Net_597\)
-------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.014ms
Digital Placement phase: Elapsed time ==> 2s.374ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.688ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.198ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in MIDI_EXAMPLE_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.452ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.281ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 7s.190ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 7s.222ms
API generation phase: Elapsed time ==> 2s.937ms
Dependency generation phase: Elapsed time ==> 0s.046ms
Cleanup phase: Elapsed time ==> 0s.000ms
