m255
K4
z2
!s11f vlog 2021.2_1 2021.05, May 15 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado
vaxis_dwidth_converter_v1_1_26_axis_dwidth_converter
Z1 !s110 1689215668
!i10b 1
!s100 dOc<6_;EESc]Skh8>NAzZ0
IVU^o_>6mYOdfP4kYJhD[P3
R0
Z2 w1665757541
Z3 8/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_dwidth_converter_v1_1/hdl/axis_dwidth_converter_v1_1_vl_rfs.v
Z4 F/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_dwidth_converter_v1_1/hdl/axis_dwidth_converter_v1_1_vl_rfs.v
Z5 F/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/axis_infrastructure_v1_1_0.vh
!i122 0
L0 810 696
Z6 VDg1SIo80bB@j0V0VzS_@n1
Z7 OL;L;2021.2_1;73
r1
!s85 0
31
Z8 !s108 1689215667.000000
!s107 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/axis_infrastructure_v1_1_0.vh|/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_dwidth_converter_v1_1/hdl/axis_dwidth_converter_v1_1_vl_rfs.v|
Z9 !s90 -64|+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl|-work|axis_dwidth_converter_v1_1_26|-f|/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_dwidth_converter_v1_1_26/.cxl.verilog.axis_dwidth_converter_v1_1_26.axis_dwidth_converter_v1_1_26.lin64.cmf|
!i113 0
Z10 o-64 -work axis_dwidth_converter_v1_1_26 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z11 !s92 -64 +incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl -work axis_dwidth_converter_v1_1_26 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z12 tCvgOpt 0
vaxis_dwidth_converter_v1_1_26_axisc_downsizer
R1
!i10b 1
!s100 AI6ha3P27ZzX3[VN4XE<K1
IE3D9o_cAfP>AV;A0POM@M1
R0
R2
R3
R4
R5
!i122 0
L0 62 647
R6
R7
r1
!s85 0
31
R8
Z13 !s107 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/axis_infrastructure_v1_1_0.vh|/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_dwidth_converter_v1_1/hdl/axis_dwidth_converter_v1_1_vl_rfs.v|
R9
!i113 0
R10
R11
R12
vaxis_dwidth_converter_v1_1_26_axisc_upsizer
R1
!i10b 1
!s100 dRn?G>WXMmBI;USeXIRT33
I53@;lS1F<VO=Q_DB59gkh3
R0
R2
R3
R4
R5
!i122 0
L0 437 640
R6
R7
r1
!s85 0
31
R8
R13
R9
!i113 0
R10
R11
R12
