
---------- Begin Simulation Statistics ----------
final_tick                                26827121250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    526                       # Simulator instruction rate (inst/s)
host_mem_usage                               10628440                       # Number of bytes of host memory used
host_op_rate                                      539                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 30987.72                       # Real time elapsed on the host
host_tick_rate                                 616153                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16308277                       # Number of instructions simulated
sim_ops                                      16701389                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019093                       # Number of seconds simulated
sim_ticks                                 19093186250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.906777                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  720373                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               743367                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                983                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              9133                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            756356                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9116                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           11346                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2230                       # Number of indirect misses.
system.cpu.branchPred.lookups                  834960                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   29694                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1207                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5128437                       # Number of instructions committed
system.cpu.committedOps                       5207718                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.073133                       # CPI: cycles per instruction
system.cpu.discardedOps                         23131                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2905155                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            181968                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1351455                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4821736                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.325401                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      874                       # number of quiesce instructions executed
system.cpu.numCycles                         15760367                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       874                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3622426     69.56%     69.56% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3034      0.06%     69.62% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::MemRead                 195709      3.76%     73.38% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1386549     26.62%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5207718                       # Class of committed instruction
system.cpu.quiesceCycles                     14788731                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        10938631                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1469                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         8393                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1268839                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              410805                       # Transaction distribution
system.membus.trans_dist::ReadResp             419036                       # Transaction distribution
system.membus.trans_dist::WriteReq             224273                       # Transaction distribution
system.membus.trans_dist::WriteResp            224273                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          632                       # Transaction distribution
system.membus.trans_dist::WriteClean                2                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7741                       # Transaction distribution
system.membus.trans_dist::ReadExReq               329                       # Transaction distribution
system.membus.trans_dist::ReadExResp              330                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           7534                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           698                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       625949                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        625949                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        22412                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        22412                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3680                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1254923                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14578                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1273241                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1251898                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1251898                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2547551                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       482112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       482112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         7360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       104704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        20282                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       134010                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     40060396                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     40060396                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                40676518                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1895866                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000784                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.027995                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1894379     99.92%     99.92% # Request fanout histogram
system.membus.snoop_fanout::1                    1487      0.08%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1895866                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3154885492                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              16.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            18551874                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            21338515                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3550625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           15924565                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2485117535                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           38764500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       456192                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       456192                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       851122                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       851122                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          406                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         8428                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        14578                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        77904                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       118864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2465792                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2469888                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2614628                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          638                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        13244                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        20282                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1246184                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1901544                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     39452672                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     39518208                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     41620774                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4406777750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             23.1                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   3559185762                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         18.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2220466000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         11.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3432429                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2574322                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3432429                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      9439179                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3432429                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2574322                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6006750                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3432429                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6006750                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6006750                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     15445929                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2574322                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6006750                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        8581072                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2574322                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       885133                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3459454                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2574322                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      8581072                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       885133                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      12040526                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       409885                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       409885                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       216064                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       216064                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        18472                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1230848                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1251898                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       590824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     39387136                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     40060396                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       769071                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       769071    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       769071                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1762037625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2265476000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma        65536                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1684186158                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     30891858                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma      3432429                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1718510445                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     34324287                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     34376661                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     68700948                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1718510445                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     65268520                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma      3432429                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1787211393                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     13172736                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     45481984                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     26279936                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     44236800                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       411648                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8359936                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       821248                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5310464                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     30891858                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1661295479                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    689918164                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2382105501                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    940485457                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1376403899                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2316889356                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     30891858                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2601780936                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2066322063                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4698994857                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       482176                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       483840                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       482176                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       482176                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         7534                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           26                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         7560                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     25253826                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        87152                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       25340977                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     25253826                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     25253826                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     25253826                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        87152                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      25340977                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     26214400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          64128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           26296428                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        40576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       589824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     13172736                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13868672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       409600                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1002                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              410887                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          634                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         9216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       205824                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             216698                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        52375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1372971470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       885133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3358685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1377267663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2125156                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     30891858                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    689918164                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3432429                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            726367607                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2125156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     30944233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2062889634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3432429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       885133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3358685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2103635269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       634.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      9236.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    615342.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1001.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001745744000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          404                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          404                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              742727                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             230625                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      410886                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     216698                       # Number of write requests accepted
system.mem_ctrls.readBursts                    410886                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   216698                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     82                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             25655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             25709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             25714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             25708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             25693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             25706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             25675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             25687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            25670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            25624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            25648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            25656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            25650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            25650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             13550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             13547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             13555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             13543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             13543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            13535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            13543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13543                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  13266780075                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2054020000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             24050385075                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32294.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58544.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       322                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   383148                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  201614                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                410885                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               216698                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     590                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  362711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   14630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   14301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   14279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     86                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  15773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  35730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  33812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  16158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    655                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        42754                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    939.327314                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   861.536567                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   235.804780                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1085      2.54%      2.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1118      2.61%      5.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          679      1.59%      6.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          565      1.32%      8.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          686      1.60%      9.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          622      1.45%     11.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          782      1.83%     12.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          626      1.46%     14.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        36591     85.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        42754                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          404                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1016.913366                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1192.293270                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           200     49.50%     49.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           52     12.87%     62.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.25%     62.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          125     30.94%     93.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.50%     94.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           13      3.22%     97.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            5      1.24%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            1      0.25%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            3      0.74%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            2      0.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           404                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          404                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     536.418317                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    207.286337                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    482.019862                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            126     31.19%     31.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            15      3.71%     34.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            27      6.68%     41.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           14      3.47%     45.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.50%     45.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.25%     45.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.74%     46.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      0.99%     47.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            6      1.49%     49.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.25%     49.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            4      0.99%     50.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      0.50%     50.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.25%     50.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.25%     51.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.25%     51.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            8      1.98%     53.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          188     46.53%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           404                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               26291456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5248                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                13869632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                26296364                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             13868672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1377.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       726.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1377.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    726.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19092966875                       # Total gap between requests
system.mem_ctrls.avgGap                      30422.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     26209152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        64064                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        42496                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       589824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     13171776                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 52374.705138593614                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1372696607.932581186295                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 885132.516842232086                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3355333.109998861328                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2225715.469569674227                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 30891858.083665840328                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 689867884.151604056358                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3432428.675962870941                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       409600                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1001                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          634                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         9216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       205824                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1490400                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  23977056190                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     28332675                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     43505810                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  23581949000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  10706053375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 318134662375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4225883625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     74520.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58537.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    106915.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43462.35                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  37195503.15                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1161681.14                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1545663.59                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   4126839.48                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10473010690                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1032780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7588143685                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1748                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           874                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10575868.135011                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    27026336.514260                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          874    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1205000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    805463875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             874                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     17583812500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9243308750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2494360                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2494360                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2494360                       # number of overall hits
system.cpu.icache.overall_hits::total         2494360                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         7534                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7534                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         7534                       # number of overall misses
system.cpu.icache.overall_misses::total          7534                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    328662500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    328662500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    328662500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    328662500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2501894                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2501894                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2501894                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2501894                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003011                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003011                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003011                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003011                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43623.904964                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43623.904964                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43623.904964                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43623.904964                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         7534                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7534                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         7534                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7534                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    316870625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    316870625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    316870625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    316870625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003011                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003011                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003011                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003011                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42058.750332                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42058.750332                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42058.750332                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42058.750332                       # average overall mshr miss latency
system.cpu.icache.replacements                   7345                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2494360                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2494360                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         7534                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7534                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    328662500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    328662500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2501894                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2501894                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43623.904964                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43623.904964                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         7534                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7534                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    316870625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    316870625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42058.750332                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42058.750332                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           447.280092                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1949498                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              7345                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            265.418380                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   447.280092                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.873594                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.873594                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          426                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5011321                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5011321                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       321304                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           321304                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       321304                       # number of overall hits
system.cpu.dcache.overall_hits::total          321304                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1332                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1332                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1332                       # number of overall misses
system.cpu.dcache.overall_misses::total          1332                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    101258125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    101258125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    101258125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    101258125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       322636                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       322636                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       322636                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       322636                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004128                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004128                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004128                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004128                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76019.613363                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76019.613363                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76019.613363                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76019.613363                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          632                       # number of writebacks
system.cpu.dcache.writebacks::total               632                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          305                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          305                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          305                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          305                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1027                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1027                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1027                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1027                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         9129                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9129                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     77485750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     77485750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     77485750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     77485750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     19932625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     19932625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003183                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003183                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003183                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003183                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75448.636806                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75448.636806                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75448.636806                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75448.636806                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2183.440136                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2183.440136                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1028                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       196067                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          196067                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          754                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           754                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     59091500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     59091500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       196821                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       196821                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003831                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003831                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78370.689655                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78370.689655                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           56                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           56                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          698                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          698                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          920                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          920                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     54262500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     54262500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     19932625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     19932625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003546                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003546                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77739.971347                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77739.971347                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21665.896739                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21665.896739                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       125237                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         125237                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          578                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          578                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     42166625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     42166625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       125815                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       125815                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004594                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004594                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72952.638408                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72952.638408                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          249                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          249                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          329                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          329                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8209                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8209                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     23223250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     23223250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002615                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002615                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70587.386018                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70587.386018                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       625949                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       625949                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   6539424750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   6539424750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10447.216546                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10447.216546                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       108265                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       108265                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       517684                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       517684                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   6305802617                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   6305802617                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12180.794881                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12180.794881                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.661106                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               23993                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1030                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.294175                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.661106                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999338                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999338                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          345                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          160                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6299164                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6299164                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26827121250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                26827396250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    526                       # Simulator instruction rate (inst/s)
host_mem_usage                               10628440                       # Number of bytes of host memory used
host_op_rate                                      539                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 30987.80                       # Real time elapsed on the host
host_tick_rate                                 616161                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16308286                       # Number of instructions simulated
sim_ops                                      16701404                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019093                       # Number of seconds simulated
sim_ticks                                 19093461250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.906394                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  720375                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               743372                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                984                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              9135                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            756357                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9116                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           11347                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2231                       # Number of indirect misses.
system.cpu.branchPred.lookups                  834968                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   29697                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1207                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5128446                       # Number of instructions committed
system.cpu.committedOps                       5207733                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.073213                       # CPI: cycles per instruction
system.cpu.discardedOps                         23138                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2905175                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            181969                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1351457                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4822110                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.325392                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      874                       # number of quiesce instructions executed
system.cpu.numCycles                         15760807                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       874                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3622434     69.56%     69.56% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3034      0.06%     69.62% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.62% # Class of committed instruction
system.cpu.op_class_0::MemRead                 195715      3.76%     73.38% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1386549     26.62%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5207733                       # Class of committed instruction
system.cpu.quiesceCycles                     14788731                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        10938697                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1469                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         8398                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1268848                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              410805                       # Transaction distribution
system.membus.trans_dist::ReadResp             419041                       # Transaction distribution
system.membus.trans_dist::WriteReq             224273                       # Transaction distribution
system.membus.trans_dist::WriteResp            224273                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          634                       # Transaction distribution
system.membus.trans_dist::WriteClean                2                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7744                       # Transaction distribution
system.membus.trans_dist::ReadExReq               329                       # Transaction distribution
system.membus.trans_dist::ReadExResp              330                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           7536                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           700                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       625949                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        625949                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        22420                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        22420                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3680                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1254929                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14578                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1273247                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1251898                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1251898                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2547565                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       482304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       482304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         7360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       104960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        20282                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       134266                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     40060396                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     40060396                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                40676966                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1895870                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000784                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.027995                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1894383     99.92%     99.92% # Request fanout histogram
system.membus.snoop_fanout::1                    1487      0.08%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1895870                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3154899117                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              16.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            18551874                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            21346265                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3550625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           15936065                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2485117535                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           38779500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       456192                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       456192                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       851122                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       851122                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          406                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         8428                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        14578                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        77904                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       118864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2465792                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2469888                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2614628                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          638                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        13244                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        20282                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1246184                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1901544                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     39452672                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     39518208                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     41620774                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4406777750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             23.1                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   3559185762                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         18.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2220466000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         11.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3432379                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2574284                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3432379                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      9439043                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3432379                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2574284                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6006664                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3432379                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6006664                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6006664                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     15445707                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2574284                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6006664                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        8580948                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2574284                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       885120                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3459404                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2574284                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      8580948                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       885120                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      12040352                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       409885                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       409885                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       216064                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       216064                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        18472                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1230848                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1251898                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       590824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     39387136                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     40060396                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       769071                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       769071    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       769071                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1762037625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2265476000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma        65536                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1684161901                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     30891413                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma      3432379                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1718485694                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     34323792                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     34376166                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     68699959                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1718485694                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     65267579                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma      3432379                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1787185652                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     13172736                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     45481984                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     26279936                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     44236800                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       411648                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8359936                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       821248                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5310464                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     30891413                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1661271552                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    689908227                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2382071192                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    940471912                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1376384075                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2316855986                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     30891413                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2601743463                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2066292302                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4698927179                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       482304                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       483968                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       482304                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       482304                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         7536                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           26                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         7562                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     25260166                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        87150                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       25347316                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     25260166                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     25260166                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     25260166                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        87150                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      25347316                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     26214400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          64256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           26296556                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        40704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       589824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     13172736                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13868800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       409600                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1004                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              410889                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          636                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         9216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       205824                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             216700                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        52374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1372951696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       885120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3365341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1377254530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2131829                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     30891413                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    689908227                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3432379                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            726363849                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2131829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     30943787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2062859923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3432379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       885120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3365341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2103618379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       636.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      9236.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    615342.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1003.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001745744000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          404                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          404                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              742733                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             230625                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      410888                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     216700                       # Number of write requests accepted
system.mem_ctrls.readBursts                    410888                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   216700                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     82                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             25655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             25709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             25714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             25708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             25693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             25706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             25675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             25687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            25672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            25624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            25648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            25656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            25650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            25650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             13550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             13547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             13555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             13543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             13543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            13535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            13543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13543                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  13266780075                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2054030000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             24050437575                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32294.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58544.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       322                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   383150                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  201614                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                410887                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               216700                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     590                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  362711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   14630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   14301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   14279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     86                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  15773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  35730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  33812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  16158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    655                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        42754                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    939.327314                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   861.536567                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   235.804780                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1085      2.54%      2.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1118      2.61%      5.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          679      1.59%      6.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          565      1.32%      8.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          686      1.60%      9.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          622      1.45%     11.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          782      1.83%     12.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          626      1.46%     14.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        36591     85.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        42754                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          404                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1016.913366                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1192.293270                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           200     49.50%     49.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           52     12.87%     62.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.25%     62.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          125     30.94%     93.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.50%     94.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           13      3.22%     97.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            5      1.24%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            1      0.25%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            3      0.74%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            2      0.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           404                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          404                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     536.418317                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    207.286337                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    482.019862                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            126     31.19%     31.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            15      3.71%     34.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            27      6.68%     41.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           14      3.47%     45.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.50%     45.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.25%     45.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.74%     46.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      0.99%     47.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            6      1.49%     49.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.25%     49.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            4      0.99%     50.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      0.50%     50.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.25%     50.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.25%     51.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.25%     51.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            8      1.98%     53.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          188     46.53%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           404                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               26291584                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5248                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                13869632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                26296492                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             13868800                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1376.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       726.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1377.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    726.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19093408125                       # Total gap between requests
system.mem_ctrls.avgGap                      30423.48                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     26209152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        64192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        42496                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       589824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     13171776                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 52373.950794280427                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1372676837.207816362381                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 885119.768423339236                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3361988.649386449251                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2225683.412953740917                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 30891413.153285659850                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 689857948.097283840179                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3432379.239253961947                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       409600                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1003                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          636                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         9216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       205824                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1490400                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  23977056190                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     28332675                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     43558310                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  23581949000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  10706053375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 318134662375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4225883625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     74520.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58537.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    106915.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43428.03                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  37078536.16                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1161681.14                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1545663.59                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   4126839.48                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10473010690                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1032780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7588418685                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1748                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           874                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10575868.135011                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    27026336.514260                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          874    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1205000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    805463875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             874                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     17584087500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9243308750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2494373                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2494373                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2494373                       # number of overall hits
system.cpu.icache.overall_hits::total         2494373                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         7536                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7536                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         7536                       # number of overall misses
system.cpu.icache.overall_misses::total          7536                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    328792500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    328792500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    328792500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    328792500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2501909                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2501909                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2501909                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2501909                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003012                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003012                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003012                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003012                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43629.578025                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43629.578025                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43629.578025                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43629.578025                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         7536                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7536                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         7536                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7536                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    316995875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    316995875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    316995875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    316995875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003012                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003012                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003012                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003012                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42064.208466                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42064.208466                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42064.208466                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42064.208466                       # average overall mshr miss latency
system.cpu.icache.replacements                   7348                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2494373                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2494373                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         7536                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7536                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    328792500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    328792500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2501909                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2501909                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43629.578025                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43629.578025                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         7536                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7536                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    316995875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    316995875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42064.208466                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42064.208466                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           447.280102                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5954568                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              7796                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            763.797845                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   447.280102                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.873594                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.873594                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          423                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5011354                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5011354                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       321308                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           321308                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       321308                       # number of overall hits
system.cpu.dcache.overall_hits::total          321308                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1334                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1334                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1334                       # number of overall misses
system.cpu.dcache.overall_misses::total          1334                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    101378750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    101378750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    101378750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    101378750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       322642                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       322642                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       322642                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       322642                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004135                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004135                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004135                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004135                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75996.064468                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75996.064468                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75996.064468                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75996.064468                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          634                       # number of writebacks
system.cpu.dcache.writebacks::total               634                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          305                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          305                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          305                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          305                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1029                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1029                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1029                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1029                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         9129                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9129                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     77603125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     77603125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     77603125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     77603125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     19932625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     19932625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003189                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003189                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003189                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003189                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75416.059281                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75416.059281                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75416.059281                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75416.059281                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2183.440136                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2183.440136                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1030                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       196071                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          196071                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          756                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           756                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     59212125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     59212125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       196827                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       196827                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003841                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003841                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78322.916667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78322.916667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           56                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           56                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          700                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          700                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          920                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          920                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     54379875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     54379875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     19932625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     19932625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003556                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003556                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77685.535714                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77685.535714                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21665.896739                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21665.896739                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       125237                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         125237                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          578                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          578                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     42166625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     42166625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       125815                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       125815                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004594                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004594                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72952.638408                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72952.638408                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          249                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          249                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          329                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          329                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8209                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8209                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     23223250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     23223250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002615                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002615                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70587.386018                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70587.386018                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       625949                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       625949                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   6539424750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   6539424750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10447.216546                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10447.216546                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       108265                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       108265                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       517684                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       517684                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   6305802617                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   6305802617                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12180.794881                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12180.794881                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.661082                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              325650                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1542                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            211.186770                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.661082                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999338                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999338                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          343                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          160                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6299190                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6299190                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26827396250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
