#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xbeb6e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xbeb360 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0xc13260 .functor NOT 1, L_0xc3e240, C4<0>, C4<0>, C4<0>;
L_0xc3e020 .functor XOR 2, L_0xc3dee0, L_0xc3df80, C4<00>, C4<00>;
L_0xc3e130 .functor XOR 2, L_0xc3e020, L_0xc3e090, C4<00>, C4<00>;
v0xc3aab0_0 .net "Y1_dut", 0 0, L_0xc3ce00;  1 drivers
v0xc3ab70_0 .net "Y1_ref", 0 0, L_0xbefa50;  1 drivers
v0xc3ac10_0 .net "Y3_dut", 0 0, L_0xc3dc40;  1 drivers
v0xc3ace0_0 .net "Y3_ref", 0 0, L_0xc3c140;  1 drivers
v0xc3adb0_0 .net *"_ivl_10", 1 0, L_0xc3e090;  1 drivers
v0xc3aea0_0 .net *"_ivl_12", 1 0, L_0xc3e130;  1 drivers
v0xc3af40_0 .net *"_ivl_2", 1 0, L_0xc3de40;  1 drivers
v0xc3b000_0 .net *"_ivl_4", 1 0, L_0xc3dee0;  1 drivers
v0xc3b0e0_0 .net *"_ivl_6", 1 0, L_0xc3df80;  1 drivers
v0xc3b1c0_0 .net *"_ivl_8", 1 0, L_0xc3e020;  1 drivers
v0xc3b2a0_0 .var "clk", 0 0;
v0xc3b340_0 .var/2u "stats1", 223 0;
v0xc3b400_0 .var/2u "strobe", 0 0;
v0xc3b4c0_0 .net "tb_match", 0 0, L_0xc3e240;  1 drivers
v0xc3b590_0 .net "tb_mismatch", 0 0, L_0xc13260;  1 drivers
v0xc3b630_0 .net "w", 0 0, v0xc38ab0_0;  1 drivers
v0xc3b6d0_0 .net "y", 5 0, v0xc38b50_0;  1 drivers
L_0xc3de40 .concat [ 1 1 0 0], L_0xc3c140, L_0xbefa50;
L_0xc3dee0 .concat [ 1 1 0 0], L_0xc3c140, L_0xbefa50;
L_0xc3df80 .concat [ 1 1 0 0], L_0xc3dc40, L_0xc3ce00;
L_0xc3e090 .concat [ 1 1 0 0], L_0xc3c140, L_0xbefa50;
L_0xc3e240 .cmp/eeq 2, L_0xc3de40, L_0xc3e130;
S_0xc04130 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0xbeb360;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0xbefa50 .functor AND 1, L_0xc3b8f0, v0xc38ab0_0, C4<1>, C4<1>;
L_0xc04e00 .functor OR 1, L_0xc3bab0, L_0xc3bb50, C4<0>, C4<0>;
L_0xc132d0 .functor OR 1, L_0xc04e00, L_0xc3bc70, C4<0>, C4<0>;
L_0xc3bf90 .functor OR 1, L_0xc132d0, L_0xc3bde0, C4<0>, C4<0>;
L_0xc3c0d0 .functor NOT 1, v0xc38ab0_0, C4<0>, C4<0>, C4<0>;
L_0xc3c140 .functor AND 1, L_0xc3bf90, L_0xc3c0d0, C4<1>, C4<1>;
v0xc133d0_0 .net "Y1", 0 0, L_0xbefa50;  alias, 1 drivers
v0xc13470_0 .net "Y3", 0 0, L_0xc3c140;  alias, 1 drivers
v0xbefb60_0 .net *"_ivl_1", 0 0, L_0xc3b8f0;  1 drivers
v0xbefc30_0 .net *"_ivl_11", 0 0, L_0xc3bc70;  1 drivers
v0xc37ac0_0 .net *"_ivl_12", 0 0, L_0xc132d0;  1 drivers
v0xc37bf0_0 .net *"_ivl_15", 0 0, L_0xc3bde0;  1 drivers
v0xc37cd0_0 .net *"_ivl_16", 0 0, L_0xc3bf90;  1 drivers
v0xc37db0_0 .net *"_ivl_18", 0 0, L_0xc3c0d0;  1 drivers
v0xc37e90_0 .net *"_ivl_5", 0 0, L_0xc3bab0;  1 drivers
v0xc38000_0 .net *"_ivl_7", 0 0, L_0xc3bb50;  1 drivers
v0xc380e0_0 .net *"_ivl_8", 0 0, L_0xc04e00;  1 drivers
v0xc381c0_0 .net "w", 0 0, v0xc38ab0_0;  alias, 1 drivers
v0xc38280_0 .net "y", 5 0, v0xc38b50_0;  alias, 1 drivers
L_0xc3b8f0 .part v0xc38b50_0, 0, 1;
L_0xc3bab0 .part v0xc38b50_0, 1, 1;
L_0xc3bb50 .part v0xc38b50_0, 2, 1;
L_0xc3bc70 .part v0xc38b50_0, 4, 1;
L_0xc3bde0 .part v0xc38b50_0, 5, 1;
S_0xc383e0 .scope module, "stim1" "stimulus_gen" 3 100, 3 16 0, S_0xbeb360;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v0xc38640_0 .net "clk", 0 0, v0xc3b2a0_0;  1 drivers
v0xc38720_0 .var/2s "errored1", 31 0;
v0xc38800_0 .var/2s "onehot_error", 31 0;
v0xc388c0_0 .net "tb_match", 0 0, L_0xc3e240;  alias, 1 drivers
v0xc38980_0 .var/2s "temp", 31 0;
v0xc38ab0_0 .var "w", 0 0;
v0xc38b50_0 .var "y", 5 0;
E_0xbfe680/0 .event negedge, v0xc38640_0;
E_0xbfe680/1 .event posedge, v0xc38640_0;
E_0xbfe680 .event/or E_0xbfe680/0, E_0xbfe680/1;
S_0xc38c50 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0xbeb360;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0xc3c380 .functor AND 1, L_0xc3c2e0, v0xc38ab0_0, C4<1>, C4<1>;
L_0xc3c4e0 .functor NOT 1, v0xc38ab0_0, C4<0>, C4<0>, C4<0>;
L_0xc3c550 .functor AND 1, L_0xc3c440, L_0xc3c4e0, C4<1>, C4<1>;
L_0xc3c660 .functor OR 1, L_0xc3c380, L_0xc3c550, C4<0>, C4<0>;
L_0xc3c840 .functor NOT 1, v0xc38ab0_0, C4<0>, C4<0>, C4<0>;
L_0xc3c9c0 .functor AND 1, L_0xc3c7a0, L_0xc3c840, C4<1>, C4<1>;
L_0xc3cb10 .functor OR 1, L_0xc3c660, L_0xc3c9c0, C4<0>, C4<0>;
L_0xc3ccf0 .functor AND 1, L_0xc3cc20, v0xc38ab0_0, C4<1>, C4<1>;
L_0xc3ce00 .functor OR 1, L_0xc3cb10, L_0xc3ccf0, C4<0>, C4<0>;
L_0xc3d000 .functor AND 1, L_0xc3cf60, v0xc38ab0_0, C4<1>, C4<1>;
L_0xc3d200 .functor NOT 1, v0xc38ab0_0, C4<0>, C4<0>, C4<0>;
L_0xc3d270 .functor AND 1, L_0xc3d120, L_0xc3d200, C4<1>, C4<1>;
L_0xc3d3a0 .functor OR 1, L_0xc3d000, L_0xc3d270, C4<0>, C4<0>;
L_0xc3d550 .functor AND 1, L_0xc3d4b0, v0xc38ab0_0, C4<1>, C4<1>;
L_0xc3d330 .functor OR 1, L_0xc3d3a0, L_0xc3d550, C4<0>, C4<0>;
L_0xc3da30 .functor NOT 1, v0xc38ab0_0, C4<0>, C4<0>, C4<0>;
L_0xc3db30 .functor AND 1, L_0xc3d730, L_0xc3da30, C4<1>, C4<1>;
L_0xc3dc40 .functor OR 1, L_0xc3d330, L_0xc3db30, C4<0>, C4<0>;
v0xc38ef0_0 .net "Y1", 0 0, L_0xc3ce00;  alias, 1 drivers
v0xc38fb0_0 .net "Y3", 0 0, L_0xc3dc40;  alias, 1 drivers
v0xc39070_0 .net *"_ivl_1", 0 0, L_0xc3c2e0;  1 drivers
v0xc39160_0 .net *"_ivl_10", 0 0, L_0xc3c660;  1 drivers
v0xc39240_0 .net *"_ivl_13", 0 0, L_0xc3c7a0;  1 drivers
v0xc39370_0 .net *"_ivl_14", 0 0, L_0xc3c840;  1 drivers
v0xc39450_0 .net *"_ivl_16", 0 0, L_0xc3c9c0;  1 drivers
v0xc39530_0 .net *"_ivl_18", 0 0, L_0xc3cb10;  1 drivers
v0xc39610_0 .net *"_ivl_2", 0 0, L_0xc3c380;  1 drivers
v0xc39780_0 .net *"_ivl_21", 0 0, L_0xc3cc20;  1 drivers
v0xc39860_0 .net *"_ivl_22", 0 0, L_0xc3ccf0;  1 drivers
v0xc39940_0 .net *"_ivl_27", 0 0, L_0xc3cf60;  1 drivers
v0xc39a20_0 .net *"_ivl_28", 0 0, L_0xc3d000;  1 drivers
v0xc39b00_0 .net *"_ivl_31", 0 0, L_0xc3d120;  1 drivers
v0xc39be0_0 .net *"_ivl_32", 0 0, L_0xc3d200;  1 drivers
v0xc39cc0_0 .net *"_ivl_34", 0 0, L_0xc3d270;  1 drivers
v0xc39da0_0 .net *"_ivl_36", 0 0, L_0xc3d3a0;  1 drivers
v0xc39e80_0 .net *"_ivl_39", 0 0, L_0xc3d4b0;  1 drivers
v0xc39f60_0 .net *"_ivl_40", 0 0, L_0xc3d550;  1 drivers
v0xc3a040_0 .net *"_ivl_42", 0 0, L_0xc3d330;  1 drivers
v0xc3a120_0 .net *"_ivl_45", 0 0, L_0xc3d730;  1 drivers
v0xc3a200_0 .net *"_ivl_46", 0 0, L_0xc3da30;  1 drivers
v0xc3a2e0_0 .net *"_ivl_48", 0 0, L_0xc3db30;  1 drivers
v0xc3a3c0_0 .net *"_ivl_5", 0 0, L_0xc3c440;  1 drivers
v0xc3a4a0_0 .net *"_ivl_6", 0 0, L_0xc3c4e0;  1 drivers
v0xc3a580_0 .net *"_ivl_8", 0 0, L_0xc3c550;  1 drivers
v0xc3a660_0 .net "w", 0 0, v0xc38ab0_0;  alias, 1 drivers
v0xc3a700_0 .net "y", 5 0, v0xc38b50_0;  alias, 1 drivers
L_0xc3c2e0 .part v0xc38b50_0, 0, 1;
L_0xc3c440 .part v0xc38b50_0, 1, 1;
L_0xc3c7a0 .part v0xc38b50_0, 3, 1;
L_0xc3cc20 .part v0xc38b50_0, 5, 1;
L_0xc3cf60 .part v0xc38b50_0, 1, 1;
L_0xc3d120 .part v0xc38b50_0, 2, 1;
L_0xc3d4b0 .part v0xc38b50_0, 3, 1;
L_0xc3d730 .part v0xc38b50_0, 5, 1;
S_0xc3a890 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0xbeb360;
 .timescale -12 -12;
E_0xbfe1d0 .event anyedge, v0xc3b400_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xc3b400_0;
    %nor/r;
    %assign/vec4 v0xc3b400_0, 0;
    %wait E_0xbfe1d0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xc383e0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xc38720_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xc38800_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0xc383e0;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xbfe680;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0xc38b50_0, 0;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xc38ab0_0, 0;
    %load/vec4 v0xc388c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xc38800_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xc38800_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xc38720_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xbfe680;
T_2.6 ;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %cast2;
    %store/vec4 v0xc38980_0, 0, 32;
T_2.7 ;
    %load/vec4 v0xc38980_0;
    %parti/s 2, 4, 4;
    %load/vec4 v0xc38980_0;
    %parti/s 2, 1, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %load/vec4 v0xc38980_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0xc38980_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %cmp/e;
    %jmp/1 T_2.6, 4;
T_2.8 ;
    %load/vec4 v0xc38980_0;
    %pad/s 6;
    %assign/vec4 v0xc38b50_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xc38ab0_0, 0;
    %load/vec4 v0xc388c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xc38720_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xc38720_0, 0, 32;
T_2.9 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0xc38800_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0xc38720_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with semi-random inputs." {0 0 0};
T_2.11 ;
    %load/vec4 v0xc38800_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0xc38720_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.14 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0xbeb360;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc3b2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc3b400_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xbeb360;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0xc3b2a0_0;
    %inv;
    %store/vec4 v0xc3b2a0_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0xbeb360;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0xc38640_0, v0xc3b590_0, v0xc3b6d0_0, v0xc3b630_0, v0xc3ab70_0, v0xc3aab0_0, v0xc3ace0_0, v0xc3ac10_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xbeb360;
T_6 ;
    %load/vec4 v0xc3b340_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0xc3b340_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xc3b340_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y1", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "Y1" {0 0 0};
T_6.1 ;
    %load/vec4 v0xc3b340_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0xc3b340_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xc3b340_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y3", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "Y3" {0 0 0};
T_6.3 ;
    %load/vec4 v0xc3b340_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xc3b340_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xc3b340_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xc3b340_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0xbeb360;
T_7 ;
    %wait E_0xbfe680;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xc3b340_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc3b340_0, 4, 32;
    %load/vec4 v0xc3b4c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0xc3b340_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc3b340_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xc3b340_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc3b340_0, 4, 32;
T_7.0 ;
    %load/vec4 v0xc3ab70_0;
    %load/vec4 v0xc3ab70_0;
    %load/vec4 v0xc3aab0_0;
    %xor;
    %load/vec4 v0xc3ab70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0xc3b340_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc3b340_0, 4, 32;
T_7.6 ;
    %load/vec4 v0xc3b340_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc3b340_0, 4, 32;
T_7.4 ;
    %load/vec4 v0xc3ace0_0;
    %load/vec4 v0xc3ace0_0;
    %load/vec4 v0xc3ac10_0;
    %xor;
    %load/vec4 v0xc3ace0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0xc3b340_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc3b340_0, 4, 32;
T_7.10 ;
    %load/vec4 v0xc3b340_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc3b340_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2012_q2b/2012_q2b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth1/human/2012_q2b/iter0/response0/top_module.sv";
