<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>emb_gen_HDL_T</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>m_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_BUSIF">m_axis:s_axis</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_RESET">aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>emb_gen_HDL_T</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>52dc66d1</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>emb_gen_HDL_T</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>52dc66d1</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>ca3c0e80</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_upgradescripts</spirit:name>
        <spirit:displayName>Upgrade Tcl Functions</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:upgrade.script</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_upgradescripts_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>926d7529</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tuser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">95</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>EMB_TYPE</spirit:name>
        <spirit:displayName>Emb Type</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.EMB_TYPE" spirit:bitStringLength="8">0x12</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>RAW12_TYPE</spirit:name>
        <spirit:displayName>Raw12 Type</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.RAW12_TYPE" spirit:bitStringLength="8">0x2C</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>H_SIZE</spirit:name>
        <spirit:displayName>H Size</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.H_SIZE">1920</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>V_SIZE</spirit:name>
        <spirit:displayName>V Size</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.V_SIZE">1080</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>FRONT_LINE</spirit:name>
        <spirit:displayName>Front Line</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.FRONT_LINE">2</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>TAIL_LINE</spirit:name>
        <spirit:displayName>Tail Line</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.TAIL_LINE">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>FREQ_HZ</spirit:name>
        <spirit:displayName>Freq Hz</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.FREQ_HZ">100000000</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/emb_gen_HDL_T.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_52dc66d1</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/emb_gen_HDL_T.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/emb_gen_HDL_T_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_ca3c0e80</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_upgradescripts_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>emb_gen_HDL_T_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>EMB_TYPE</spirit:name>
      <spirit:displayName>Emb Type</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.EMB_TYPE" spirit:bitStringLength="8">0x12</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>RAW12_TYPE</spirit:name>
      <spirit:displayName>Raw12 Type</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.RAW12_TYPE" spirit:bitStringLength="8">0x2C</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>H_SIZE</spirit:name>
      <spirit:displayName>H Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.H_SIZE" spirit:minimum="100" spirit:maximum="6000" spirit:rangeType="long">1920</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>V_SIZE</spirit:name>
      <spirit:displayName>V Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.V_SIZE" spirit:minimum="100" spirit:maximum="6000" spirit:rangeType="long">1080</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>FRONT_LINE</spirit:name>
      <spirit:displayName>Front Line</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.FRONT_LINE">2</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>TAIL_LINE</spirit:name>
      <spirit:displayName>Tail Line</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.TAIL_LINE">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">emb_gen_HDL_T_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>FREQ_HZ</spirit:name>
      <spirit:displayName>Freq Hz</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.FREQ_HZ">100000000</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus58g</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>emb_gen_HDL_T_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>6</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2023-04-06T10:24:04Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ad1655a_ARCHIVE_LOCATION">c:/users/tangx/desktop/emb_gen_hdl_t</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@792e1ed8_ARCHIVE_LOCATION">c:/users/tangx/desktop/emb_gen_hdl_t</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f0d27b2_ARCHIVE_LOCATION">c:/users/tangx/desktop/emb_gen_hdl_t</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13568dfb_ARCHIVE_LOCATION">c:/users/tangx/desktop/emb_gen_hdl_t</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b87e937_ARCHIVE_LOCATION">c:/users/tangx/desktop/emb_gen_hdl_t</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32b5cbed_ARCHIVE_LOCATION">c:/users/tangx/desktop/emb_gen_hdl_t</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25e62456_ARCHIVE_LOCATION">c:/users/tangx/desktop/emb_gen_hdl_t</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@727dfecb_ARCHIVE_LOCATION">c:/users/tangx/desktop/emb_gen_hdl_t</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5051df96_ARCHIVE_LOCATION">c:/users/tangx/desktop/emb_gen_hdl_t</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@80309b_ARCHIVE_LOCATION">c:/users/tangx/desktop/emb_gen_hdl_t</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61e2b94e_ARCHIVE_LOCATION">c:/users/tangx/desktop/emb_gen_hdl_t</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58072eb7_ARCHIVE_LOCATION">c:/users/tangx/desktop/emb_gen_hdl_t</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d6bc415_ARCHIVE_LOCATION">c:/users/tangx/desktop/emb_gen_hdl_t</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@284cb10d_ARCHIVE_LOCATION">c:/users/tangx/desktop/emb_gen_hdl_t</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70513b08_ARCHIVE_LOCATION">c:/users/tangx/desktop/emb_gen_hdl_t</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26e8fe22_ARCHIVE_LOCATION">c:/users/tangx/desktop/emb_gen_hdl_t</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72b844cb_ARCHIVE_LOCATION">c:/users/tangx/desktop/emb_gen_hdl_t</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72b77ba4_ARCHIVE_LOCATION">d:/workdir/T_800W/vivado/ip_repo/ip/emb_gen_HDL_T</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9bd7f9f_ARCHIVE_LOCATION">d:/workdir/T_800W/vivado/ip_repo/ip/emb_gen_HDL_T</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d071388_ARCHIVE_LOCATION">d:/workdir/T_800W/vivado/ip_repo/ip/emb_gen_HDL_T</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41e87f7f_ARCHIVE_LOCATION">d:/workdir/T_800W/vivado/ip_repo/ip/emb_gen_HDL_T</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12f44dbe_ARCHIVE_LOCATION">d:/workdir/T_800W/vivado/ip_repo/ip/emb_gen_HDL_T</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a21bbd_ARCHIVE_LOCATION">d:/workdir/T_800W/vivado/ip_repo/ip/emb_gen_HDL_T</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aa979ad_ARCHIVE_LOCATION">d:/workdir/T_800W/vivado/ip_repo/ip/emb_gen_HDL_T</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67b7632e_ARCHIVE_LOCATION">d:/workdir/T_800W/vivado/ip_repo/ip/emb_gen_HDL_T</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2abb064_ARCHIVE_LOCATION">d:/workdir/T_800W/vivado/ip_repo/ip/emb_gen_HDL_T</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d001fbc_ARCHIVE_LOCATION">d:/workdir/T_800W/vivado/ip_repo/ip/emb_gen_HDL_T</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@384975f3_ARCHIVE_LOCATION">d:/workdir/T_800W/vivado/ip_repo/ip/emb_gen_HDL_T</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c932f74_ARCHIVE_LOCATION">d:/workdir/T_800W/vivado/ip_repo/ip/emb_gen_HDL_T</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e7c7d16_ARCHIVE_LOCATION">d:/workdir/T_800W/vivado/ip_repo/ip/emb_gen_HDL_T</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1946c0b9_ARCHIVE_LOCATION">d:/workdir/T_800W/vivado/ip_repo/ip/emb_gen_HDL_T</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3218287f_ARCHIVE_LOCATION">d:/workdir/T_800W/vivado/ip_repo/ip/emb_gen_HDL_T</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@297aab62_ARCHIVE_LOCATION">d:/workdir/T_800W/vivado/ip_repo/ip/emb_gen_HDL_T</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f142a4_ARCHIVE_LOCATION">d:/workdir/T_800W/vivado/ip_repo/ip/emb_gen_HDL_T</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5388acc0_ARCHIVE_LOCATION">d:/workdir/T_800W/vivado/ip_repo/ip/emb_gen_HDL_T</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@513c5548_ARCHIVE_LOCATION">d:/workdir/T_800W/vivado/ip_repo/ip/emb_gen_HDL_T</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aeb6cfd_ARCHIVE_LOCATION">d:/workdir/T_800W/vivado/ip_repo/ip/emb_gen_HDL_T</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e439ff2_ARCHIVE_LOCATION">d:/workdir/T_800W/vivado/ip_repo/ip/emb_gen_HDL_T</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c5716_ARCHIVE_LOCATION">d:/workdir/T_800W/vivado/ip_repo/ip/emb_gen_HDL_T</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@93a831e_ARCHIVE_LOCATION">d:/workdir/T_800W/vivado/ip_repo/ip/emb_gen_HDL_T</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@757508af_ARCHIVE_LOCATION">d:/workdir/T_800W/vivado/ip_repo/ip/emb_gen_HDL_T</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f99ec54_ARCHIVE_LOCATION">d:/workdir/T_800W/vivado/ip_repo/ip/emb_gen_HDL_T</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b395f88_ARCHIVE_LOCATION">d:/workdir/T_800W/vivado/ip_repo/ip/emb_gen_HDL_T</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b43f99c_ARCHIVE_LOCATION">d:/workdir/T_800W/vivado/ip_repo/ip/emb_gen_HDL_T</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a7aeb63_ARCHIVE_LOCATION">d:/workdir/T_800W/vivado/ip_repo/ip/emb_gen_HDL_T</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b880479_ARCHIVE_LOCATION">d:/workdir/T_800W/vivado/ip_repo/ip/emb_gen_HDL_T</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@516fe4d0_ARCHIVE_LOCATION">d:/workdir/T_800W/vivado/ip_repo/ip/emb_gen_HDL_T</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="3e7581fb"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="de802473"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="8a7a47dd"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="1864258b"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="713c1df0"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
