-- ======================================================================
-- Design01.ctl generated from Design01
-- 04/23/2018 at 14:14
-- This file is auto generated. ANY EDITS YOU MAKE MAY BE LOST WHEN THIS FILE IS REGENERATED!!!
-- ======================================================================

-- PSoC Clock Editor
csattribute clock_driver of QGEN : signal is "QGEN";
-- Directives Editor
-- Analog Device Editor
