library IEEE;
use IEEE.std_logic_1164.all;
entity hex is
	port(
			sw0,sw1,sw2,sw3,sw4,sw5,sw6,sw7: in std_logic;
			a1,b1,c1,d1,e1,f1,g1,a2,b2,c2,d2,e2,f2,g2: out std_logic
		);
end hex;

ARCHITECTURE func of hex is
BEGIN
	a1<=(not w(0) and not x(0) and not y(0) and z(0)) or (w(0) and not x(0) and y(0) and z(0)) or (x(0) and not y(0) and not z(0)) or (w(0) and x(0) and not y(0));
	b1<=(not w(0) and x(0) and not y(0) and z(0)) or (x(0) and y(0) and not z(0)) or (w(0) and x(0) and not z(0)) or (w(0) and y(0) and z(0));
	c1<=(not w(0) and not x(0) and y(0) and not z(0)) or (w(0) and x(0) and not z(0))or (w(0) and x(0) and y(0));
	d1<=(not x(0) and not y(0) and z(0)) or (not w(0) and x(0) and not y(0) and not z(0))or (x(0) and y(0) and z(0))or (w(0) and not x(0) and y(0) and not z(0));
	e1<=(not w(0) and z(0)) or(not w(0) and x(0) and not y(0))or(not x(0) and not y(0) and z(0));
	f1<=(not w(0) and not x(0) and z(0))or(not w(0) and not x(0) and y(0)) or (not w(0) and y(0) and z(0))or(w(0) and x(0) and not y(0));
	g1<=(not w(0) and not x(0)  and not y(0))or (not w(0) and x(0) and y(0) and z(0));
END func;