Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date         : Sun Sep 13 12:57:43 2015
| Host         : LAPAR01-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file system_top_control_sets_placed.rpt
| Design       : system_top
| Device       : xc7k325t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |  2444 |
| Minimum Number of register sites lost to control set restrictions |  8619 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           11990 |         3335 |
| No           | No                    | Yes                    |            2567 |          758 |
| No           | Yes                   | No                     |            6288 |         2375 |
| Yes          | No                    | No                     |           15976 |         4981 |
| Yes          | No                    | Yes                    |            4308 |         1283 |
| Yes          | Yes                   | No                     |           11012 |         3319 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                Clock Signal                                               |                                                                                                                                             Enable Signal                                                                                                                                             |                                                                                                                                                  Set/Reset Signal                                                                                                                                                 | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  i_system_wrapper/system_i/AES_AXI_0/U0/AES_Crypto_0/Clock_div32_0/clk_div2                               |                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/AES_AXI_0/U0/AES_Crypto_0/Clock_div32_0/clk_div8                               |                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/AES_AXI_0/U0/AES_Crypto_0/Clock_div32_0/clk_div4                               |                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/AES_AXI_0/U0/AES_Crypto_0/Clock_div32_0/clk_div16                              |                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1                                                                                                                                     |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_dac_xfer_cntrl/n_0_up_xfer_toggle_i_1                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_dac_clock_mon/O1                                                                                                                                                                                                                                 |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                         | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                            |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                         | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                            |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/E[0]                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                           | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                            |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[8].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/E[0]                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_adc_clock_mon/O1                                                                                                                                                                                                                                 |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg                                                                | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1                                                                                                                                     |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O99[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_224_out                                                                                                                                                                                                                                                       |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1                                                                                                                                     |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/O38                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_dac_xfer_cntrl/n_0_up_xfer_toggle_i_1__2                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_dac_xfer_cntrl/O1                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O98[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_226_out                                                                                                                                                                                                                                                       |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_228_out                                                                                                                                                                                                                                                       |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[1]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_230_out                                                                                                                                                                                                                                                       |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O101[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/O37                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/O36                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1                                                                                                                                     |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/O34                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O120[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_232_out                                                                                                                                                                                                                                                       |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O97[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/rd_rst_asreg_d1                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inverted_reset                                                                                                 |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_234_out                                                                                                                                                                                                                                                       |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/O33                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/O32                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/O30                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_236_out                                                                                                                                                                                                                                                       |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/O28                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/O27                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/wr_rst_asreg_d1                  | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/inverted_reset                               |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/p_0_in[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_wfifo_0/wfifo_mem/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O1[0]                        |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/p_0_in[1]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_238_out                                                                                                                                                                                                                                                       |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/p_0_in[2]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_wfifo_1/wfifo_mem/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_240_out                                                                                                                                                                                                                                                       |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O119[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_wfifo_2/wfifo_mem/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_adc_lb_enb0                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O96[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/p_0_in[3]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/rd_rst_asreg_d1                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inverted_reset                                                                                                 |                1 |              1 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_wfifo_3/wfifo_mem/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/wr_rst_asreg_d1                                                                                      | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inverted_reset                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                                                                                        |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                                                                          |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O95[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/p_0_in[4]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg                                                                                                                    | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O114[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/p_0_in[5]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_242_out                                                                                                                                                                                                                                                       |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/p_0_in[6]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_244_out                                                                                                                                                                                                                                                       |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_dest_dma_mm/i_addr_gen/n_0_length[3]_i_2                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_dest_dma_mm/i_addr_gen/O1                                                                                                                                                                                                                       |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_dac_xfer_cntrl/n_0_up_xfer_toggle_i_1__3                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_adc_xfer_cntrl/O1                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_246_out                                                                                                                                                                                                                                                       |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_248_out                                                                                                                                                                                                                                                       |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O94[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg                                                          | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1                                                                                                                                     |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_250_out                                                                                                                                                                                                                                                       |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_252_out                                                                                                                                                                                                                                                       |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_254_out                                                                                                                                                                                                                                                       |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/p_0_in[7]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_dest_response_fifo/i_raddr_sync/O2                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_256_out                                                                                                                                                                                                                                                       |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O93[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O92[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_src_dma_mm/i_addr_gen/n_0_length[3]_i_2                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_src_dma_mm/i_addr_gen/O1                                                                                                                                                                                                                        |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O92[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O68[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O110[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O68[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/p_0_in[8]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O67[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/p_0_in[11]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O67[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/p_0_in[10]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O66[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_222_out                                                                                                                                                                                                                                                       |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O66[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O65[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/p_0_in[9]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O117[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/I122[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O102[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O65[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_dac_xfer_cntrl/O1                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O116[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/rd_rst_asreg_d1                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inverted_reset                                                                                                    |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/wr_rst_asreg_d1                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inverted_reset                                                                                                    |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O65[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/n_0_goreg_dm.dout_i[23]_i_1                                                                                |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/O56[10]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_response_fifo/i_raddr_sync/O2                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/O56[9]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/O56[8]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/sys_wfifo_0/wfifo_mem/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                                                                                                                                                                           | i_system_wrapper/system_i/sys_wfifo_0/wfifo_ctl/inst/i_axis_inf/O1                                                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/O56[7]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/sys_wfifo_1/wfifo_mem/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                                                                                                                                                                           | i_system_wrapper/system_i/sys_wfifo_1/wfifo_ctl/inst/i_axis_inf/O1                                                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O53[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/sys_wfifo_2/wfifo_mem/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                                                                                                                                                                           | i_system_wrapper/system_i/sys_wfifo_2/wfifo_ctl/inst/i_axis_inf/O1                                                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_adc_lb_enb0_15                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                1 |              1 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/sys_wfifo_3/wfifo_mem/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                                                                                                                                                                           | i_system_wrapper/system_i/sys_wfifo_3/wfifo_ctl/inst/i_axis_inf/O1                                                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O104[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/O56[6]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/O1                                                                                                                                                                                                                                      |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/rd_rst_asreg_d1                                                                                      | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inverted_reset                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                                                                                                                                   | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/sys_wfifo_0/wfifo_mem/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                                                                                                                                                                           | i_system_wrapper/system_i/sys_wfifo_0/wfifo_ctl/inst/i_axis_inf/O1                                                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O47[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dm_rd_en                                           |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/wr_rst_asreg_d1                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inverted_reset                                                                                                      |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O115[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/rd_rst_asreg_d1                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inverted_reset                                                                                                      |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/O56[5]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/wr_rst_asreg_d1                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inverted_reset                                                                                                    |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/rd_rst_asreg_d1                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inverted_reset                                                                                                    |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/O5                                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/O56[4]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O41[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/O6                                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/wr_rst_asreg_d1                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inverted_reset                                                                                                      |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                      |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/rd_rst_asreg_d1                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inverted_reset                                                                                                      |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/O56[3]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1                                                                                                                                     |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1                                                                                                                                     |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/O56[2]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/O56[1]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/ex_is_fpu_instr                                                                                                                                                                                                     |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O27[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/O56[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/sys_wfifo_1/wfifo_mem/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                                                                                                                                                                           | i_system_wrapper/system_i/sys_wfifo_1/wfifo_ctl/inst/i_axis_inf/O1                                                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/E[1]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/E[2]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O26[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/E[3]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/E[4]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_adc_lb_enb0_9                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/wr_rst_asreg_d1                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/inverted_reset                               |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/rd_rst_asreg_d1                                                                                      | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inverted_reset                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/wr_rst_asreg_d1                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1                                                                                                                                     |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_asreg_d1                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1                                                                                                                                     |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/E[5]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/E[6]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/E[7]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/E[8]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/E[9]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1                                                                                                                                     |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_asreg_d1                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/inverted_reset                               |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1                                                                                                                                     |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/n_0_Use_Uart.reset_RX_FIFO_reg                                                                                                                                                                                                                              |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O113[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/n_0_Use_Uart.reset_TX_FIFO_reg                                                                                                                                                                                                                              |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_mb_debug/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                     |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_mb_debug/U0/Ext_JTAG_UPDATE                                                                                                                                                                                                                                                         |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg                                                                | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1                                                                                                                                     |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1                                                                                                                                     |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1                                                                                                                                     |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/E[10]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/dm_rd_en                     |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                       |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O100[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1                                                                                                                                     |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1                                                                                                                                     |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_adc_xfer_cntrl/n_0_up_xfer_toggle_i_1__5                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_adc_xfer_cntrl/n_0_up_xfer_toggle_i_1__5                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg                                                          | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1                                                                                                                                     |                1 |              1 |
|  dbg_hub/inst/idrck                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg                                                                                                                    | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O25[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                1 |              1 |
|  dbg_hub/inst/idrck                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                                                                                                                                   | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                                                                 | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/rx_fifo_reset                                                                                                                                                                                      |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_dac_xfer_cntrl/n_0_up_xfer_toggle_i_1__0                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_adc_xfer_cntrl/O1                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                                                                 | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/rx_fifo_reset                                                                                                                                                                                      |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg                                                                  | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/Rst0                                                                                                                                                                                                                            |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/wr_rst_asreg_d1                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1                                                                                                                                     |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_FSM_onehot_fine_adj_state_r[15]_i_1                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O8                                                                                                                                                                                                                     |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_asreg_d1                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1                                                                                                                                     |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                                                                                 | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/CDC_FIFO_RST/scndry_out                                                                                                                                                                                                               |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg                                                  | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset_TxFIFO_ptr_int                                                                                                                                                                                          |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O118[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg                                                  | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset_TxFIFO_ptr_int                                                                                                                                                                                          |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/R                                                                                                                                                                                                  |                1 |              1 |
|  dbg_hub/inst/bscan_inst/UPDATE                                                                           |                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/bscan_inst/AR[0]                                                                                                                                                                                                                                                                                     |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O24[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O24[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_adc_xfer_cntrl/O1                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                      |                1 |              1 |
| ~i_system_wrapper/system_i/sys_mb_debug/U0/Ext_JTAG_UPDATE                                                |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_Insert_Delays[0].LUT_Delay_i_1                                                                                                                                                                                                           |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/O60                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                            |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                      |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_194_out                                                                                                                                                                                                                                                       |                1 |              1 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/Ext_JTAG_UPDATE                                                | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                               | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/n_0_start_single_step_reg                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O121[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/Ext_JTAG_UPDATE                                                | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                               | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/n_0_normal_stop_cmd_i_reg                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/Ext_JTAG_UPDATE                                                | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                               | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/n_0_force_stop_cmd_i_reg                                                                                                                                                                                 |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_adc_clock_mon/up_count_toggle_s                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_adc_xfer_cntrl/O1                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/n_0_gen_clock_conv.gen_sync_conv.s_aresetn_r_i_2                                                                                                                                     |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_196_out                                                                                                                                                                                                                                                       |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                                                                     |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O109[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/Ext_JTAG_UPDATE                                                | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                               | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/n_0_continue_from_brk_reg                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O106[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_198_out                                                                                                                                                                                                                                                       |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                                                                     |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_200_out                                                                                                                                                                                                                                                       |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O106[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_FSM_onehot_ocal_state_r[21]_i_1                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O17[0]                                                                                                                                                                                                                 |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_dac_xfer_cntrl/n_0_up_xfer_toggle_i_1__1                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_dac_xfer_cntrl/O1                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_202_out                                                                                                                                                                                                                                                       |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/wr_rst_asreg_d1                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inverted_reset                                                                                                 |                1 |              1 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/Ext_JTAG_UPDATE                                                |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_Use_UART.execute_i_2                                                                                                                                                                                                                     |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_204_out                                                                                                                                                                                                                                                       |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_206_out                                                                                                                                                                                                                                                       |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_208_out                                                                                                                                                                                                                                                       |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1 |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_210_out                                                                                                                                                                                                                                                       |                1 |              1 |
| ~i_system_wrapper/system_i/sys_mb_debug/U0/Ext_JTAG_DRCK                                                  | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/CE                                                                                                                                                                                                                               | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/D                                                                                                                                                                                                                                            |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/n_0_gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.s_aresetn_r_i_2                                                                                                                                     |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_asreg_d1                  | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/inverted_reset                               |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/phy_tx_clk_i                                                      | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg                                                                  | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/Rst0                                                                                                                                                                                                                            |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/n_0_gen_clock_conv.gen_sync_conv.s_aresetn_r_i_2                                                                                                                                     |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_delay_cntrl/up_delay_ack_t_s                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_dac_xfer_cntrl/O1                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/n_0_goreg_dm.dout_i[3]_i_1                                                                        |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1 |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O103[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/wr_rst_asreg_d1                  | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/inverted_reset                               |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_asreg_d1                  | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/inverted_reset                               |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/sys_wfifo_3/wfifo_mem/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                                                                                                                                                                           | i_system_wrapper/system_i/sys_wfifo_3/wfifo_ctl/inst/i_axis_inf/O1                                                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O105[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/wr_rst_asreg_d1                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inverted_reset                                                                                                 |                1 |              1 |
| ~i_system_wrapper/system_i/axi_ethernet/U0/O1                                                             | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                                                                                 | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/CDC_FIFO_RST/scndry_out                                                                                                                                                                                                               |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][0][5]_i_1                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/SR[1]                                                                                                                                                                                                                  |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_212_out                                                                                                                                                                                                                                                       |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O112[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_214_out                                                                                                                                                                                                                                                       |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1 |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_216_out                                                                                                                                                                                                                                                       |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/n_0_gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.s_aresetn_r_i_2                                                                                                                                     |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][3][5]_i_1                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O3[1]                                                                                                                                                                                                                  |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/O65                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/n_0_gen_clock_conv.gen_sync_conv.s_aresetn_r_i_2                                                                                                                                     |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/O64                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_218_out                                                                                                                                                                                                                                                       |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1                                                                                         |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[0]_i_1__0                                                                           |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/O63                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2                                                                                         |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__2                                                                                         |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1                                                                                                                                     |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/O62                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_220_out                                                                                                                                                                                                                                                       |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                                                                                           |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[0]_i_1                                                                        |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/O61                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1                                                                                                                                     |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0                                                                                        |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/O59                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/O58                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/O57                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1                                                                                         |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[0]_i_1__0                                                                           |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2                                                                                         |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__2                                                                                         |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/O56                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/wr_rst_asreg_d1                                                                                      | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inverted_reset                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/O55                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                                                                                           |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[0]_i_1                                                                        |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/O54                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0                                                                                        |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/O53                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/O52                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1                                                                                         |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[0]_i_1__0                                                                           |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/O51                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2                                                                                         |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__2                                                                                         |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1                                                                                                                                     |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/sys_wfifo_2/wfifo_mem/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                                                                                                                                                                           | i_system_wrapper/system_i/sys_wfifo_2/wfifo_ctl/inst/i_axis_inf/O1                                                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                                                                                           |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[0]_i_1                                                                        |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/O50                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/O49                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0                                                                                        |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/O48                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                                                                        |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/O47                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg                                                                | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1                                                                                                                                     |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                                                                      |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/O46                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dm_rd_en                                  |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                                                                        |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/O45                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/O44                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                                                                      |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1                                                                                                                                     |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1                                                                                                                                     |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/O43                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/O42                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/O41                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/O40                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/O39                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_adc_xfer_cntrl/n_0_up_xfer_toggle_i_1__6                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O111[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_adc_xfer_cntrl/n_0_up_xfer_toggle_i_1__6                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1                                                                                                                                     |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_adc_xfer_cntrl/n_0_up_xfer_toggle_i_1__7                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/n_0_up_xfer_toggle_i_1__8                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg                                                          | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1                                                                                                                                     |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/wr_rst_asreg_d1                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1                                                                                                                                     |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_asreg_d1                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1                                                                                                                                     |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1                                                                                                                                     |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_wfifo_0/wfifo_mem/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                                                                                                                                  |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[0][5]_i_1                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                                                                                                                  |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O119[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_dac_xfer_cntrl/O1                                                                                                                                                                                                                |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0                                                             |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[1][5]_i_1                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                                                                                                                  |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O98[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O3                                                                                                                                                                                                                                 |                2 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O98[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_dac_xfer_cntrl/O1                                                                                                                                                                                                                |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O97[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O3                                                                                                                                                                                                                                 |                2 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O97[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_dac_xfer_cntrl/O1                                                                                                                                                                                                                |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[2][5]_i_1                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                                                                                                                  |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0                                                                             |                1 |              2 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_delay_rst_reg/up_preset_s                                                                                                                                                                                                                        |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/O12                                                                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O4[0]                                                                                                                                                                                                                  |                2 |              2 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_dac_rst_reg/up_preset_s                                                                                                                                                                                                                          |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/O12                                                                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                        |                2 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/n_0_goreg_dm.dout_i[3]_i_1                                                                        |                                                                                                                                                                                                                                                                                                                   |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O96[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O3                                                                                                                                                                                                                                 |                1 |              2 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_wfifo_0/wfifo_mem/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                                                                                                                                                                          |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O96[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_dac_xfer_cntrl/O1                                                                                                                                                                                                                |                1 |              2 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_wfifo_1/wfifo_mem/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                                                                                                                                                                          |                1 |              2 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_wfifo_2/wfifo_mem/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                                                                                                                                                                          |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dm_rd_en                                  |                                                                                                                                                                                                                                                                                                                   |                1 |              2 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_wfifo_3/wfifo_mem/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                                                                                                                                                                          |                2 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[3][5]_i_1                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                                                                                                                  |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O95[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O3                                                                                                                                                                                                                                 |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O104[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_dac_xfer_cntrl/O1                                                                                                                                                                                                                |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rbuf_en                                                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/n_0_S_AXI_WREADY_i_i_1                                                                                                                                                                                                                |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                                                                          |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O94[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O3                                                                                                                                                                                                                                 |                2 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O94[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_dac_xfer_cntrl/O1                                                                                                                                                                                                                |                2 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O93[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O3                                                                                                                                                                                                                                 |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1                                                                                                                          |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O92[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O3                                                                                                                                                                                                                                 |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O68[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O3                                                                                                                                                                                                                                 |                2 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[4][5]_i_1                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                                                                                                                  |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O67[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O3                                                                                                                                                                                                                                 |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O105[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_dac_xfer_cntrl/O1                                                                                                                                                                                                                |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O66[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O3                                                                                                                                                                                                                                 |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[5][5]_i_1                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                                                                                                                  |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_linear_flash/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/readreq_th_reset                                                                                                                                                                                       |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rbuf_en                                                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/n_0_S_AXI_WREADY_i_i_1                                                                                                                                                                                                                |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O65[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O3                                                                                                                                                                                                                                 |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[6][5]_i_1                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                                                                                                                  |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[7][5]_i_1                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                                                                                                                  |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_wfifo_1/wfifo_mem/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                                                                                                                                  |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O114[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O3                                                                                                                                                                                                                                 |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_adc_lb_enb0_15                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                2 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/dm_rd_en                     |                                                                                                                                                                                                                                                                                                                   |                2 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_delay_rst_reg/up_preset_s                                                                                                                                                                                                                        |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_up_axi/SR[0]                                                                                                                                                                                                                                                  |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                                                                      |                2 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_adc_lb_enb0_9                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                2 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[0][5]_i_1                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/SR[1]                                                                                                                                                                                                                  |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O27[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_dac_xfer_cntrl/O1                                                                                                                                                                                                                |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[1][5]_i_1                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/SR[1]                                                                                                                                                                                                                  |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                                                                                           |                2 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[2][5]_i_1                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/SR[1]                                                                                                                                                                                                                  |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[3][5]_i_1                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/SR[1]                                                                                                                                                                                                                  |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/rst_d2                                                                                                              |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O1[0]                        |                                                                                                                                                                                                                                                                                                                   |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1                                                                                                          |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O113[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O3                                                                                                                                                                                                                                 |                2 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[4][5]_i_1                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/SR[1]                                                                                                                                                                                                                  |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg/up_mmcm_preset_s                                                                                                                                                                                                                        |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1                                                                                         |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[5][5]_i_1                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/SR[1]                                                                                                                                                                                                                  |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O25[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_dac_xfer_cntrl/O1                                                                                                                                                                                                                |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[6][5]_i_1                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/SR[1]                                                                                                                                                                                                                  |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_wfifo_2/wfifo_mem/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                                                                                                                                  |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_src_dma_mm/i_addr_gen/O1                                                                                                                                                                                                                        |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[7][5]_i_1                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/SR[1]                                                                                                                                                                                                                  |                1 |              2 |
|  dbg_hub/inst/idrck                                                                                       | dbg_hub/inst/U_ICON/U_CMD/O1                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                   |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_rst_reg/up_preset_s                                                                                                                                                                                                                              |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                                                                      |                1 |              2 |
|  dbg_hub/inst/idrck                                                                                       |                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                                                                                                                                  |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_wfifo_3/wfifo_mem/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                                                                                                                                  |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/SR[0]                                                                                                                                                                                                          |                1 |              2 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/Ext_JTAG_UPDATE                                                | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                   |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0                                                                                        |                2 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O121[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_dac_xfer_cntrl/O1                                                                                                                                                                                                                |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O103[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O3                                                                                                                                                                                                                                 |                2 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                                                                     |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/rst_d2                                                                                                           |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_adc_clock_mon/up_count_toggle_s                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O3                                                                                                                                                                                                                                 |                2 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                                                                     |                1 |              2 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/Ext_JTAG_UPDATE                                                | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                                               | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                                                        |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/rst_d2                                                                                                           |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O112[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_dac_xfer_cntrl/O1                                                                                                                                                                                                                |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                                                                   |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/rst_d2                                                                                                         |                1 |              2 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/Ext_JTAG_UPDATE                                                |                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |                2 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_delay_cntrl/up_delay_ack_t_s                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_adc_clock_mon/O2                                                                                                                                                                                                                                 |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                       |                1 |              2 |
|  i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1                                                 |                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |                2 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                       |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/rst_d2                                                                                                            |                1 |              2 |
|  i_system_wrapper/system_i/axi_ethernet/phy_tx_clk_i                                                      |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                                        |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                                                                   |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/rst_d2                                                                                                         |                1 |              2 |
| ~i_system_wrapper/system_i/axi_ethernet/U0/O1                                                             |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                      |                1 |              2 |
| ~i_system_wrapper/system_i/axi_ethernet/U0/O1                                                             |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                                                                                |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                       |                1 |              2 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0                                          |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/up_preset_s                                                                                                                                                                                                                                      |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1                                                                                         |                2 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                                                                                           |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O110[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_dac_xfer_cntrl/O1                                                                                                                                                                                                                |                2 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/dm_rd_en                     |                                                                                                                                                                                                                                                                                                                   |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                                                                                                                                  |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O111[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O3                                                                                                                                                                                                                                 |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0                                                                                                                               |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/n_0_updt_desc_reg2[33]_i_1                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |                2 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_si_ptr                                                                                                      |                                                                                                                                                                                                                                                                                                                   |                2 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Clken                                                                     |                                                                                                                                                                                                                                                                                                                   |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_linear_flash/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/CE                                                                                                                                                                                         | i_system_wrapper/system_i/axi_linear_flash/U0/bus2ip_reset                                                                                                                                                                                                                                                        |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_CTRL_I/n_0_Addr_Counters[0].MUXCY_L_I_i_2                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                   |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0                                                                                        |                2 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/I62[0]                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O5                                                                                                                                                                                                                                            |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/I64[0]                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O1                                                                                                                                                                                                                                            |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/I67[0]                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O1                                                                                                                                                                                                                                            |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/up_count_toggle_s                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O2                                                                                                                                                                                                                                            |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/E[0]                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O3                                                                                                                                                                                                                                 |                2 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1                                                                                         |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O120[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_dac_xfer_cntrl/O1                                                                                                                                                                                                                |                2 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                                                                                           |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                                                                        |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O101[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_dac_xfer_cntrl/O1                                                                                                                                                                                                                |                2 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O112[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O3                                                                                                                                                                                                                                 |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_delay_cntrl/up_delay_ack_t_s                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O3                                                                                                                                                                                                                                 |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                                                                |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O103[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_dac_xfer_cntrl/O1                                                                                                                                                                                                                |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/up_preset_s                                                                                                                                                                                                                                      |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/rst_d2                                                                                                              |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O110[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O3                                                                                                                                                                                                                                 |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0                                                                                        |                2 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O109[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O3                                                                                                                                                                                                                                 |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O117[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_dac_xfer_cntrl/O1                                                                                                                                                                                                                |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/rst_d2                                                                                                            |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O1[0]                        |                                                                                                                                                                                                                                                                                                                   |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O106[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O3                                                                                                                                                                                                                                 |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                                                                        |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][5][5]_i_1                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                        |                3 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][6][5]_i_1                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O4[0]                                                                                                                                                                                                                  |                3 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][7][5]_i_1                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                        |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O99[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O3                                                                                                                                                                                                                                 |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O114[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_dac_xfer_cntrl/O1                                                                                                                                                                                                                |                3 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O104[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O3                                                                                                                                                                                                                                 |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                                        |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                                                                                |                3 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/n_0_s_buf[2]_i_1                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/n_0_S_AXI_WREADY_i_i_1                                                                                                                                                                                                                |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_pop                                                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/n_0_S_AXI_WREADY_i_i_1                                                                                                                                                                                                                |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_adc_lb_enb0_12                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_adc_clock_mon/O2                                                                                                                                                                                                                                 |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_pop                                                                                                          | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/clear                                                                                                                          |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O57[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O45[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O27[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O3                                                                                                                                                                                                                                 |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O4[0]                                                                                                                                                                                                                  |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0                                                             |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_bt_hit_hold                                                                                                                                                                                                           |                3 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O26[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O3                                                                                                                                                                                                                                 |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O12[0]                                                                                                                                                                                                                 |                3 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/O1                                                                                                                                                                                                                                                          |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O113[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_dac_xfer_cntrl/O1                                                                                                                                                                                                                |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O25[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O3                                                                                                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/idrck                                                                                       | dbg_hub/inst/U_ICON/U_CMD/O6                                                                                                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                                                                                                                                                |                1 |              3 |
|  dbg_hub/inst/idrck                                                                                       | dbg_hub/inst/U_ICON/U_CMD/O6                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                   |                1 |              3 |
|  dbg_hub/inst/idrck                                                                                       | dbg_hub/inst/U_ICON/U_CMD/O3                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                   |                1 |              3 |
|  dbg_hub/inst/idrck                                                                                       |                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0                                                                                                                               |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O24[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O3                                                                                                                                                                                                                                 |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O121[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O3                                                                                                                                                                                                                                 |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_pop                                                                                                          | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/clear                                                                                                                          |                1 |              3 |
|  i_system_wrapper/system_i/axi_ethernet/phy_tx_clk_i                                                      |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0                                                                             |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O118[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O3                                                                                                                                                                                                                                 |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O105[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O3                                                                                                                                                                                                                                 |                3 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/I63[0]                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O1                                                                                                                                                                                                                                            |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/n_0_m_cmd_fifo_i_1                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/clear                                                                                                                                                                                                                              |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O117[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O3                                                                                                                                                                                                                                 |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/I64[0]                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O4                                                                                                                                                                                                                                            |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/n_0_s_buf[2]_i_1                                                                                                   | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/clear                                                                                                                          |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/n_0_m_cmd_fifo_i_1                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/clear                                                                                                                                                                                                                              |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/I65[0]                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O1                                                                                                                                                                                                                                            |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_dac_clock_mon/up_count_toggle_s                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_adc_xfer_cntrl/O1                                                                                                                                                                                                                |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/I66[0]                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O1                                                                                                                                                                                                                                            |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O115[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O3                                                                                                                                                                                                                                 |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/I67[0]                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O4                                                                                                                                                                                                                                            |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/n_0_s_buf[2]_i_1                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/clear                                                                                                                                                                                                                              |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_wfifo_1/wfifo_mem/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                                                                                                                                                                          |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/I68[0]                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O1                                                                                                                                                                                                                                            |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O100[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O3                                                                                                                                                                                                                                 |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_si_ptr                                                                                                         |                                                                                                                                                                                                                                                                                                                   |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/n_0_s_buf[2]_i_1                                                                                                   | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/clear                                                                                                                          |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_wfifo_0/wfifo_mem/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                                                                                                                                                                          |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_dqs_count_r[3]_i_1                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                        |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_wfifo_2/wfifo_mem/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                                                                                                                                                                          |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/n_0_s_buf[2]_i_1                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/clear                                                                                                                                                                                                                              |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O116[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O7                                                                                                                                                                                                                                 |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_wr_fifo                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                      |                                                                                                                                                                                                                                                                                                                   |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O101[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O3                                                                                                                                                                                                                                 |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O118[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O7                                                                                                                                                                                                                                 |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O119[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O3                                                                                                                                                                                                                                 |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O116[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O3                                                                                                                                                                                                                                 |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_pop                                                                                                          | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/clear                                                                                                                          |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O102[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O3                                                                                                                                                                                                                                 |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/E[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O1                                                                                                                                                                                                                                            |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][0][5]_i_1                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O4[0]                                                                                                                                                                                                                  |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_wfifo_3/wfifo_mem/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                                                                                                                                                                          |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/n_0_s_buf[2]_i_1                                                                                                   | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/clear                                                                                                                          |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][1][5]_i_1                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                        |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][2][5]_i_1                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O4[0]                                                                                                                                                                                                                  |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/I62[0]                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O1                                                                                                                                                                                                                                            |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld[1]                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                   |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O120[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O3                                                                                                                                                                                                                                 |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][3][5]_i_1                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                        |                3 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][4][5]_i_1                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O4[0]                                                                                                                                                                                                                  |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_prbs_dqs_cnt_r[3]_i_1                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O17[0]                                                                                                                                                                                                                 |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                                                                |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/O4                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  i_system_wrapper/system_i/AES_AXI_0/AES_Crypto_0/clk                                                     |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/AES_AXI_0/U0/AES_Crypto_0/Control_0/n_0_FSM_onehot_state[12]_i_1__0                                                                                                                                                                                                                     |                1 |              4 |
|  i_system_wrapper/system_i/AES_AXI_0/AES_Crypto_0/clk                                                     |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/AES_AXI_0/U0/AES_Crypto_0/Control_0/n_0_FSM_onehot_state[8]_i_1                                                                                                                                                                                                                         |                2 |              4 |
|  i_system_wrapper/system_i/AES_AXI_0/AES_Crypto_0/clk                                                     |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/AES_AXI_0/U0/AES_Crypto_0/Control_Decrypt/n_0_FSM_onehot_state[8]_i_1__0                                                                                                                                                                                                                |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/O4                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rbuf_en                                                                                                          | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/clear                                                                                                                          |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/n_0_up_rcount[3]_i_1                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O2                                                                                                                                                                                                                                            |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_up_axi/n_0_up_rcount[3]_i_1                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_up_axi/SR[0]                                                                                                                                                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_req_fifo/i_raddr_sync/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_up_axi/n_0_up_rcount[3]_i_1                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_up_axi/SR[0]                                                                                                                                                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_req_fifo/i_raddr_sync/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/I68[0]                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O2                                                                                                                                                                                                                                            |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/I67[0]                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O2                                                                                                                                                                                                                                            |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O98[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/I66[0]                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O2                                                                                                                                                                                                                                            |                3 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/I65[0]                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O2                                                                                                                                                                                                                                            |                3 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/I64[0]                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O2                                                                                                                                                                                                                                            |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/I63[0]                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O2                                                                                                                                                                                                                                            |                3 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/I62[0]                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O2                                                                                                                                                                                                                                            |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O97[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/E[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O2                                                                                                                                                                                                                                            |                1 |              4 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/O1                                                                                                                                                                                                                                                             |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_dqual_reg                                                                 | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/O7                                                                                             |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                      | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/n_0_sig_coelsc_reg_full_i_1                                                                                                                                                                          |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/BITCNT/n_0_q_int[0]_i_1__0                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/O23[0]                                                                                                                                                                                                                                            |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O96[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_CTRL_I/O1                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_wfifo_0/wfifo_ctl/inst/i_axis_inf/O1                                                                                                                                                                                                                                                |                1 |              4 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_wfifo_1/wfifo_ctl/inst/i_axis_inf/O1                                                                                                                                                                                                                                                |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_wfifo_2/wfifo_ctl/inst/i_axis_inf/O1                                                                                                                                                                                                                                                |                1 |              4 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_wfifo_3/wfifo_ctl/inst/i_axis_inf/O1                                                                                                                                                                                                                                                |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O95[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O7                                                                                                                                                                                                                                 |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_linear_flash/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/E[0]                                                                                                                                                                                       | i_system_wrapper/system_i/axi_linear_flash/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/SR[0]                                                                                                                                                                                                        |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O95[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                1 |              4 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_rx_pnmon/i_pnmon/n_0_adc_pn_oos_count[3]_i_1                                                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/n_0_gen_ramb[15].ramb_inst_i_1                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/clear                                                                                                                                                                                                                              |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/n_0_s_conv_len[3]_i_1                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O94[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                2 |              4 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_adc_xfer_status/n_0_d_xfer_toggle_i_1__0                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_adc_rst_reg/SR[0]                                                                                                                                                                                                                                |                1 |              4 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_rx_pnmon/i_pnmon/n_0_adc_pn_oos_count[3]_i_1__0                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/n_0_si_be[3]_i_1                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_rx_pnmon/i_pnmon/n_0_adc_pn_oos_count[3]_i_1__1                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/n_0_si_ptr[3]_i_2                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/n_0_si_ptr[3]_i_1                                                                                                                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/n_0_adc_pn_oos_count[3]_i_1__2                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O93[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O7                                                                                                                                                                                                                                 |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/n_0_si_word[3]_i_1                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O93[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/n_0_si_wrap_cnt[3]_i_1                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/n_0_s_conv_len[3]_i_1                                                                                              |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_dac_xfer_status/n_0_d_xfer_toggle_i_1                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_dac_rst_reg/SR[0]                                                                                                                                                                                                                                |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rbuf_en                                                                                                          | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/clear                                                                                                                          |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/n_0_s_conv_len[3]_i_1                                                                                              |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/dest_req_ready                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/n_0_gen_ramb[15].ramb_inst_i_1                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/clear                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/n_0_s_conv_len[3]_i_1                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/n_0_si_be[3]_i_1                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/n_0_si_ptr[3]_i_2                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_si_ptr                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/n_0_si_word[3]_i_1                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/n_0_s_conv_len[3]_i_1                                                                                              |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rbuf_en                                                                                                          | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/clear                                                                                                                          |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/SR[0]                                                                                                 |                3 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/n_0_sig_token_cntr[3]_i_1                                                                                                                                               | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                                    | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/CE042_out                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O1                                                                                                                                                                                                                        |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_up_axi/SR[0]                                                                                                                                                                                                                                                  |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/n_0_GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1                                                                                                                                                                                  |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/ex_is_fpu_instr                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/O1                                                                                                                                                                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/ex_Sel_SPR_BTR                                                                                                                                                                                                      |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/O1                                                                                                                                                                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/ex_mbar_decode                                                                                                                                                                                                      |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O27[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O6                                                                                                                                                                                                                                 |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O27[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/O70[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/O57[0]                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/WB_Halted                                                                                                                                                                                                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                  |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O26[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/O4[0]                                                                                                 |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/O4                                                                                                                                    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/O19[0]                                                                                                                                            |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O25[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O6                                                                                                                                                                                                                                 |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_wait_state_cnt_r[3]_i_1                                                                                                            |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/O4                                                                                                                                    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                                                                                             |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_incdec_wait_cnt[3]_i_1                                                                                                                           |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/n_0_Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1                                                                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_wait_cnt_r[3]_i_1                                                                                                                           |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/n_0_Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[0]_i_1                                                                                | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                  |                3 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/n_0_Using_AXI.r_read_fifo_addr[0]_i_1__0                                                                                              | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                  |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/n_0_Using_AXI.r_read_fifo_addr[0]_i_1                                                                                                                                                     | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_complex_wait_cnt[3]_i_1                                                                                                                                         |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/O1                                                                                                                                                                                                            | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/n_0_Use_Uart.reset_RX_FIFO_reg                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/O1                                                                                                                                                                                                            | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/n_0_Use_Uart.reset_TX_FIFO_reg                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb_debug/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                                                                             | i_system_wrapper/system_i/sys_mb_debug/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                     |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O25[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                1 |              4 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_status/O1                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_rst_reg/O1                                                                                                                                                                                                                                               |                2 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/U0/O1                                                             |                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
| ~i_system_wrapper/system_i/axi_ethernet/U0/O1                                                             |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/CDC_FIFO_RST/scndry_out                                                                                                                                                                                                               |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/n_0_tap_inc_wait_cnt[3]_i_1                                                                                                                                        |                2 |              4 |
|  i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/AES_AXI_0/U0/AES_Crypto_0/SubBytes_round/n_0_FSM_onehot_estado[11]_i_1__1                                                                                                                                                                                                               |                1 |              4 |
|  i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/AES_AXI_0/U0/AES_Crypto_0/SubBytes_round/n_0_FSM_onehot_estado[20]_i_1                                                                                                                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/Ext_JTAG_DRCK                                                  | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                                                                                                    | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/n_0_PORT_Selector[3]_i_1                                                                                                                                                                                                                                    |                1 |              4 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/Ext_JTAG_UPDATE                                                | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                                         | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/n_0_PORT_Selector[3]_i_1                                                                                                                                                                                                                                    |                1 |              4 |
| ~i_system_wrapper/system_i/sys_mb_debug/U0/Ext_JTAG_UPDATE                                                |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/n_0_PORT_Selector[3]_i_1                                                                                                                                                                                                                                    |                1 |              4 |
|  dbg_hub/inst/idrck                                                                                       |                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/U_ICON/U_CMD/I10[0]                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                                                               |                3 |              4 |
|  dbg_hub/inst/idrck                                                                                       |                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/idrck                                                                                       | dbg_hub/inst/U_ICON/U_CMD/O2                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O24[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O6                                                                                                                                                                                                                                 |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O24[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                                                                               |                3 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O121[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O7                                                                                                                                                                                                                                 |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O121[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                3 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O120[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O6                                                                                                                                                                                                                                 |                3 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inverted_reset                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inverted_reset                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inverted_reset                                                                                                 |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/inverted_reset                               |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/inverted_reset                               |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inverted_reset                                                                                                 |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/inverted_reset                               |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1                                                                                                                                     |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1                                                                                                                                     |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1                                                                                                                                     |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][0][4]_i_2                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][0][4]_i_1                                                                                                                                  |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inverted_reset                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inverted_reset                                                                                                    |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inverted_reset                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inverted_reset                                                                                                    |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O120[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_gpio_sw_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1                                                                                                                                                                                          |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                                                                        |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                                                                                                       |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                                                                                                        |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                                                                                                        |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                                                                                                        |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                                                                                                        |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                                                                                                        |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                                                                                                        |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                                                                                                        |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                                                                                                        |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                                                                                                        |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/clear                                                                                                                                                                                                                 |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                                                                                                        |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                                                                 |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O119[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O6                                                                                                                                                                                                                                 |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O119[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                                                                      |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O118[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O117[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O6                                                                                                                                                                                                                                 |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_dest_dma_mm/i_addr_gen/n_0_length[3]_i_2                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_dest_dma_mm/i_addr_gen/n_0_length[3]_i_1                                                                                                                                                                                                        |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/data_req_ready                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O117[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_src_dma_mm/i_addr_gen/n_0_length[3]_i_2                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_src_dma_mm/i_addr_gen/n_0_length[3]_i_1                                                                                                                                                                                                         |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/SS[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |                3 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O116[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/E[0]                                                                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/SR[0]                                                                                                                                                |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt0_0                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_detect_rd_cnt[3]_i_1                                                                                                               |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset_TxFIFO_ptr_int                                                                                                                                                                                          |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0_1                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/n_0_wait_cnt_r[3]_i_1__0                                                                                                                 |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_dqs_count_r[3]_i_1                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O3[0]                                                                                                                                                                                                                  |                3 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                                                                          |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0_0                                                                                                                              | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O35[0]                                                                                                                                                                                                                 |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O114[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_cnt_dqs_r[3]_i_1                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                                                                                  |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[0][5]_i_1                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/SR[1]                                                                                                                                                                                                                  |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[1][5]_i_1                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/SR[1]                                                                                                                                                                                                                  |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[2][5]_i_1                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/SR[1]                                                                                                                                                                                                                  |                3 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[3][5]_i_1                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/SR[1]                                                                                                                                                                                                                  |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[4][5]_i_1                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/SR[1]                                                                                                                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[5][5]_i_1                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/SR[1]                                                                                                                                                                                                                  |                3 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[6][5]_i_1                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/SR[1]                                                                                                                                                                                                                  |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[7][5]_i_1                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/SR[1]                                                                                                                                                                                                                  |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[0][5]_i_1                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O2[0]                                                                                                                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[1][5]_i_1                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O2[0]                                                                                                                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[2][5]_i_1                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O2[0]                                                                                                                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[3][5]_i_1                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O2[0]                                                                                                                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[4][5]_i_1                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O2[0]                                                                                                                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[5][5]_i_1                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O2[0]                                                                                                                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[6][5]_i_1                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O2[0]                                                                                                                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[7][5]_i_1                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O2[0]                                                                                                                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_stable_rise_stg3_cnt[3]_i_2                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/stable_rise_stg3_cnt0                                                                                                                           |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_stg3_tap_cnt[4]_i_2                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_stg3_tap_cnt[4]_i_1                                                                                                                         |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/stable_fall_stg3_cnt0                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/stable_rise_stg3_cnt0                                                                                                                           |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_complex_num_reads[3]_i_1                                                                                                                            |                                                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_complex_num_reads_dec[3]_i_1                                                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                                                                                  |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_reg_ctrl_cnt_r[3]_i_2                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_reg_ctrl_cnt_r[3]_i_1                                                                                                                                           |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_stg1_wr_rd_cnt[8]_i_1                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_stg1_wr_rd_cnt[6]_i_1                                                                                                                                           |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_wr_byte_cnt[3]_i_2                                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/p_76_in                                                                                                                                                                                                                |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_wrcal_wr_cnt[3]_i_2                                                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_wrcal_wr_cnt[3]_i_1                                                                                                                                             |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_num_refresh[3]_i_1                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in14_in                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_oclk_wr_cnt[3]_i_1                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][1][4]_i_2                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][1][4]_i_1                                                                                                                                  |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][2][4]_i_2                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][2][4]_i_1                                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][3][4]_i_2                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][3][4]_i_1                                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][4][4]_i_2                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][4][4]_i_1                                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][5][4]_i_2                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][5][4]_i_1                                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][6][4]_i_2                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][6][4]_i_1                                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][7][4]_i_2                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][7][4]_i_1                                                                                                                                  |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_regl_dqs_cnt[3]_i_1                                                                                                                                |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O113[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_wait_cnt_r[3]_i_1                                                                                                                                              |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/n_0_cal2_state_r[3]_i_1                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O13                                                                                                                                                                                                                    |                3 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/n_0_wrcal_dqs_cnt_r[3]_i_1                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O13                                                                                                                                                                                                                    |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_gpio_lcd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/SR[0]                                                                                                                                                                                                          |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O112[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_dest_dma_mm/i_addr_gen/O1                                                                                                                                                                                                                       |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O111[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O7                                                                                                                                                                                                                                 |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O111[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O110[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1                                                                                                                      |                                                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O23                                                                                                                                                                                                                    |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/E[0]                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/n_0_reset_reg                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O109[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O7                                                                                                                                                                                                                                 |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O109[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O105[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O6                                                                                                                                                                                                                                 |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O105[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/O1                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/n_0_cnt_read[3]_i_1                                                                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                         |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O104[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O6                                                                                                                                                                                                                                 |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/n_0_reset_reg                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O104[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O103[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/n_0_RAM_reg_0_63_0_2_i_1                                                                          |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/n_0_RAM_reg_128_191_0_2_i_1                                                                       |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/n_0_RAM_reg_192_255_0_2_i_1                                                                       |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/n_0_RAM_reg_256_319_0_2_i_1                                                                       |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/n_0_RAM_reg_320_383_0_2_i_1                                                                       |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/n_0_RAM_reg_384_447_0_2_i_1                                                                       |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/n_0_RAM_reg_448_511_0_2_i_1                                                                       |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/n_0_RAM_reg_64_127_0_2_i_1                                                                        |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O102[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O7                                                                                                                                                                                                                                 |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O102[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O6                                                                                                                                                                                                                                 |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O102[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/n_0_mi_ptr[3]_i_2                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/n_0_mi_ptr[3]_i_1                                                                                                                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_cnt_shift_r[3]_i_2                                                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/cnt_shift_r0                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O101[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O6                                                                                                                                                                                                                                 |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/n_0_mi_wrap_cnt[3]_i_1                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O101[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O100[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O7                                                                                                                                                                                                                                 |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O12                              |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O13                              |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O16                              |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O17                              |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O4                               |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O5                               |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O9                               |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O8                               |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O100[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O6                                                                                                                                                                                                                                 |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O100[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_dac_par_type0                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O12                              |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O13                              |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O16                              |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O17                              |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O4                               |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O5                               |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O9                               |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O8                               |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/n_0_RAM_reg_0_63_0_2_i_1                                                                          |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/n_0_RAM_reg_128_191_0_2_i_1                                                                       |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/n_0_RAM_reg_192_255_0_2_i_1                                                                       |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/n_0_RAM_reg_256_319_0_2_i_1                                                                       |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/n_0_RAM_reg_320_383_0_2_i_1                                                                       |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/n_0_RAM_reg_384_447_0_2_i_1                                                                       |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/n_0_RAM_reg_448_511_0_2_i_1                                                                       |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/n_0_RAM_reg_64_127_0_2_i_1                                                                        |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_adc_lb_enb0                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_adc_lb_enb0                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/n_0_mi_wrap_cnt[3]_i_1                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   |                3 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/n_0_mi_ptr[3]_i_2                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/n_0_mi_ptr[3]_i_1                                                                                                                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O12                              |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O13                              |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O16                              |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O17                              |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O4                               |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O5                               |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O9                               |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O8                               |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/n_0_up_rcount[3]_i_1                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O1                                                                                                                                                                                                                                                             |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/n_0_up_xfer_toggle_i_1__8                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_adc_xfer_cntrl/O1                                                                                                                                                                                                                |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/bus_struct_reset[0]                                                                                                                                                                                                                                                       |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/p_0_out                                                                                                                                                                                               |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/flush_pipe                                                                                                                                                                                                                             |                3 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_1_out                                                                                                                                                                                                                     |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/fast_reset_r                                                                                                                   |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/fast_reset_r                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/fast_reset_r                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/fast_reset_r                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/fast_reset_r                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/n_0_buf_cnt[3]_i_1                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/n_0_S_AXI_WREADY_i_i_1                                                                                                                                                                                                                |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_buf0                                                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/n_0_S_AXI_WREADY_i_i_1                                                                                                                                                                                                                |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_awready_reg                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/n_0_S_AXI_WREADY_i_i_1                                                                                                                                                                                                                |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_linear_flash/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/SR[0]                                                                                                                                                                                                                                |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/n_0_mi_wrap_cnt[3]_i_1                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |                4 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/n_0_s_conv_len[3]_i_1                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[1]                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                             |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/n_0_gen_axi.s_axi_bid_i[3]_i_1                                                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                             |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/n_0_buf_cnt[3]_i_1                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/n_0_S_AXI_WREADY_i_i_1                                                                                                                                                                                                                |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_awready_reg                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/n_0_S_AXI_WREADY_i_i_1                                                                                                                                                                                                                |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_buf0                                                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/n_0_S_AXI_WREADY_i_i_1                                                                                                                                                                                                                |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/n_0_mi_wrap_cnt[3]_i_1                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/n_0_s_conv_len[3]_i_1                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push                                                                                                                |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/load_s1                                                                                                                                            |                                                                                                                                                                                                                                                                                                                   |                4 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/n_0_m_payload_i[5]_i_1                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push                                                                                                                |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/load_s1                                                                                                                                            |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/n_0_m_payload_i[5]_i_1__1                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/n_0_gen_single_thread.accept_cnt[3]_i_1__0                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                             |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1                                                                                                                                                                                                 |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/O6[0]                                                                                                                                                                                                                           |                3 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/srst_wrst_busy                                                                                                                                                                                                                  |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/n_0_GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[30]_i_1                                                                                                                                                           |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/rx_fifo_reset                                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_fmcomms2_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                                                                                                                                                         |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/n_0_up_rcount[3]_i_1                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/O1                                                                                                                                                                                                                                                        |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/CE_0                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/SR[0]                                                                                                                                                                                                                           |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/CE_1                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/txComboBusFifoWrCntRst                                                                                                                                                                                                          |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/O22                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/O12                                                                                                                                                                                                                             |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/mac_addr_ram_we                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/n_0_NO_CMD_QUEUE.cmd_cnt[4]_i_1                                                                                                                                                                                           | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/n_0_S_AXI_WREADY_i_i_1                                                                                                                                                                                                                |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_linear_flash/U0/EMC_CTRL_I/COUNTERS_I/TRDCNT_I/CE                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_linear_flash/U0/bus2ip_reset                                                                                                                                                                                                                                                        |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/RD_RST                                                                                                           |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/Using_Div_Unit.Div_unit_I1/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O98[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O7                                                                                                                                                                                                                                 |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O98[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O6                                                                                                                                                                                                                                 |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_linear_flash/U0/EMC_CTRL_I/COUNTERS_I/TLZCNT_I/CE                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_linear_flash/U0/bus2ip_reset                                                                                                                                                                                                                                                        |                2 |              5 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/Ext_JTAG_UPDATE                                                | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                   |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_buf0                                                                                                          | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/n_0_S_AXI_WREADY_i_i_1                                                                                                                                                                                                             |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O97[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O7                                                                                                                                                                                                                                 |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O97[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O6                                                                                                                                                                                                                                 |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_si_ptr                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_si_ptr                                                                                                                     |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O109[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O6                                                                                                                                                                                                                                 |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O96[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O7                                                                                                                                                                                                                                 |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1                                                                                                             |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O96[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O6                                                                                                                                                                                                                                 |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/RD_RST                                                                                                           |                1 |              5 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_up_axi/SR[0]                                                                                                                                                                                                                                                  |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                                                                                            |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O95[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O6                                                                                                                                                                                                                                 |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O94[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O7                                                                                                                                                                                                                                 |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O94[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O6                                                                                                                                                                                                                                 |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1                                                                                                             |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                                                                                                            |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O93[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O6                                                                                                                                                                                                                                 |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1                                                                                                             |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/I8[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                                                   |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O120[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O7                                                                                                                                                                                                                                 |                4 |              5 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/O1[0]                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/E[0]                                                                                                                                                                                                                  |                1 |              5 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/p_4_in                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/dest_req_ready                                                                                                                                                                                                       |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1                                                                                                             |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O57[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O53[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_adc_clock_mon/O2                                                                                                                                                                                                                                 |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1                                                                                                             |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_match_flag_and[4]_i_1                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O12[0]                                                                                                                                                                                                                 |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O121[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O6                                                                                                                                                                                                                                 |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1                                                                                                             |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_delay_cntrl/O18                                                                                                                                                                                                                                  |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_entry_cnt[4]_i_1                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                      |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1                                                                                                             |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O45[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_dac_clock_mon/up_count_toggle_s                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_dac_xfer_cntrl/O1                                                                                                                                                                                                                |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                  | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/n_0_sig_coelsc_reg_full_i_1                                                                                                                                                                      |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O24[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/O5                                                                                                                                                                                                                                 |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O27[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O7                                                                                                                                                                                                                                 |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O24[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O7                                                                                                                                                                                                                                 |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_prbs_state_r[4]_i_1                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O12[0]                                                                                                                                                                                                                 |                4 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/n_0_NO_CMD_QUEUE.cmd_cnt[4]_i_1                                                                                                                                                                                           | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/n_0_S_AXI_WREADY_i_i_1                                                                                                                                                                                                                |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O25[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O7                                                                                                                                                                                                                                 |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/n_0_NO_CMD_QUEUE.cmd_cnt[4]_i_2                                                                                                                                                                                        | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/n_0_NO_CMD_QUEUE.cmd_cnt[4]_i_1                                                                                                                                                                                                    |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_final_cnt_r_mux_c[5]_i_1                                                                                                               |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/I5[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                                                   |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_cal1_dlyce_dq_r_reg                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idelay_tap_limit_r0                                                                                                                                                |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                                         | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_dac_xfer_cntrl/n_0_up_xfer_toggle_i_1__1                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_dac_xfer_cntrl/O1                                                                                                                                                                                                                |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/Rst0                                                                                                                                                                                                                            |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_cal1_wait_cnt_r[4]_i_1                                                                                                                                         |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_stg1_wr_rd_cnt[8]_i_1                                                                                                                               |                                                                                                                                                                                                                                                                                                                   |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bhandshake                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                         |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/n_0_not_empty_wait_cnt[4]_i_1                                                                                                                                      |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/n_0_si_ptr[4]_i_2                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_si_ptr                                                                                                                     |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/n_0_bit_cnt[4]_i_1                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/clk_cnt1_0                                                                                                                                                                                                                                                    |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/n_0_FSM_onehot_bufctrl[5]_i_2                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/bufctrl0                                                                                                                                                                                                                                                      |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/n_0_mi_ptr[4]_i_2                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/n_0_mi_ptr[4]_i_1                                                                                                                                                                                                                     |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                   | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/O6                                                                                                                        |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/I9[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                                                   |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O10                                                                                                                                                                                                                    |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O105[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O7                                                                                                                                                                                                                                 |                5 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/n_0_MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1                                                                                                                                                             | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_RST_MODULE/I7[0]                                                                                                                                                                                                                                                      |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/n_0_NO_CMD_QUEUE.cmd_cnt[4]_i_2                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/n_0_NO_CMD_QUEUE.cmd_cnt[4]_i_1                                                                                                                              |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/valid_frame_sync_d2                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/O28[0]                                                                                                                                                                                                          |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_entry_cnt[4]_i_1                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                      |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/up_count_toggle_s                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O1                                                                                                                                                                                                                                            |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O111[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O6                                                                                                                                                                                                                                 |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_entry_cnt[4]_i_1                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                      |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/n_0_OTHER_RATIO_GENERATE.Count[4]_i_2                                                                                                                                          | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/n_0_OTHER_RATIO_GENERATE.Count[4]_i_1                                                                                                                                                      |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_entry_cnt[4]_i_1                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                      |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/O1                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                   |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O114[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O7                                                                                                                                                                                                                                 |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/n_0_gen_rep[0].fifoaddr[4]_i_1                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                             |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_dma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[0]                                                                                                                                                                                  | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_RST_MODULE/I7[0]                                                                                                                                                                                                                                                      |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_state_r[4]_i_1                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O3[1]                                                                                                                                                                                                                  |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][3][5]_i_1                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O3[0]                                                                                                                                                                                                                  |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][0][5]_i_1                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O2[0]                                                                                                                                                                                                                  |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/n_0_NO_CMD_QUEUE.cmd_cnt[4]_i_2                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/n_0_NO_CMD_QUEUE.cmd_cnt[4]_i_1                                                                                                                              |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/n_0_DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[4]_i_1                                                                                                                                                                |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                        |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                        |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/RD_RST                                                                                                              |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/AES_AXI_0/U0/myip_lite_v1_0_S00_AXI_inst/n_0_axi_arready_i_1                                                                                                                                                                                                                | i_system_wrapper/system_i/AES_AXI_0/U0/myip_lite_v1_0_S00_AXI_inst/n_0_axi_awready_i_1                                                                                                                                                                                                                            |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/AES_AXI_0/U0/myip_lite_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                                                       | i_system_wrapper/system_i/AES_AXI_0/U0/myip_lite_v1_0_S00_AXI_inst/n_0_axi_awready_i_1                                                                                                                                                                                                                            |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O110[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O6                                                                                                                                                                                                                                 |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/n_0_up_xfer_toggle_i_1                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O1                                                                                                                                                                                                                                            |                4 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/O1                                                                                                                                                                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/ex_Sel_SPR_TLBHI_l                                                                                                                                                                                                  |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_entry_cnt[4]_i_1                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                      |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O112[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O6                                                                                                                                                                                                                                 |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O104[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O7                                                                                                                                                                                                                                 |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                           |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/I10[0]                                                                                                                                               |                                                                                                                                                                                                                                                                                                                   |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O8                                                                                                                                                                                                                     |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O112[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O7                                                                                                                                                                                                                                 |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O116[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O6                                                                                                                                                                                                                                 |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/E[0]                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/SS[0]                                                                                                                                                                                                                   |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_entry_cnt[4]_i_1                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                      |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/p_1_in                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/O1                                                                                                                                                                                                                                                        |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/p_4_in                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/data_req_ready                                                                                                                                                                                                         |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_entry_cnt[4]_i_1                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                      |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O117[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O7                                                                                                                                                                                                                                 |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_entry_cnt[4]_i_1                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                      |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/O5                                                                                                                                                                                  |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O118[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O6                                                                                                                                                                                                                                 |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_buf0                                                                                                          | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/n_0_S_AXI_WREADY_i_i_1                                                                                                                                                                                                             |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O119[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O7                                                                                                                                                                                                                                 |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_awready_reg                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/n_0_S_AXI_WREADY_i_i_1                                                                                                                                                                                                             |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/n_0_reg_do[9]_i_1                                                                                                                                                                                                                    |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_rst_reg/drp_rst                                                                                                                                                                                                                                  |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/n_0_buf_cnt[4]_i_1                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/n_0_S_AXI_WREADY_i_i_1                                                                                                                                                                                                             |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O113[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O6                                                                                                                                                                                                                                 |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/RD_RST                                                                                                            |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/TX_FIFO_Reset                                                                                                                                                                             |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_second_edge_taps_r[5]_i_2                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_second_edge_taps_r[5]_i_1                                                                                                                                      |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/RD_RST                                                                                                              |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/RD_RST                                                                                                            |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/Q[1]                                                                                                                                   |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/RX_FIFO_Reset                                                                                                                                                                             |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/Q[1]                                                                                                                                   |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/Q[1]                                                                                                                                    |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/Q[1]                                                                                                                                    |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O1                                                                                                                                                                                                                        |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/Q[1]                                                                                                                                   |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/O1                                                                                                                                                                  |                4 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/Q[1]                                                                                                                                   |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/Q[1]                                                                                                                                    |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/Q[1]                                                                                                                                    |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/O1                                                                                                                                                                  |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/Q[1]                                                                                                                                   |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/Q[1]                                                                                                                                   |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/O1                                                                                                                                                                  |                4 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/Q[1]                                                                                                                                    |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/O1                                                                                                                                                                  |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/Q[1]                                                                                                                                    |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/n_0_NO_CMD_QUEUE.cmd_cnt[4]_i_2                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/n_0_NO_CMD_QUEUE.cmd_cnt[4]_i_1                                                                                                                              |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/O1                                                                                                                                                                  |                4 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/O1                                                                                                                                                                  |                4 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_dac_xfer_cntrl/n_0_up_xfer_toggle_i_1                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_dac_xfer_cntrl/O1                                                                                                                                                                                                                |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/n_0_Using_AXI.Use_AXI_Write.pending_write[4]_i_1                                                                                      | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                  |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Stream_Data_Valid                                                                                                                                                               | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/R                                                                                                                                                                                           |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_awready_reg                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/n_0_S_AXI_WREADY_i_i_1                                                                                                                                                                                                             |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/O3[0]                                                                                                                                                                                         | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                  |                4 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_dac_xfer_cntrl/n_0_up_xfer_toggle_i_1__0                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_dac_xfer_cntrl/O1                                                                                                                                                                                                                |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ethernet/U0/I_AXI_NATIVE_IPIF/E[0]                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet/U0/I_AXI_NATIVE_IPIF/O21                                                                                                                                                                                                                                                   |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O101[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O7                                                                                                                                                                                                                                 |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/Q[1]                                         |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/n_0_S_AXI_WREADY_i_i_1                                                                                                                                                                                                             |                5 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O113[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O7                                                                                                                                                                                                                                 |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O103[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O7                                                                                                                                                                                                                                 |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O114[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O6                                                                                                                                                                                                                                 |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/RD_RST                                                                                                         |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O103[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O6                                                                                                                                                                                                                                 |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/Q[1]                                         |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/n_0_buf_cnt[4]_i_1                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/n_0_S_AXI_WREADY_i_i_1                                                                                                                                                                                                             |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idel_dec_cnt[4]_i_1                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                        |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/O26[0]                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/n_0_reset_reg                                                                                                                                                                                                              |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_deferral_state/O2[0]                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/SR[0]                                                                                                                                                                                                                           |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/n_0_NO_CMD_QUEUE.cmd_cnt[4]_i_2                                                                                                                                                                                        | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/n_0_NO_CMD_QUEUE.cmd_cnt[4]_i_1                                                                                                                                                                                                    |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_linear_flash/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_1                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_linear_flash/U0/bus2ip_reset                                                                                                                                                                                                                                                        |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1                                                                                                             |                1 |              5 |
|  i_system_wrapper/system_i/axi_ethernet/phy_tx_clk_i                                                      | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                                                                        |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/Q[1]                                         |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_linear_flash/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_0                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_linear_flash/U0/bus2ip_reset                                                                                                                                                                                                                                                        |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O110[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/O7                                                                                                                                                                                                                                 |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/n_0_mi_ptr[4]_i_2                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/n_0_mi_ptr[4]_i_1                                                                                                                                                                                                                     |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_deferral_state/E[0]                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/SR[0]                                                                                                                                                                                                                           |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_linear_flash/U0/EMC_CTRL_I/COUNTERS_I/TWRCNT_I/CE                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_linear_flash/U0/bus2ip_reset                                                                                                                                                                                                                                                        |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/n_0_S_AXI_WREADY_i_i_1                                                                                                                                                                                                             |                4 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/RD_RST                                                                                                         |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_init_dec_cnt[5]_i_1                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                        |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out_0                                                                                                                                                                                                     |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O98[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_rise_edge1_taps[5]_i_1                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O16                                                                                                                                                                                                                    |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_inc_cnt[5]_i_1                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O16                                                                                                                                                                                                                    |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O97[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_final_cnt_r[5]_i_2                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/stg3_limit0                                                                                                                                     |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_fall_edge2_taps[5]_i_1                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O16                                                                                                                                                                                                                    |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O96[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_fall_edge1_taps[5]_i_1                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O17[0]                                                                                                                                                                                                                 |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O94[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_dec_cnt[5]_i_1                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O16                                                                                                                                                                                                                    |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_cal1_state_r[5]_i_1                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                        |                4 |              6 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/n_0_dac_sync_count[5]_i_1                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                   |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[7].right_edge_pb[47]_i_2                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[7].right_edge_pb[47]_i_1                                                                                                   |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][7][5]_i_1                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O3[0]                                                                                                                                                                                                                  |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][6][5]_i_1                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O2[0]                                                                                                                                                                                                                  |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_dma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected                                                                                                                                                                                 | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                      |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][5][5]_i_1                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O3[0]                                                                                                                                                                                                                  |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                               | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/n_0_sig_rd_sts_interr_reg_i_1                                                                                                                                                                 |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][4][5]_i_1                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O2[0]                                                                                                                                                                                                                  |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/n_0_Using_AXI.Use_Read_Data_Active.read_data_counter[0]_i_1                                                                                                                               | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                  |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O27[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_first_edge_taps_r[5]_i_2                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_first_edge_taps_r[5]_i_1                                                                                                                                       |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O36[0]                                                                                                                                                                                                                 |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_calib_data_offset_0[3]_i_1                                                                                                                                      |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][2][5]_i_1                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O3[1]                                                                                                                                                                                                                  |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O113[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/O5                                                                                                                                                                                                                                 |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_pi_stg2_reg_l_timing[5]_i_1                                                                                                                                    |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                  | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/n_0_sig_rd_sts_interr_reg_i_1__0                                                                                                                                 |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][1][5]_i_1                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O3[1]                                                                                                                                                                                                                  |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O110[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O25[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/O5                                                                                                                                                                                                                                 |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[2].right_edge_pb[17]_i_2                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[2].right_edge_pb[17]_i_1                                                                                                   |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_inc_cnt[5]_i_1                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                        |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[4].right_gain_pb[29]_i_2                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[4].right_gain_pb[29]_i_1                                                                                                   |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_dec_cnt[5]_i_1                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O4[0]                                                                                                                                                                                                                  |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                   |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer_r0_0                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/n_0_refresh_timer.refresh_timer_r[5]_i_1                                                                                                                                            |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/up_count_toggle_s                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O3                                                                                                                                                                                                                                            |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O112[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                1 |              6 |
| ~i_system_wrapper/system_i/axi_ethernet/U0/O1                                                             |                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_prbs_dec_tap_cnt[5]_i_1                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O12[0]                                                                                                                                                                                                                 |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_dma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected                                                                                                                                                                                 | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                      |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O114[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/n_0_maint_prescaler.maint_prescaler_r[5]_i_1                                                                                                                                        |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[5].left_edge_pb[35]_i_1                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                                                                                                       |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_cpu_interconnect/s00_mmu/inst/register_slice_inst/ar_pipe/E[0]                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/s00_mmu/inst/decerr_slave_inst/O1                                                                                                                                                                                                                                  |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/E[0]                                                                                                                                                                              | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                         |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O101[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                5 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_dac_xfer_cntrl/n_0_up_xfer_toggle_i_1__1                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_dac_clock_mon/O1                                                                                                                                                                                                                                 |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_dec_cnt[5]_i_1                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                                                                                                                  |                2 |              6 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/Ext_JTAG_DRCK                                                  | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_count[0]__0_i_1                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                   |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[5].left_loss_pb[35]_i_1                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                                                                                                       |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_tap_count_r[5]_i_1                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O3[1]                                                                                                                                                                                                                  |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_prbs_dqs_tap_cnt_r[5]_i_1                                                                                              | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O18                                                                                                                                                                                                                    |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O113[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_prbs_dqs_tap_cnt_r[5]_i_1                                                                                              | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O12[0]                                                                                                                                                                                                                 |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep__15                                                                                                                                                                     |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0_0                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/n_0_delaydec_cnt_r[5]_i_1                                                                                                                |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[5].right_edge_pb[35]_i_2                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[5].right_edge_pb[35]_i_1                                                                                                   |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_tap_cnt_cpt_r[5]_i_2                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_tap_cnt_cpt_r[5]_i_1                                                                                                                                           |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_right_edge_taps_r[5]_i_1                                                                                                                           |                                                                                                                                                                                                                                                                                                                   |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_rdlvl_dqs_tap_cnt_r[0][7][5]_i_1                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                        |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[5].right_gain_pb[35]_i_2                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[5].right_gain_pb[35]_i_1                                                                                                   |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                                | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1                                                                                                                 |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_rdlvl_dqs_tap_cnt_r[0][6][5]_i_1                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                        |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_rdlvl_dqs_tap_cnt_r[0][5][5]_i_1                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                        |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                                                                                                                                                                     |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_rdlvl_dqs_tap_cnt_r[0][4][5]_i_1                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                        |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[6].left_edge_pb[41]_i_1                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                                                                                                       |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_rdlvl_dqs_tap_cnt_r[0][3][5]_i_1                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                        |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2mstr_cmd_ready                                                                                                                                 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/n_0_sig_next_calc_error_reg_i_1                                                                                                                                     |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_rd_byte_data_offset[0][5]_i_2                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_rd_byte_data_offset[0][5]_i_1                                                                                                      |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/mm2s_all_idle                                                                                                                                                                                | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                           |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_cpu_interconnect/s00_mmu/inst/n_0_gen_write.w_cnt[5]_i_1                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_cpu_interconnect/s00_mmu/inst/decerr_slave_inst/O1                                                                                                                                                                                                                                  |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[6].left_loss_pb[41]_i_1                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                                                                                                       |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_rdlvl_dqs_tap_cnt_r[0][2][5]_i_1                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                        |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_cpu_interconnect/s00_mmu/inst/register_slice_inst/aw_pipe/O28[0]                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_cpu_interconnect/s00_mmu/inst/decerr_slave_inst/O1                                                                                                                                                                                                                                  |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[6].right_edge_pb[41]_i_2                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[6].right_edge_pb[41]_i_1                                                                                                   |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_rdlvl_dqs_tap_cnt_r[0][1][5]_i_1                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                        |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_1                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                        |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_prbs_inc_tap_cnt[5]_i_1                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O11[0]                                                                                                                                                                                                                 |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_pi_rdval_cnt[5]_i_1                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                        |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_cpu_interconnect/s00_mmu/inst/register_slice_inst/ar_pipe/SR[0]                                                                                                                                                                                                                     |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/n_0_S_AXI_WREADY_i_i_1                                                                                                                                                                                                             |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[6].right_gain_pb[41]_i_2                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[6].right_gain_pb[41]_i_1                                                                                                   |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/E[0]                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                                                                        |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_rd_byte_data_offset[0][17]_i_2                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_rd_byte_data_offset[0][17]_i_1                                                                                                     |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                                                                     |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O121[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/O5                                                                                                                                                                                                                                 |                4 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/n_0_S_AXI_WREADY_i_i_1                                                                                                                                                                                                             |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_adc_lb_enb0_15                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O5[0]                                                                                                                                                                                                                  |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[7].left_edge_pb[47]_i_1                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                                                                                                       |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[7].left_loss_pb[47]_i_1                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                                                                                                       |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O104[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_adc_clock_mon/O2                                                                                                                                                                                                                                 |                5 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/n_0_m_payload_i[67]_i_1                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_adc_lb_enb0_12                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                   |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_rd_byte_data_offset[0][11]_i_2                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_rd_byte_data_offset[0][11]_i_1                                                                                                     |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O105[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/p_1_in                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O1                                                                                                                                                                                                                                            |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/p_1_in                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_adc_clock_mon/O1                                                                                                                                                                                                                                 |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                       |                4 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_rank_final_loop[0].final_do_max[0][5]_i_1                                                                              | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O4[0]                                                                                                                                                                                                                  |                3 |              6 |
|  dbg_hub/inst/idrck                                                                                       |                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                                                                                          |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/p_5_in                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O3                                                                                                                                                                                                                                            |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1                                                  |                                                                                                                                                                                                                                                                                                                   |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_rank_final_loop[0].bank_final_loop[1].final_data_offset[0][11]_i_1                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O5[0]                                                                                                                                                                                                                  |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_largest_left_edge[5]_i_1                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O11[0]                                                                                                                                                                                                                 |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[4].right_edge_pb[29]_i_2                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[4].right_edge_pb[29]_i_1                                                                                                   |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[4].left_loss_pb[29]_i_1                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                                                                                                       |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[4].left_edge_pb[29]_i_1                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                                                                                                       |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[3].right_gain_pb[23]_i_2                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[3].right_gain_pb[23]_i_1                                                                                                   |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[3].right_edge_pb[23]_i_2                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[3].right_edge_pb[23]_i_1                                                                                                   |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[3].left_loss_pb[23]_i_1                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                                                                                                       |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[3].left_edge_pb[23]_i_1                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                                                                                                       |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[2].right_gain_pb[17]_i_2                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[2].right_gain_pb[17]_i_1                                                                                                   |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[2].left_loss_pb[17]_i_1                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                                                                                                       |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[2].left_edge_pb[17]_i_1                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                                                                                                       |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/MDIO_GEN.MDIO_IF_I/n_0_clk_cnt[5]_i_1                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/SR[0]                                                                                                                                                                                                                           |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O114[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/O5                                                                                                                                                                                                                                 |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/O1                                                                                                                                                                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/ex_move_to_TLBSX_instr                                                                                                                                                                                              |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/O1                                                                                                                                                                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/use_Reg_Neg_DI                                                                                                                                                                                                      |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[1].right_gain_pb[11]_i_2                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[1].right_gain_pb[11]_i_1                                                                                                   |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[1].right_edge_pb[11]_i_2                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[1].right_edge_pb[11]_i_1                                                                                                   |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[1].left_loss_pb[11]_i_1                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                                                                                                       |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[1].left_edge_pb[11]_i_1                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                                                                                                       |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[0].right_gain_pb[5]_i_2                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[0].right_gain_pb[5]_i_1                                                                                                    |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[0].right_edge_pb[5]_i_2                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[0].right_edge_pb[5]_i_1                                                                                                    |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[0].left_loss_pb[5]_i_1                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                                                                                                       |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[0].left_edge_pb[5]_i_2                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                                                                                                       |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep__15                                                                                                                                                                     |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_fine_pi_dec_cnt[5]_i_1                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O11[0]                                                                                                                                                                                                                 |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_stg3_left_limit[5]_i_1                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O17[0]                                                                                                                                                                                                                 |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_stg3_incdec_limit[5]_i_1                                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O16                                                                                                                                                                                                                    |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_stg2_tap_cnt[5]_i_1                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O16                                                                                                                                                                                                                    |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O117[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/O5                                                                                                                                                                                                                                 |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/MMU_UTLB_RAM_I/E[0]                                                                                                                                                                                         | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/n_0_Counter[0]_i_1                                                                                                                                                                                                      |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/O1                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O12[0]                                                                                                                                                                                                                 |                4 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/O9[0]                                                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                        |                5 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[7].right_gain_pb[47]_i_2                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[7].right_gain_pb[47]_i_1                                                                                                   |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_smallest_right_edge[5]_i_1                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O12[0]                                                                                                                                                                                                                 |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_stg2_dec_cnt[5]_i_1                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O17[0]                                                                                                                                                                                                                 |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_wfifo_3/wfifo_ctl/inst/i_axis_inf/O1                                                                                                                                                                                                                                                |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O119[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/O5                                                                                                                                                                                                                                 |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_wfifo_2/wfifo_ctl/inst/i_axis_inf/O1                                                                                                                                                                                                                                                |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_wfifo_1/wfifo_ctl/inst/i_axis_inf/O1                                                                                                                                                                                                                                                |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_wfifo_0/wfifo_ctl/inst/i_axis_inf/O1                                                                                                                                                                                                                                                |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                                                   |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_rise_right_edge[5]_i_1                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O17[0]                                                                                                                                                                                                                 |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O120[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/O5                                                                                                                                                                                                                                 |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                   |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/n_0_reg_do[15]_i_1                                                                                                                                                                                                                   |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_rstgen/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                | i_system_wrapper/system_i/sys_rstgen/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                     |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O103[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_cnt_idel_dec_cpt_r[5]_i_1                                                                                                                          |                                                                                                                                                                                                                                                                                                                   |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_adc_lb_enb0_9                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/n_0_gen_single_thread.accept_cnt[5]_i_1                                                                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                             |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_rise_edge2_taps[5]_i_1                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O17[0]                                                                                                                                                                                                                 |                4 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/E[0]                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_RST_MODULE/I7[0]                                                                                                                                                                                                                                                      |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O98[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/O5                                                                                                                                                                                                                                 |                2 |              7 |
|  i_system_wrapper/system_i/AES_AXI_0/AES_Crypto_0/clk                                                     | i_system_wrapper/system_i/AES_AXI_0/U0/AES_Crypto_0/KeyExpansion_0/n_0_RC[0]_i_1                                                                                                                                                                                                                      | i_system_wrapper/system_i/AES_AXI_0/U0/AES_Crypto_0/KeyExpansion_0/n_0_RC[7]_i_1                                                                                                                                                                                                                                  |                5 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O97[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/O5                                                                                                                                                                                                                                 |                2 |              7 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_up_axi/SR[0]                                                                                                                                                                                                                                                  |                4 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O96[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/O5                                                                                                                                                                                                                                 |                2 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O94[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/O5                                                                                                                                                                                                                                 |                2 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/n_0_pkt_length_cnt[6]_i_1                                                                                                                                                                                                               |                3 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                         |                3 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/O2                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/O7                                                                                                                                                                                                                          |                1 |              7 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/util_adc_pack/inst/chan_valid                                                                                                                                                                                                                                               | i_system_wrapper/system_i/util_adc_pack/inst/counter_00                                                                                                                                                                                                                                                           |                2 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/E[0]                                                                                                                                                                                 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                   |                2 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_delay_cntrl/O20[0]                                                                                                                                                                                                                               |                3 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O41[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                3 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/I62[0]                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O3                                                                                                                                                                                                                                            |                2 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O27[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/O5                                                                                                                                                                                                                                 |                1 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_cnt_cmd_r[6]_i_1                                                                                                                                                |                3 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O25[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                3 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_gpio_lcd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_gpio_lcd/U0/bus2ip_reset                                                                                                                                                                                                                                                            |                1 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O112[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/O5                                                                                                                                                                                                                                 |                2 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_dac_clock_mon/up_count_toggle_s                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O1                                                                                                                                                                                                                                                             |                2 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/I63[0]                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O3                                                                                                                                                                                                                                            |                3 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O105[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/O5                                                                                                                                                                                                                                 |                2 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_gpio_lcd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O4[0]                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_gpio_lcd/U0/bus2ip_reset                                                                                                                                                                                                                                                            |                1 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O110[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/O5                                                                                                                                                                                                                                 |                3 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_cpu_interconnect/s00_mmu/inst/decerr_slave_inst/O1                                                                                                                                                                                                                                  |                3 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1                                                                                                                |                6 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/write_data_done                                                                                                                                                                                                          |                6 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/I64[0]                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O3                                                                                                                                                                                                                                            |                4 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O104[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/O5                                                                                                                                                                                                                                 |                3 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/clear                                                                                                                          |                3 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/clear                                                                                                                                                                                                                              |                2 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/I65[0]                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O3                                                                                                                                                                                                                                            |                5 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_RST_MODULE/p_0_in_0                                                                                                                                                                                                                                                   |                4 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/I67[0]                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O3                                                                                                                                                                                                                                            |                4 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/O5[0]                                                                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                                                                                        |                2 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/n_0_gen_arbiter.last_rr_hot[9]_i_1                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/n_0_gen_arbiter.grant_hot[9]_i_1                                                                                                                                                                                  |                1 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                                                   |                3 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/BITCNT/E[0]                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/state0                                                                                                                                                                                                                                              |                3 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                |                2 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O119[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                2 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_dac_clock_mon/up_count_toggle_s                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_dac_xfer_cntrl/O3                                                                                                                                                                                                                |                1 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O120[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                2 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O117[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                3 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                                                                           |                2 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O101[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/O5                                                                                                                                                                                                                                 |                3 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/E[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O3                                                                                                                                                                                                                                            |                2 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_gpio_lcd/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                                                |                2 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/n_0_m_payload_i[518]_i_1__0                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |                2 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O121[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                2 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/O125[0]                                                                                                                                                                                                      | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                  |                4 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/I66[0]                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O3                                                                                                                                                                                                                                            |                4 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O103[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/O5                                                                                                                                                                                                                                 |                1 |              7 |
|  i_system_wrapper/system_i/axi_ethernet/phy_tx_clk_i                                                      |                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |                3 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/I68[0]                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O3                                                                                                                                                                                                                                            |                4 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O24[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O4                                                                                                                                                                                                                                 |                2 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/O4                                                                                                                                                                |                3 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/n_0_gen_arbiter.s_ready_i[9]_i_1                                                                                                                                                                                  |                4 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_timer/U0/TC_CORE_I/TIMER_CONTROL_I/O10                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O1                                                                                                                                                                                                                        |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_timer/U0/TC_CORE_I/TIMER_CONTROL_I/O11                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O1                                                                                                                                                                                                                        |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_timer/U0/TC_CORE_I/TIMER_CONTROL_I/O12                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O1                                                                                                                                                                                                                        |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_timer/U0/TC_CORE_I/TIMER_CONTROL_I/O13                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O1                                                                                                                                                                                                                        |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                   |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                   |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/E[0]                                                                                                                                                                           | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                                                        |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_gpio_lcd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[31]_i_1                                                                                                                                                                                                | i_system_wrapper/system_i/axi_gpio_lcd/U0/bus2ip_reset                                                                                                                                                                                                                                                            |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O51[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O39[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_1_out                                                                                                                                |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads02_out                                                                                                                                                   |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                      |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                      |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_dac_xfer_cntrl/O1                                                                                                                                                                                                                |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                      |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                      |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_wr_ptr[3]_i_1                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                      |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                      |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_wr_ptr[3]_i_1                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                      |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_fine_delay_sel94_out                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                                                               |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_fine_delay_sel68_out                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                                                               |                5 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/B_fine_delay_sel42_out                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                                                               |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_fine_delay_sel120_out                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                                                               |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                      |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                      |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                      |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                      |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/n_0_mi_wcnt[7]_i_1                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                   |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/n_0_FSM_onehot_mi_state[7]_i_1                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/n_0_S_AXI_WREADY_i_i_1                                                                                                                                                                                                             |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/clear                                                                                                                          |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                                                                                                       |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/clear                                                                                                                                                                                                                              |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/O127[0]                                                                                                                                                                                                      | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                  |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                                                                  |                                                                                                                                                                                                                                                                                                                   |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O2                                                                                                                                     |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/O25[0]                                                                                                                                                                                                  |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/clear                                                                                                                          |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/n_0_mi_wcnt[7]_i_1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                   |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/n_0_FSM_onehot_mi_state[7]_i_1                                                                                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/n_0_S_AXI_WREADY_i_i_1                                                                                                                                                                                                                |                5 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_si_ptr                                                                                                         |                                                                                                                                                                                                                                                                                                                   |                7 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/n_0_s_rcnt[7]_i_1                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/n_0_S_AXI_WREADY_i_i_1                                                                                                                                                                                                                |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_we_r1                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                   |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/n_0_gen_axi.read_cnt[7]_i_1                                                                                                                                                        | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                             |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/n_0_FSM_onehot_mi_state[7]_i_1                                                                                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/n_0_S_AXI_WREADY_i_i_1                                                                                                                                                                                                                |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/O2[0]                                                                                                                                                                                                                                                   | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                                                                          |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/n_0_s_rcnt[7]_i_1                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/n_0_S_AXI_WREADY_i_i_1                                                                                                                                                                                                                |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/n_0_si_be[7]_i_1                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_row_cnt_victim_rotate.complex_row_cnt[7]_i_2                                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_row_cnt_victim_rotate.complex_row_cnt[7]_i_1                                                                                                                    |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/n_0_mi_wcnt[7]_i_1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                   |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/E[0]                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O32[0]                                                                                                                                                                                                                 |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_rd_data_edge_detect_r[7]_i_2                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r0                                                                                                                               |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_gen_final_tap[0].final_val[0][5]_i_1                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O4[0]                                                                                                                                                                                                                  |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r0                                                                                                                      |                                                                                                                                                                                                                                                                                                                   |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/O25[0]                                                                                                                                                                                                          |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                   |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/n_0_OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1                                                                                                                                      | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                                     |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_29_out                                                                                                                                                                       | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                                     |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/SR[0]                                                                                                                                                                                     |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_31_out                                                                                                                                                                       | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                                     |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_gpio_sw_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O4[0]                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_gpio_sw_led/U0/bus2ip_reset                                                                                                                                                                                                                                                         |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_gpio_sw_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_gpio_sw_led/U0/bus2ip_reset                                                                                                                                                                                                                                                         |                5 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/O7[0]                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                                        |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/O17[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                   |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O20                                                                                                                                                                                     | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                                                                            |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O5[0]                                                               | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                                                        |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                                                        |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                                                        |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/up_count_toggle_s                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O4                                                                                                                                                                                                                                            |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/p_1_in                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O2                                                                                                                                                                                                                                            |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/p_5_in                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O4                                                                                                                                                                                                                                            |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/n_0_mi_wcnt[7]_i_1                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                   |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/I68[0]                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O4                                                                                                                                                                                                                                            |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O2                                                                                                                                     |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/C_fine_delay_sel68_out                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                                                                               |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_ref_bit_per_bit[7]_i_1                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                                                                                                       |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_rd_valid_r2_reg                                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_71_out                                                                                                                               |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/I66[0]                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O4                                                                                                                                                                                                                                            |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/n_0_FSM_onehot_mi_state[7]_i_1                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/n_0_S_AXI_WREADY_i_i_1                                                                                                                                                                                                             |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/I65[0]                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O4                                                                                                                                                                                                                                            |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O2                                                                                                                                     |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/I63[0]                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O4                                                                                                                                                                                                                                            |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/I62[0]                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O4                                                                                                                                                                                                                                            |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/fast_reset_r                                                                                                                   |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/O176[0]                                                                                                                                              | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                         |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/E[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O4                                                                                                                                                                                                                                            |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/D_fine_delay_sel94_out                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                                                                               |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/n_0_cmnds_queued[7]_i_2                                                                                                                                                                                              | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/I24[0]                                                                                                                                                                                                                          |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/B_fine_delay_sel42_out                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                                                                               |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/DIB[0]                                                                                                                                                                                    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/SR[0]                                                                                                                                                                                                 |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_AXI_DMA_INTRPT/n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg                                                                                                                                                    | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_AXI_DMA_INTRPT/n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1                                                                                                                                                                                    |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_fine_delay_sel120_out                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                                                                               |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_AXI_DMA_INTRPT/n_0_GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_1                                                                                                                                                                              | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_RST_MODULE/I7[0]                                                                                                                                                                                                                                                      |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                               | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                       |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/n_0_Addr_Counters[0].XORCY_I_i_2__0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                   |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/n_0_Addr_Counters[0].XORCY_I_i_2                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                   |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/DYN_MASTER_I/n_0_rdByteCntr[0]_i_1                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                       |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/n_0_data_int[7]_i_1                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/O23[0]                                                                                                                                                                                                                                            |                2 |              8 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0                                          |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/n_0_p3_data_reg[24]                                                                                                                                                                                                    |                3 |              8 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0                                          |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p_1_in__0                                                                                                                                                                                                              |                2 |              8 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0                                          |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/n_0_p3_data_reg[24]                                                                                                                                                                                                     |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/O23[0]                                                                                                                                                                                                                                            |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/O23[0]                                                                                                                                                                                                                                            |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_adc_xfer_cntrl/n_0_up_xfer_toggle_i_1__7                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_adc_clock_mon/O2                                                                                                                                                                                                                                 |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/fast_reset_r                                                                                                                   |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/READ_FIFO_I/n_0_Addr_Counters[0].MUXCY_L_I_i_2__0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                   |                1 |              8 |
| ~i_system_wrapper/system_i/axi_ethernet/U0/O1                                                             | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                |                                                                                                                                                                                                                                                                                                                   |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                     | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/E[0]                                                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                         |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/fast_reset_r                                                                                                                   |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_I/n_0_Addr_Counters[0].MUXCY_L_I_i_2__1                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |                1 |              8 |
|  i_system_wrapper/system_i/axi_ethernet/phy_tx_clk_i                                                      | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/O1[0]                                                                               | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                                        |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_linear_flash/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/O23[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/fast_reset_r                                                                                                                   |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                      |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_linear_flash/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/CE_0                                                                                                                                                                                       | i_system_wrapper/system_i/axi_linear_flash/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/reset_fifo                                                                                                                                                                                             |                2 |              8 |
|  i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1                                                        | i_system_wrapper/system_i/AES_AXI_0/U0/AES_Crypto_0/SubBytes_round/O17                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                   |                6 |              8 |
|  i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1                                                        | i_system_wrapper/system_i/AES_AXI_0/U0/AES_Crypto_0/SubBytes_round/O19                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                   |                5 |              8 |
|  i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1                                                        | i_system_wrapper/system_i/AES_AXI_0/U0/AES_Crypto_0/SubBytes_round/O20                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                   |                7 |              8 |
|  i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1                                                        | i_system_wrapper/system_i/AES_AXI_0/U0/AES_Crypto_0/SubBytes_round/O7                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   |                6 |              8 |
|  i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1                                                        | i_system_wrapper/system_i/AES_AXI_0/U0/AES_Crypto_0/SubBytes_round/O8                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   |                4 |              8 |
|  i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1                                                        | i_system_wrapper/system_i/AES_AXI_0/U0/AES_Crypto_0/SubBytes_round/O9                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   |                5 |              8 |
|  i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1                                                        | i_system_wrapper/system_i/AES_AXI_0/U0/AES_Crypto_0/SubBytes_round/Q[1]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                   |                5 |              8 |
|  i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1                                                        | i_system_wrapper/system_i/AES_AXI_0/U0/AES_Crypto_0/SubBytes_round/Q[6]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                   |                5 |              8 |
|  i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1                                                        | i_system_wrapper/system_i/AES_AXI_0/U0/AES_Crypto_0/SubBytes_round/Q[7]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                   |                7 |              8 |
|  i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1                                                        | i_system_wrapper/system_i/AES_AXI_0/U0/AES_Crypto_0/SubBytes_round/Q[8]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                   |                8 |              8 |
|  i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1                                                        | i_system_wrapper/system_i/AES_AXI_0/U0/AES_Crypto_0/SubBytes_round/Q[9]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                   |                6 |              8 |
|  i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1                                                        | i_system_wrapper/system_i/AES_AXI_0/U0/AES_Crypto_0/SubBytes_round/Q[10]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                   |                6 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_linear_flash/U0/AXI_EMC_NATIVE_INTERFACE_I/n_0_burst_data_cnt[7]_i_1                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_linear_flash/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/SR[0]                                                                                                                                                                                                        |                5 |              8 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/Ext_JTAG_DRCK                                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.Compare[0].SRLC16E_I/SRL16_En                                                                                                   |                                                                                                                                                                                                                                                                                                                   |                7 |              8 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/Ext_JTAG_DRCK                                                  | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_Use_UART.tdo_reg[0]_i_1                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_linear_flash/U0/EMC_CTRL_I/MEM_STEER_I/n_0_RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_i_1                                                                                                                                                                              | i_system_wrapper/system_i/axi_linear_flash/U0/bus2ip_reset                                                                                                                                                                                                                                                        |                4 |              8 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/Ext_JTAG_DRCK                                                  | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                   |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_linear_flash/U0/EMC_CTRL_I/MEM_STEER_I/n_0_RDDATA_GEN[1].RDDATA_BYTE_GEN[0].RDDATA_REG_i_1                                                                                                                                                                              | i_system_wrapper/system_i/axi_linear_flash/U0/bus2ip_reset                                                                                                                                                                                                                                                        |                5 |              8 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/Ext_JTAG_DRCK                                                  | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/fast_reset_r                                                                                                                   |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_linear_flash/U0/EMC_CTRL_I/MEM_STEER_I/n_0_RDDATA_GEN[2].RDDATA_BYTE_GEN[0].RDDATA_REG_i_1                                                                                                                                                                              | i_system_wrapper/system_i/axi_linear_flash/U0/bus2ip_reset                                                                                                                                                                                                                                                        |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_linear_flash/U0/EMC_CTRL_I/MEM_STEER_I/n_0_RDDATA_GEN[3].RDDATA_BYTE_GEN[0].RDDATA_REG_i_1                                                                                                                                                                              | i_system_wrapper/system_i/axi_linear_flash/U0/bus2ip_reset                                                                                                                                                                                                                                                        |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/n_0_s_rcnt[7]_i_1                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/clear                                                                                                                                                                                                                              |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_si_ptr                                                                                                      |                                                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_addr_le                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/n_0_reset_reg                                                                                                                                                                                                              |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/n_0_s_rcnt[7]_i_1                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/clear                                                                                                                          |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/n_0_s_rcnt[7]_i_1                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/clear                                                                                                                          |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/n_0_sig_dbeat_cntr[7]_i_1__0                                                                                                                            | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                      |                2 |              8 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/Ext_JTAG_UPDATE                                                | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/n_0_s_rcnt[7]_i_1                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/clear                                                                                                                                                                                                                              |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/n_0_s_rcnt[7]_i_1                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/clear                                                                                                                          |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/n_0_frame_cnt[7]_i_1                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/clk_cnt1_0                                                                                                                                                                                                                                                    |                2 |              8 |
| ~i_system_wrapper/system_i/sys_mb_debug/U0/Ext_JTAG_UPDATE                                                | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_command[0]_i_1                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/O4[0]                                                                                                                                                                              | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/xb_fifo_reset                                                                                                                                                                                                               |                3 |              8 |
|  dbg_hub/inst/idrck                                                                                       |                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/U_ICON/U_SYNC/SR[0]                                                                                                                                                                                                                                                                                  |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg                                                                                                   | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/I35[0]                                                                                                                                                                                                  |                2 |              8 |
|  dbg_hub/inst/idrck                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                                                  | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                                                                                          |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/n_0_sig_dbeat_cntr[7]_i_1                                                                                                                                                            | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                   |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                      |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/CE028_out                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O1                                                                                                                                                                                                                        |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                      |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_gpio_sw_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O6[0]                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_gpio_sw_led/U0/bus2ip_reset                                                                                                                                                                                                                                                         |                7 |              9 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_s                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                   |                2 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/clk_cnt0                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/n_0_clk_cnt[8]_i_1                                                                                                                                                                                                                                            |                2 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                      |                4 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                      |                3 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                      |                5 |              9 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/n_0_hdmi_raddr[9]_i_1                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_rst_reg/O1                                                                                                                                                                                                                                               |                3 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/E[0]                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/O3[0]                                                                                                                                                                                                                                            |                2 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/clear_stream_cache_fetch                                                                                                                                                        | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                  |                2 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                      |                3 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/p_5_in                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O1                                                                                                                                                                                                                                            |                2 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb_debug/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[7]_i_1                                                                                                                                                                                    | i_system_wrapper/system_i/sys_mb_debug/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                     |                2 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_gpio_sw_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O5[0]                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_gpio_sw_led/U0/bus2ip_reset                                                                                                                                                                                                                                                         |                7 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_po_rdval_cnt[8]_i_1                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                        |                5 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_done_r                                                                                                                                              |                2 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O52[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_adc_clock_mon/O2                                                                                                                                                                                                                                 |                2 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/CE                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O1                                                                                                                                                                                                                        |                2 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/n_0_RD_PRI_REG.rd_starve_cnt[8]_i_2                                                                                                                                              | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                                                                                                        |                2 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/p_1_in                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/O2                                                                                                                                                                                                                                                        |                2 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[7]_i_1                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                      |                3 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                    | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                                                                            |                2 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_rd_valid_r2_reg                                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err090_out                                                                                                                     |                3 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/n_0_FSM_onehot_scl_state[9]_i_2                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/O23[0]                                                                                                                                                                                                                                            |                5 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                              | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O11[0]                                                                                                                                                                                                                 |                3 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/IB_Addr_Strobe                                                                                                                                                         | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                  |                3 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                      |                3 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                      |                3 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                      |                3 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                      |                3 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                           |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/p_14_out                                | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/RD_RST                                                                                                            |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_linear_flash/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/data_strobe_c                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_linear_flash/U0/bus2ip_reset                                                                                                                                                                                                                                                        |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_gpio_sw_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[31]_i_1                                                                                                                                                                                             | i_system_wrapper/system_i/axi_gpio_sw_led/U0/bus2ip_reset                                                                                                                                                                                                                                                         |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/xsdb_memory_read_inst/n_0_read_addr[9]_i_1                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/p_14_out                                                              | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/fast_reset_r                                                                                                                   |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/fast_reset_r                                                                                                                   |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/p_3_out                                 | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/RST                                                                                                               |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/p_14_out                                                                 | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                           |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0] | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/Q[1]                                         |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/p_3_out                                 | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/RST                                                                                                              |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                           |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_reset_ctrl/I1[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                   |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                        |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/n_0_gen_arbiter.s_ready_i[9]_i_1__0                                                                                                                                                                               |                4 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/p_14_out                                | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/RD_RST                                                                                                           |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/p_3_out                                    | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/RST                                                                                                                 |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/p_14_out                                   | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/RD_RST                                                                                                              |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/p_3_out                              | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/RST                                                                                                            |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                               | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/fast_reset_r                                                                                                                   |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/fast_reset_r                                                                                                                   |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/p_3_out                              | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/RST                                                                                                            |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/p_14_out                             | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/RD_RST                                                                                                         |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/fast_reset_r                                                                                                                   |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/p_3_out                                 | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/RST                                                                                                               |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/p_14_out                                | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/RD_RST                                                                                                            |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                           |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/p_14_out                                                                 | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                           |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                               | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/fast_reset_r                                                                                                                   |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/fast_reset_r                                                                                                                   |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/E[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O5                                                                                                                                                                                                                                            |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                           |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/p_3_out                                    | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/RST                                                                                                                 |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/p_14_out                                   | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/RD_RST                                                                                                              |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                           | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/SR[0]                                                                                                                                                                                                                                  |                5 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/p_14_out                                                              | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/fast_reset_r                                                                                                                   |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/fast_reset_r                                                                                                                   |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/E[0]                                                                                                           | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1                                                                                                                                     |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                               | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/fast_reset_r                                                                                                                   |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/I68[0]                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O5                                                                                                                                                                                                                                            |                4 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                           | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                                  |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/n_0_m_cmd_fifo_i_1                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                   |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                           | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/Q[1]                                                                                                                                   |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/O1[0]                                                                                                                                   |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/m_axis_mm2s_fsync                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/fast_reset_r                                                                                                                   |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_pop                                                                                                          |                                                                                                                                                                                                                                                                                                                   |                4 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/Q[1]                                                                                                                                    |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/p_14_out                                                                 | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                           |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O4[0]                                                                                           | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1                                                                                                                                     |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/E[0]                                                                                                           | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1                                                                                                                                     |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                           | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                                  |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                               | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/fast_reset_r                                                                                                                   |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/fast_reset_r                                                                                                                   |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                           | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/Q[1]                                                                                                                                   |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                           | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                                  |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/E[0]                                                                                                           | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1                                                                                                                                     |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/O1[0]                                                                                                                                   |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                           | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/Q[1]                                                                                                                                   |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                                     | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                        |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/I66[0]                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O5                                                                                                                                                                                                                                            |                4 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                                     | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                                                              |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/pb_detect_edge_setup                                                                                                                                               |               10 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                |                4 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                      | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                        |                4 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/p_3_out                                 | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/RST                                                                                                              |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O40[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O47[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                4 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                |                4 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/p_14_out                                                              | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/fast_reset_r                                                                                                                   |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_pop                                                                                                          |                                                                                                                                                                                                                                                                                                                   |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/p_5_in                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O5                                                                                                                                                                                                                                            |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/p_14_out                                | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/RD_RST                                                                                                           |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                |                4 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/Q[1]                                                                                                                                    |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/O2                                                                                                                                                                                                                                            |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                             |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/p_14_out                             | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/RD_RST                                                                                                         |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/n_0_gen_arbiter.last_rr_hot[9]_i_1__0                                                                                                                                                                 | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/n_0_gen_arbiter.grant_hot[9]_i_1__0                                                                                                                                                                               |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0] | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/Q[1]                                         |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O15                                                                                                                                                                                                                    |                4 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/p_14_out                                                              | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/fast_reset_r                                                                                                                   |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                               | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/fast_reset_r                                                                                                                   |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/I65[0]                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O5                                                                                                                                                                                                                                            |                4 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/n_0_q_int[0]_i_1                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/O23[0]                                                                                                                                                                                                                                            |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/n_0_m_cmd_fifo_i_1                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                   |                5 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_pop                                                                                                          |                                                                                                                                                                                                                                                                                                                   |                4 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/fast_reset_r                                                                                                                   |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O5[0]                                                                                           | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1                                                                                                                                     |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_pop                                                                                                             |                                                                                                                                                                                                                                                                                                                   |                5 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O4[0]                                                                                           | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1                                                                                                                                     |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/O1[0]                                                                                                                                   |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                        |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/fast_reset_r                                                                                                                   |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/Q[1]                                                                                                                                    |                2 |             10 |
|  dbg_hub/inst/idrck                                                                                       | dbg_hub/inst/bscan_inst/I4[0]                                                                                                                                                                                                                                                                         | dbg_hub/inst/bscan_inst/AR[0]                                                                                                                                                                                                                                                                                     |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/fast_reset_r                                                                                                                   |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0] | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/Q[1]                                         |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/I63[0]                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O5                                                                                                                                                                                                                                            |                4 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/p_14_out                                                                 | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                           |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_dac_clock_mon/up_count_toggle_s                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_dac_clock_mon/O2                                                                                                                                                                                                                                 |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                               | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/fast_reset_r                                                                                                                   |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                        |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ethernet/U0/I_AXI_NATIVE_IPIF/O47[0]                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/SR[0]                                                                                                                                                                                                                           |                5 |             11 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_adc_xfer_cntrl/n_0_up_xfer_toggle_i_1__5                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                6 |             11 |
|  dbg_hub/inst/idrck                                                                                       |                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |                5 |             11 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_adc_xfer_cntrl/n_0_up_xfer_toggle_i_1__6                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                4 |             11 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/E[0]                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_adc_clock_mon/O2                                                                                                                                                                                                                                 |                3 |             11 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ethernet/U0/I_AXI_NATIVE_IPIF/n_0_AXI4_LITE_IF_GEN.bus2ip_addr_i[12]_i_1                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/SR[0]                                                                                                                                                                                                                           |                4 |             11 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O58[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                3 |             11 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_dac_xfer_cntrl/n_0_up_xfer_toggle_i_1__2                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_adc_xfer_cntrl/O1                                                                                                                                                                                                                |                4 |             11 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_linear_flash/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/O29[0]                                                                                                                                                                                                                               |                4 |             11 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/up_count_toggle_s                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O5                                                                                                                                                                                                                                            |                3 |             11 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                         |                6 |             11 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/O6                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                         |                3 |             11 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/n_0_tempmon_state[10]_i_1                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O8                                                                                                                                                                                                                     |                3 |             11 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ethernet/U0/I_AXI_NATIVE_IPIF/E[0]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                   |                3 |             11 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_dac_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_dac_rst_reg/SR[0]                                                                                                                                                                                                                                |                4 |             11 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O46[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                3 |             11 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/clk_cnt1_0                                                                                                                                                                                                                                                    |                6 |             11 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/n_0_up_xfer_toggle_i_1__8                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                5 |             11 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                      |                4 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                      |                4 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/O17[0]                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O2[1]                                                                                                                       |                3 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/O13[0]                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/SR[0]                                                                                                                                                                                                                           |                5 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/n_0_mi_addr[5]_i_1                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                   |                3 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[31]_i_1                                                                                                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                            |                6 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/n_0_mi_addr[5]_i_1                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                   |                6 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[31]_i_1                                                                                                                                                                         | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                         |                5 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/n_0_mi_addr[5]_i_1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                   |                7 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/n_0_s_raddr[11]_i_1                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |                5 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/n_0_mi_addr[5]_i_1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                   |                5 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O3[0]                                                               | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                        |                2 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/sys_wfifo_0/wfifo_mem/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                          | i_system_wrapper/system_i/sys_wfifo_0/wfifo_mem/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                                                                                                                                  |                2 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/sys_wfifo_1/wfifo_mem/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                          | i_system_wrapper/system_i/sys_wfifo_1/wfifo_mem/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                                                                                                                                  |                2 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/sys_wfifo_2/wfifo_mem/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                          | i_system_wrapper/system_i/sys_wfifo_2/wfifo_mem/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                                                                                                                                  |                4 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/sys_wfifo_3/wfifo_mem/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                          | i_system_wrapper/system_i/sys_wfifo_3/wfifo_mem/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                                                                                                                                  |                2 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                        |                2 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                                                                                                                                         |                2 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_spdif_tx_core/U0/streaming_dma_gen.fifo/fifo/n_0_wr_addr[2]_i_1                                                                                                                                                                                                                     |                4 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_up_axi/p_1_in                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_up_axi/SR[0]                                                                                                                                                                                                                                                  |                4 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O65[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_adc_clock_mon/O1                                                                                                                                                                                                                                 |                2 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O66[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_adc_clock_mon/O2                                                                                                                                                                                                                                 |                4 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_up_axi/p_1_in                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_up_axi/SR[0]                                                                                                                                                                                                                                                  |                2 |             12 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/n_0_tx_data_p[5]_i_1                                                                                                                                                                                                                                           |                4 |             12 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_ad_iqcor/E[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |                2 |             12 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_ad_iqcor/E[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |                2 |             12 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_ad_iqcor/E[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |                2 |             12 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_ad_iqcor/E[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |                2 |             12 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/util_dac_unpack/inst/dac_chan_valid                                                                                                                                                                                                                                         | i_system_wrapper/system_i/util_dac_unpack/inst/n_0_gen_dac_data[0].dac_data[15]_i_1                                                                                                                                                                                                                               |                3 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/I113[0]                                                                                                                                                                                                                    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                  |                5 |             12 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/util_dac_unpack/inst/dac_chan_valid                                                                                                                                                                                                                                         | i_system_wrapper/system_i/util_dac_unpack/inst/n_0_gen_dac_data[1].dac_data[31]_i_1                                                                                                                                                                                                                               |                5 |             12 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/util_dac_unpack/inst/dac_chan_valid                                                                                                                                                                                                                                         | i_system_wrapper/system_i/util_dac_unpack/inst/n_0_gen_dac_data[2].dac_data[47]_i_1                                                                                                                                                                                                                               |                4 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                   |                                                                                                                                                                                                                                                                                                                   |                2 |             12 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/util_dac_unpack/inst/dac_chan_valid                                                                                                                                                                                                                                         | i_system_wrapper/system_i/util_dac_unpack/inst/n_0_gen_dac_data[3].dac_data[63]_i_1                                                                                                                                                                                                                               |                4 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O3[0]                                                                                                                                                                                                                  |                6 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_calib_data_offset_0[5]_i_1                                                                                                                                      |                5 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/O11                                                                                                                                                               |                5 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                           |                6 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                           |                5 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1                                                   |                                                                                                                                                                                                                                                                                                                   |                3 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_24_out                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O4[0]                                                                                                                                                                                                                  |                4 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_final_cnt_r_mux_b[5]_i_1                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/stg3_limit0                                                                                                                                     |                4 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/O10[0]                                                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O12[0]                                                                                                                                                                                                                 |                4 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/samp_edge_cnt0_r0                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_samp_edge_cnt0_r[0]_i_1                                                                                                                                        |                3 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_samp_edge_cnt0_r[0]_i_1                                                                                                                                        |                3 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/rx_addr_en                                                                           | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/O11                                                                                                                                                                                                                                     |                3 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                      |                3 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                      |                3 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                      |                4 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                      |                3 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_rd_ptr_rep[3]_i_1                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                      |                3 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                      |                3 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/CE                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/txComboNibbleCntRst                                                                                                                                                                                                             |                3 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_rd_ptr_rep[3]_i_1                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                      |                2 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                      |                4 |             12 |
|  dbg_hub/inst/idrck                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                  | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                                                                                                                                         |                2 |             12 |
| ~i_system_wrapper/system_i/axi_ethernet/U0/O1                                                             | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                                                                                       |                2 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/O10                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/O9                                                                                                                                                                                                                              |                3 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                      |                2 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O59[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                6 |             13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O65[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_adc_clock_mon/O2                                                                                                                                                                                                                                 |                3 |             13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/n_0_vert_count[0]_i_1                                                                                                                                                                                                | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_RST_MODULE/I7[0]                                                                                                                                                                                                                                                      |                4 |             13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_data2mstr_cmd_ready                                                                                                                                                              | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/n_0_sig_next_cmd_cmplt_reg_i_1                                                                                                                                                                   |                2 |             13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_adc_clock_mon/O1                                                                                                                                                                                                                                 |                5 |             13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                             |                4 |             13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O68[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_adc_clock_mon/O2                                                                                                                                                                                                                                 |                4 |             13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_pop                                                                                                             |                                                                                                                                                                                                                                                                                                                   |                4 |             13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/p_5_in                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O2                                                                                                                                                                                                                                            |                4 |             13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/n_0_gen_arbiter.last_rr_hot[9]_i_1                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                             |                3 |             13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O16                                                                                                                                                                                                                    |               10 |             13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/pop_si_data                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                                     |                4 |             13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_10_in                                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                                     |                2 |             13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_pop                                                                                                             |                                                                                                                                                                                                                                                                                                                   |                5 |             13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_dma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[1]                                                                                                                                                                                  | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_RST_MODULE/I7[0]                                                                                                                                                                                                                                                      |                3 |             13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/MDIO_GEN.MDIO_IF_I/n_0_FSM_onehot_mdio_state[13]_i_1                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/SR[0]                                                                                                                                                                                                                           |                7 |             13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/WB_Load_ESR                                                                                                                                                                                                                | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/I117[0]                                                                                                                                                                                                                                |                3 |             13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/O3                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/xb_fifo_reset                                                                                                                                                                                                               |                5 |             13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/lopt_31                                                                                                                                                                                     | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/I116[0]                                                                                                                                                                                                                                |                5 |             13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O67[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_adc_clock_mon/O2                                                                                                                                                                                                                                 |                2 |             13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/n_0_GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter[12]_i_2                                                                                                                                                  | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/I6[0]                                                                                                                                                                                                                           |                5 |             13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/p_44_out                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                               |                2 |             14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_delay_cntrl/n_0_delay_sel_i_1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                   |                6 |             14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_right_edge                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                                                                                                       |                6 |             14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/p_3_out                                                                                                                                                                              | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                   |                3 |             14 |
|  i_system_wrapper/system_i/axi_ethernet/U0/C                                                              |                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |                3 |             14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/n_0_sig_btt_cntr_im0[13]_i_1                                                                                                                                                             | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                        |                7 |             14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                                                      |                9 |             14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_pop                                                                                                          |                                                                                                                                                                                                                                                                                                                   |                5 |             14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_cpu_aux_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                     |                5 |             14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                                                      |                6 |             14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O17[0]                                                                                                                                                                                                                 |               12 |             14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_adc_clock_mon/up_count_toggle_s                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_adc_clock_mon/O2                                                                                                                                                                                                                                 |                4 |             14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                7 |             14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                                                      |                7 |             14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                             |                5 |             14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                                                      |                6 |             14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                                                      |                7 |             14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_pop                                                                                                          |                                                                                                                                                                                                                                                                                                                   |                4 |             14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                                                      |                7 |             14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                                                      |               10 |             14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/p_1_in                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O1                                                                                                                                                                                                                                                             |                4 |             14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                                                      |                4 |             14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_iodelay_ctrl/CLK                  |                                                                                                                                                                                                                                                                                                       | sys_rst_IBUF                                                                                                                                                                                                                                                                                                      |                3 |             15 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_pop                                                                                                          |                                                                                                                                                                                                                                                                                                                   |                7 |             15 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_pop                                                                                                          |                                                                                                                                                                                                                                                                                                                   |                8 |             15 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_adc_clock_mon/up_count_toggle_s                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_adc_clock_mon/O1                                                                                                                                                                                                                                 |                2 |             15 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/p_5_in                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_adc_clock_mon/O2                                                                                                                                                                                                                                 |                6 |             15 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/n_0_TagInvalA[0]_i_1                                                                                                                                                                                        | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                  |                5 |             15 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                        |                6 |             15 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_FSM_onehot_fine_adj_state_r[15]_i_1                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                                                                                  |                8 |             15 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_pop                                                                                                          |                                                                                                                                                                                                                                                                                                                   |                6 |             15 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O68[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_adc_clock_mon/O1                                                                                                                                                                                                                                 |                3 |             15 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O67[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_adc_clock_mon/O1                                                                                                                                                                                                                                 |                2 |             15 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/sys_wfifo_3/wfifo_ctl/inst/i_axis_inf/n_0_wdata_5[15]_i_1                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |                5 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/sys_wfifo_3/wfifo_ctl/inst/i_axis_inf/n_0_wdata_4[15]_i_1                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |                5 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_gen_final_tap[0].final_val[0][5]_i_1                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O3[0]                                                                                                                                                                                                                  |                5 |             16 |
| ~i_system_wrapper/system_i/axi_ethernet/U0/O1                                                             |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                                                                                                       |                6 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_gpio_sw_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_gpio_sw_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                               |                5 |             16 |
|  i_system_wrapper/system_i/axi_ethernet/phy_tx_clk_i                                                      |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                        |                3 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/O7                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/O3                                                                                                                                                                 |                6 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/sys_wfifo_3/wfifo_ctl/inst/i_axis_inf/n_0_wdata_3[15]_i_1                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |                6 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/O7                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/O9                                                                                                                                              |               11 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/O7                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/O7                                                                                                                                              |                8 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                                                                                                                          |                3 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/sys_wfifo_3/wfifo_ctl/inst/i_axis_inf/n_0_wdata_2[15]_i_1                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |                6 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/n_0_m_raddr[11]_i_1                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |                8 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_wfifo_3/wfifo_ctl/inst/i_axis_inf/n_0_inf_data[15]_i_1                                                                                                                                                                                                                              |               10 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_cntrl/up_drp_ack_t_s                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/O2                                                                                                                                                                                                                                                        |                2 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/MMU_UTLB_RAM_I/O33[0]                                                                                                                                                                                       | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                  |                8 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_wfifo_2/wfifo_ctl/inst/i_axis_inf/n_0_inf_data[15]_i_1                                                                                                                                                                                                                              |                8 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/n_0_m_raddr[11]_i_1                                                                                                |                                                                                                                                                                                                                                                                                                                   |                6 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ethernet/U0/I_AXI_NATIVE_IPIF/O48[0]                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/SR[0]                                                                                                                                                                                                                           |                6 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_wfifo_1/wfifo_ctl/inst/i_axis_inf/n_0_inf_data[15]_i_1                                                                                                                                                                                                                              |                9 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ethernet/U0/I_AXI_NATIVE_IPIF/O45[0]                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/SR[0]                                                                                                                                                                                                                           |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ethernet/U0/I_AXI_NATIVE_IPIF/O44[0]                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/SR[0]                                                                                                                                                                                                                           |                3 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/sys_wfifo_3/wfifo_ctl/inst/i_axis_inf/n_0_wdata_0[15]_i_1                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |                8 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_wfifo_0/wfifo_ctl/inst/i_axis_inf/n_0_inf_data[15]_i_1                                                                                                                                                                                                                              |                8 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/n_0_slaveRegDo_mux_6[15]_i_1                                                                                                                                                                                                                      |                2 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/n_0_slaveRegDo_mux_3[15]_i_1                                                                                                                                                                                                                      |                5 |             16 |
|  dbg_hub/inst/idrck                                                                                       |                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                                                                          |                3 |             16 |
|  dbg_hub/inst/idrck                                                                                       | dbg_hub/inst/U_ICON/U_CMD/E[0]                                                                                                                                                                                                                                                                        | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                                                                                                                                                   |                3 |             16 |
|  dbg_hub/inst/idrck                                                                                       | dbg_hub/inst/U_ICON/U_CMD/I9[0]                                                                                                                                                                                                                                                                       | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                                                                                                                                                   |                2 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1                                                                                                        |                8 |             16 |
|  dbg_hub/inst/idrck                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O3                                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |                2 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/n_0_sig_addr_cntr_lsh_im0[15]_i_1                                                                                                                                                        | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                        |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/sys_wfifo_2/wfifo_ctl/inst/i_axis_inf/p_0_in                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                   |                3 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/sys_wfifo_3/wfifo_ctl/inst/i_axis_inf/p_0_in                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                   |                6 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/sys_wfifo_2/wfifo_ctl/inst/i_axis_inf/n_0_wdata_7[15]_i_1                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |                3 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/n_0_sig_addr_cntr_im0_msh[0]_i_1                                                                                                                                                         | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                        |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/sys_wfifo_2/wfifo_ctl/inst/i_axis_inf/n_0_wdata_6[15]_i_1                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |                3 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O66[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_adc_clock_mon/O1                                                                                                                                                                                                                                 |                2 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/sys_wfifo_2/wfifo_ctl/inst/i_axis_inf/n_0_wdata_5[15]_i_1                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |                3 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/sys_wfifo_2/wfifo_ctl/inst/i_axis_inf/n_0_wdata_4[15]_i_1                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |                3 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_fmcomms2_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_fmcomms2_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                             |                6 |             16 |
|  dbg_hub/inst/idrck                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O2[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   |                2 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/sys_wfifo_2/wfifo_ctl/inst/i_axis_inf/n_0_wdata_3[15]_i_1                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |                2 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/sys_wfifo_2/wfifo_ctl/inst/i_axis_inf/n_0_wdata_2[15]_i_1                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |                3 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/sys_wfifo_2/wfifo_ctl/inst/i_axis_inf/n_0_wdata_0[15]_i_1                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |                3 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/sys_wfifo_1/wfifo_ctl/inst/i_axis_inf/p_0_in                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                   |                3 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/sys_wfifo_1/wfifo_ctl/inst/i_axis_inf/n_0_wdata_7[15]_i_1                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/sys_wfifo_1/wfifo_ctl/inst/i_axis_inf/n_0_wdata_6[15]_i_1                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/sys_wfifo_1/wfifo_ctl/inst/i_axis_inf/n_0_wdata_5[15]_i_1                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                |                                                                                                                                                                                                                                                                                                                   |                2 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/n_0_m_raddr[11]_i_1                                                                                                |                                                                                                                                                                                                                                                                                                                   |                9 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O2[1]                                                                                                       |                3 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/O1                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                   |                2 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/O7[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                   |                2 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/sys_wfifo_1/wfifo_ctl/inst/i_axis_inf/n_0_wdata_4[15]_i_1                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/sys_wfifo_1/wfifo_ctl/inst/i_axis_inf/n_0_wdata_3[15]_i_1                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |                5 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/sys_wfifo_1/wfifo_ctl/inst/i_axis_inf/n_0_wdata_2[15]_i_1                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/n_0_m_raddr[11]_i_1                                                                                                |                                                                                                                                                                                                                                                                                                                   |                8 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/sys_wfifo_1/wfifo_ctl/inst/i_axis_inf/n_0_wdata_0[15]_i_1                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/sys_wfifo_0/wfifo_ctl/inst/i_axis_inf/p_0_in                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                   |                2 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/sys_wfifo_0/wfifo_ctl/inst/i_axis_inf/n_0_wdata_7[15]_i_1                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |                3 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/sys_wfifo_0/wfifo_ctl/inst/i_axis_inf/n_0_wdata_6[15]_i_1                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |                3 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                        |                3 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/sys_wfifo_0/wfifo_ctl/inst/i_axis_inf/n_0_wdata_5[15]_i_1                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |                3 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/sys_wfifo_0/wfifo_ctl/inst/i_axis_inf/n_0_wdata_4[15]_i_1                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |                3 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O2[0]                                                                                                                       |                3 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/sys_wfifo_0/wfifo_ctl/inst/i_axis_inf/n_0_wdata_3[15]_i_1                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |                3 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/sys_wfifo_0/wfifo_ctl/inst/i_axis_inf/n_0_wdata_2[15]_i_1                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |                2 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/sys_wfifo_0/wfifo_ctl/inst/i_axis_inf/n_0_wdata_0[15]_i_1                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |                2 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/xsdb_memory_read_inst/I1[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                   |                3 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__10                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                   |                3 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__4                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                   |                5 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__5                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                   |                8 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__6                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                   |                5 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__7                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                   |                7 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                                                                                       |                3 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                        |                3 |             16 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/SR[0]                                                                                                                                                                                                                                                          |                4 |             16 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/O4[0]                                                                                                                                                                                                                                                          |                3 |             16 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/O3[0]                                                                                                                                                                                                                                                          |                2 |             16 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/O2[0]                                                                                                                                                                                                                                                          |                3 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__8                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                   |                7 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O2[0]                                                                                                       |                6 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                        |                5 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__9                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                   |                8 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                   |                7 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |                9 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__1                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                   |                8 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__2                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                   |                7 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/n_0_m_raddr[11]_i_1                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |                7 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__3                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                   |                7 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__11                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |                7 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__12                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |                7 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__13                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |                6 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_dma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[2]                                                                                                                                                                                  | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_RST_MODULE/I7[0]                                                                                                                                                                                                                                                      |                3 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_dma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[3]                                                                                                                                                                                  | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_RST_MODULE/I7[0]                                                                                                                                                                                                                                                      |                3 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                   |                3 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/I112[0]                                                                                                                                                                                                 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                  |                7 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/n_0_sig_addr_cntr_im0_msh[0]_i_1                                                                                                                                                             | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                             |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/n_0_sig_addr_cntr_lsh_im0[15]_i_1                                                                                                                                                            | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                             |                5 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/n_0_sig_btt_cntr_im0[15]_i_1                                                                                                                                                                 | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                             |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                             |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/n_0_s_raddr[11]_i_1                                                                                                |                                                                                                                                                                                                                                                                                                                   |                5 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/n_0_gen_arbiter.last_rr_hot[9]_i_1__0                                                                                                                                                                 | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                             |                5 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/n_0_m_raddr[11]_i_1                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |                7 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/n_0_s_raddr[11]_i_1                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/n_0_s_raddr[11]_i_1                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |                5 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/n_0_s_raddr[11]_i_1                                                                                                |                                                                                                                                                                                                                                                                                                                   |                6 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_linear_flash/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_linear_flash/U0/bus2ip_reset                                                                                                                                                                                                                                                        |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/n_0_DA16.audio[23]_i_1                                                                                                                                                                                                                                        |                3 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_gpio_lcd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_gpio_lcd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                  |                5 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/n_0_s_raddr[11]_i_1                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |                5 |             16 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0                                          |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/n_0_hdmi_hs_count_reg[0]_i_1                                                                                                                                                                                                                               |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/O7[0]                                                                                                                                                                          | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                                                                       |                3 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/n_0_s_raddr[11]_i_1                                                                                                |                                                                                                                                                                                                                                                                                                                   |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/n_0_occupied_counter.occ_cnt[15]_i_1                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/n_0_reset_reg                                                                                                                                                                                                              |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/sys_wfifo_3/wfifo_ctl/inst/i_axis_inf/n_0_wdata_7[15]_i_1                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |                5 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/O12                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   |                2 |             16 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/n_0_hdmi_hs_count_reg[0]_i_1                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/n_0_hdmi_vs_count[0]_i_1                                                                                                                                                                                                                                   |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/sys_wfifo_3/wfifo_ctl/inst/i_axis_inf/n_0_wdata_6[15]_i_1                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |                6 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_req_response_id/O1                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_up_axi/SR[0]                                                                                                                                                                                                                                                  |                5 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/O8[0]                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                                     |                7 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/O18                                                                                                                                                                                                                                                         |                5 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/E[0]                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                   |                3 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_fmcomms2_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O4[0]                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_fmcomms2_gpio/U0/bus2ip_reset                                                                                                                                                                                                                                                       |                8 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                      |                7 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_gpio_sw_led/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                                             |               10 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_sync_req_response_id/O1                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_up_axi/SR[0]                                                                                                                                                                                                                                                  |                5 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | dbg_hub/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/n_0_addr[16]_i_1                                                                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                                                                                                                                                |                5 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/n_0_reset_reg                                                                                                                                                                                                              |                9 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | dbg_hub/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/n_0_burst_wd[0]_i_1                                                                                                                                                                                                                            | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                                                                                                                                                |                5 |             17 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0                                          |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/n_0_s422_data[15]_i_1                                                                                                                                                                                                                        |                4 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_fmcomms2_gpio/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                                           |                7 |             17 |
|  dbg_hub/inst/idrck                                                                                       |                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                                                                                                                                                         |                3 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_fmcomms2_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_fmcomms2_gpio/U0/bus2ip_reset                                                                                                                                                                                                                                                       |                6 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                      | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                        |                4 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/O1[0]                                                                                                                                   |                3 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/n_0_GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[31]_i_1                                                                                                                                                           |                6 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/Q[1]                                                                                                                                    |                4 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                           | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/Q[1]                                                                                                                                   |                4 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/O1[0]                                                                                                                                   |                4 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/p_14_out                                                        | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/fast_reset_r                                                                                                                   |                5 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                                                         | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/fast_reset_r                                                                                                                   |                4 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/O1[0]                                                                                                                                   |                5 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                           | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/O1[0]                                                                                                                                  |                3 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/p_14_out                                                        | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/fast_reset_r                                                                                                                   |                3 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                                                         | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/fast_reset_r                                                                                                                   |                3 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                         | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/fast_reset_r                                                                                                                   |                6 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                         | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/fast_reset_r                                                                                                                   |                4 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/p_14_out                                                           | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                           |                5 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                                                            | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                           |                4 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                           | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/Q[1]                                                                                                                                   |                4 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_fmcomms2_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[31]_i_1                                                                                                                                                                                           | i_system_wrapper/system_i/axi_fmcomms2_gpio/U0/bus2ip_reset                                                                                                                                                                                                                                                       |                7 |             18 |
|  dbg_hub/inst/idrck                                                                                       | dbg_hub/inst/U_ICON/U_CMD/O5                                                                                                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                                                                                                                                                |                3 |             18 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/sys_wfifo_3/wfifo_mem/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                          | i_system_wrapper/system_i/sys_wfifo_3/wfifo_mem/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                                                                                                                                                                                 |                4 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                         |                7 |             18 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/sys_wfifo_2/wfifo_mem/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                          | i_system_wrapper/system_i/sys_wfifo_2/wfifo_mem/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                                                                                                                                                                                 |                3 |             18 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/sys_wfifo_1/wfifo_mem/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                          | i_system_wrapper/system_i/sys_wfifo_1/wfifo_mem/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                                                                                                                                                                                 |                3 |             18 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/sys_wfifo_0/wfifo_mem/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                          | i_system_wrapper/system_i/sys_wfifo_0/wfifo_mem/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                                                                                                                                                                                 |                3 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                         | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/fast_reset_r                                                                                                                   |                5 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/E[0]                                                                                                                                                                                     | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/srst_wrst_busy                                                                                                                                                                                                                  |                4 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/n_0_S_AXI_WREADY_i_i_1                                                                                                                                                                                                                |               10 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_reset_ctrl/Q[1]                                                                                                                                                                                                                                        |                7 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                         | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/fast_reset_r                                                                                                                   |                6 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                           | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/Q[1]                                                                                                                                   |                4 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                           | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/O1[0]                                                                                                                                  |                3 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                                                                                                                                                         |                4 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O2                                                                                                                                                                                                                                            |               10 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                         | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/fast_reset_r                                                                                                                   |                4 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                         | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/fast_reset_r                                                                                                                   |                3 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/Q[1]                                                                                                                                    |                4 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/p_14_out                                                           | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                           |                5 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                           | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/O1[0]                                                                                                                                  |                4 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/Q[1]                                                                                                                                    |                3 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                  | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/srst_wrst_busy                                                                                                                                                                                                                  |                5 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                                                            | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                           |                4 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/n_0_ctl_reg[17]_i_1                                                                                                                                                                                                                                   | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                                                                                                                                                |                3 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/n_0_goreg_dm.dout_i[23]_i_1                                                                             |                                                                                                                                                                                                                                                                                                                   |                6 |             19 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dm_rd_en                                        |                                                                                                                                                                                                                                                                                                                   |                4 |             19 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/O2                                                                                                                                                                                                                                                        |                5 |             19 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/n_0_goreg_dm.dout_i[23]_i_1                                                                                |                                                                                                                                                                                                                                                                                                                   |                6 |             19 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dm_rd_en                                           |                                                                                                                                                                                                                                                                                                                   |                4 |             19 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/dm_rd_en                           |                                                                                                                                                                                                                                                                                                                   |                4 |             19 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/n_0_goreg_dm.dout_i[23]_i_1                                                                             |                                                                                                                                                                                                                                                                                                                   |                5 |             19 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dm_rd_en                                        |                                                                                                                                                                                                                                                                                                                   |                4 |             19 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/dm_rd_en                           |                                                                                                                                                                                                                                                                                                                   |                4 |             19 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_dac_xfer_cntrl/n_0_up_xfer_toggle_i_1__3                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_dac_xfer_cntrl/O3                                                                                                                                                                                                                |                6 |             19 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O2[0]                              |                                                                                                                                                                                                                                                                                                                   |                4 |             19 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O59[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                4 |             19 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/n_0_S_AXI_WREADY_i_i_1                                                                                                                                                                                                                |               11 |             19 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/dm_rd_en                           |                                                                                                                                                                                                                                                                                                                   |                4 |             19 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O2[0]                              |                                                                                                                                                                                                                                                                                                                   |                4 |             19 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O2[0]                              |                                                                                                                                                                                                                                                                                                                   |                4 |             19 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_dma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/O2                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_RST_MODULE/I7[0]                                                                                                                                                                                                                                                      |                3 |             20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_adc_xfer_cntrl/n_0_up_xfer_toggle_i_1__6                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_adc_xfer_cntrl/O1                                                                                                                                                                                                                |                7 |             20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_FSM_onehot_ocal_state_r[21]_i_1                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O18                                                                                                                                                                                                                    |               12 |             20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/n_0_zq_cntrl.zq_timer.zq_timer_r[0]_i_2                                                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_timer_r0                                                                                                                                                                         |                5 |             20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Read_Req_Granted                                                                                                                      |                                                                                                                                                                                                                                                                                                                   |                5 |             20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/O3[0]                                                                                                                                                                                                                                            |                5 |             21 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/O2                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                   |                4 |             21 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O58[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                5 |             21 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O46[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                6 |             21 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_adc_xfer_cntrl/n_0_up_xfer_toggle_i_1__6                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/O1                                                                                                                                                                                                                |                5 |             21 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_linear_flash/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/SR[0]                                                                                                                                                                                                        |               12 |             21 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O47[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                6 |             21 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O40[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                5 |             22 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_dac_xfer_cntrl/n_0_up_xfer_toggle_i_1__0                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_dac_xfer_cntrl/O2                                                                                                                                                                                                                |                6 |             22 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                                                                    | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                            |                8 |             22 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O11[0]                                                                                                                                                                                                                 |                9 |             22 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                   |               10 |             22 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                         |                5 |             22 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/n_0_InputCmp[0]_i_1                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |                8 |             22 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/O2                                                                                                                                                                                                                                            |                9 |             22 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_cntrl/n_0_drp_addr[6]_i_1                                                                                                                                                                                                                        |                5 |             23 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/E[0]                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/O19                                                                                                                                                                                                                                              |                6 |             23 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_dout_valid                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                   |                3 |             23 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O52[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                4 |             23 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Read_Req_Granted                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                   |                4 |             23 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_wfifo_2/wfifo_mem/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                                                                                                                                                                                                 |                5 |             24 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_wfifo_2/wfifo_mem/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                                                                                                                  |                4 |             24 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_wfifo_0/wfifo_mem/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                                                                                                                                                                                                 |                4 |             24 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_wfifo_1/wfifo_mem/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                                                                                                                  |                5 |             24 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/n_0_rx_data_r1[23]_i_1                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   |                4 |             24 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_up_axi/O3[0]                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_up_axi/SR[0]                                                                                                                                                                                                                                                  |                4 |             24 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_wfifo_0/wfifo_mem/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                                                                                                                  |                4 |             24 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_wfifo_3/wfifo_mem/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                                                                                                                                                                                                 |                6 |             24 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_gen_final_tap[0].final_val[0][5]_i_1                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O1                                                                                                                                                                                                                     |                8 |             24 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_wfifo_1/wfifo_mem/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                                                                                                                                                                                                 |                4 |             24 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_up_axi/E[0]                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_up_axi/SR[0]                                                                                                                                                                                                                                                  |                5 |             24 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/n_0_dac_pn_seq[23]_i_1                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_data_sync                                                                                                                                                                                                                                                      |                5 |             24 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_de_2d                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_tpm_data0                                                                                                                                                                                                                                             |                6 |             24 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_de_d                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                   |                7 |             24 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/n_0_reset_reg                                                                                                                                                                                                              |               13 |             24 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_de_2d                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |                8 |             24 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O41[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                6 |             24 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/n_0_dac_pn_seq[23]_i_1__1                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_data_sync                                                                                                                                                                                                                                                      |                5 |             24 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                      | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                        |                5 |             24 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_wfifo_3/wfifo_mem/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                                                                                                                  |                5 |             24 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/n_0_dac_pn_seq[23]_i_1__2                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_data_sync                                                                                                                                                                                                                                                      |                6 |             24 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_adc_xfer_cntrl/O11[0]                                                                                                                                                                                                                            |                5 |             24 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/n_0_dac_pn_seq[23]_i_1__0                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_data_sync                                                                                                                                                                                                                                                      |                4 |             24 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |                3 |             24 |
|  dbg_hub/inst/idrck                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                                                                                   |                3 |             24 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/E[0]                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                   |               11 |             24 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   |                6 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   |                7 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   |                6 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   |                6 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_adc_xfer_cntrl/n_0_up_xfer_toggle_i_1__5                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                6 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   |                7 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/SR[0]                                                                                                                                                                                                                                  |                8 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/I111[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                   |               12 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/I110[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                   |                7 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O1                                                                                                                                                                                                                     |               10 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                   |               10 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/I109[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                   |                6 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/next_stream_addr0                                                                                                                                                               | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                  |                7 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   |                6 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   |                5 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_adc_xfer_cntrl/n_0_up_xfer_toggle_i_1__6                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                9 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   |                6 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O3[1]                                                                                                                                                                                                                  |                7 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/n_0_reset_reg                                                                                                                                                                                                              |               12 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_cmnd_wr                                                                                                                                                                                        | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/xb_fifo_reset                                                                                                                                                                                                               |                5 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                                                                                  |               15 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/O13                                                                                                                                                                                   | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/xb_fifo_reset                                                                                                                                                                                                               |                6 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/I48[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                   |                7 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                      |               13 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1                                                                                                                                               | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/xb_fifo_reset                                                                                                                                                                                                               |                7 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_cmnd_wr                                                                                                                                                                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/xb_fifo_reset                                                                                                                                                                                                               |                5 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O53[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                7 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/I43[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                   |                8 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/xb_fifo_reset                                                                                                                                                                                                               |                4 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/n_0_up_xfer_toggle_i_1__8                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                6 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/I33[0]                                                                                                                                                                        | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/xb_fifo_reset                                                                                                                                                                                                               |                4 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/E[0]                                                                                                                                                                                                | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/xb_fifo_reset                                                                                                                                                                                                               |                5 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                                            | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/xb_fifo_reset                                                                                                                                                                                                               |                4 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                                                                                                                                                |               10 |             27 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                                                                                                                  |                9 |             27 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   |                9 |             27 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                           | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/I4[0]                                                                                                                                                                      |                4 |             27 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   |               10 |             27 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   |                9 |             27 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/O8[0]                                                                                                                                                                                         | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                  |               10 |             27 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/n_0_Using_Latch_AS_Logic_1.AND2B1L_I1                                                                                                                                                     | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                  |                8 |             27 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   |                9 |             27 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                                                                                 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                  |                9 |             27 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                       |               10 |             27 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/n_0_updt_desc_reg2[33]_i_1                                                                                                                                                    | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/xb_fifo_reset                                                                                                                                                                                                               |                4 |             27 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/n_0_goreg_dm.dout_i[30]_i_1                                                                                |                                                                                                                                                                                                                                                                                                                   |                7 |             28 |
|  dbg_hub/inst/idrck                                                                                       | dbg_hub/inst/U_ICON/U_CMD/O4                                                                                                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                                                                                                                                                |                4 |             28 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/n_0_ctl_reg[27]_i_1                                                                                                                                                                                                                                   | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                                                                                                                                                |                4 |             28 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                               | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                      |                6 |             28 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/E[0]                                                                                                                                                            | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/xb_fifo_reset                                                                                                                                                                                                               |                7 |             28 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dm_rd_en                                           |                                                                                                                                                                                                                                                                                                                   |                5 |             28 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/O3                                                                                                                                                                                                                                 |                9 |             29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_next                                                                                                     |                                                                                                                                                                                                                                                                                                                   |                9 |             29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/dm_rd_en                           |                                                                                                                                                                                                                                                                                                                   |                5 |             29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O2[0]                              |                                                                                                                                                                                                                                                                                                                   |                9 |             29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/n_0_goreg_dm.dout_i[30]_i_1                                                                             |                                                                                                                                                                                                                                                                                                                   |                4 |             29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O2[0]                              |                                                                                                                                                                                                                                                                                                                   |                7 |             29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dm_rd_en                                           |                                                                                                                                                                                                                                                                                                                   |                5 |             29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/n_0_goreg_dm.dout_i[30]_i_1                                                                             |                                                                                                                                                                                                                                                                                                                   |                5 |             29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_up_axi/O4[0]                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_up_axi/SR[0]                                                                                                                                                                                                                                                  |                5 |             29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dm_rd_en                                        |                                                                                                                                                                                                                                                                                                                   |                5 |             29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_dest_dma_mm/i_addr_gen/n_0_address[28]_i_2                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_dest_dma_mm/i_addr_gen/O1                                                                                                                                                                                                                       |                9 |             29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_adc_xfer_cntrl/n_0_up_xfer_toggle_i_1__7                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_adc_xfer_cntrl/O2                                                                                                                                                                                                                |                9 |             29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_next                                                                                                     |                                                                                                                                                                                                                                                                                                                   |               14 |             29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O2[0]                              |                                                                                                                                                                                                                                                                                                                   |                5 |             29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/E[0]                                                                                                                                                                          | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/xb_fifo_reset                                                                                                                                                                                                               |                5 |             29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/dm_rd_en                           |                                                                                                                                                                                                                                                                                                                   |                5 |             29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_src_dma_mm/i_addr_gen/n_0_address[28]_i_2                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_src_dma_mm/i_addr_gen/O1                                                                                                                                                                                                                        |                8 |             29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/dm_rd_en                           |                                                                                                                                                                                                                                                                                                                   |                5 |             29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/n_0_goreg_dm.dout_i[30]_i_1                                                                                |                                                                                                                                                                                                                                                                                                                   |                5 |             29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dm_rd_en                                        |                                                                                                                                                                                                                                                                                                                   |                5 |             29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_up_axi/E[0]                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_up_axi/SR[0]                                                                                                                                                                                                                                                  |                5 |             29 |
|  i_system_wrapper/system_i/AES_AXI_0/AES_Crypto_0/clk                                                     |                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |               11 |             29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/IB_Addr_Strobe                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |                9 |             30 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_next                                                                                                        |                                                                                                                                                                                                                                                                                                                   |               11 |             30 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_next                                                                                                        |                                                                                                                                                                                                                                                                                                                   |                8 |             30 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/O9[0]                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/O2                                                                                                                                                                                                                                                        |                6 |             30 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_cpu_aux_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                    | i_system_wrapper/system_i/axi_cpu_aux_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                     |               10 |             30 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O8                                                                                                                                                                                                                     |               12 |             31 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/p_5_in                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_adc_clock_mon/O1                                                                                                                                                                                                                                 |               10 |             31 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Read_Req                                                                                                                                                                   | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                  |               10 |             31 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                           | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/I5[0]                                                                                                                                                               |                7 |             31 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/I32[0]                                                                                                                                                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                  |                7 |             31 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/Ext_JTAG_DRCK                                                  |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/n_0_Config_Reg[30]_i_1                                                                                                                                                                                                                                      |                6 |             31 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/EX_Start_Div                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                   |                8 |             32 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/n_0_dac_dds_phase_0[0]_i_1__2                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                   |                8 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/E[0]                                                                                                                                                                                                         | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                  |                6 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                                                   |                4 |             32 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/n_0_dac_dds_phase_0[0]_i_1                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                   |                8 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                                                               |                                                                                                                                                                                                                                                                                                                   |                4 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/lopt_39                                                                                                                                                                                     | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/R                                                                                                                                                                                                                                      |                9 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/lopt_31                                                                                                                                                                                     | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/O131[0]                                                                                                                                                                                                                                |               11 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                               | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1                                                                                                                                                                       |                9 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/n_0_dm_address[0]_i_1                                                                                                                                                                                                | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_RST_MODULE/I7[0]                                                                                                                                                                                                                                                      |                8 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/n_0_Performance.Use_DLMB.wb_dlmb_valid_read_data[0]_i_1                                                                                                                                                                                                     |                9 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_core/U0/ctrlif/O2[0]                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_spdif_tx_core/U0/n_0_config_reg[31]_i_1                                                                                                                                                                                                                                             |               13 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter[6]                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/xb_fifo_reset                                                                                                                                                                                                               |                8 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                                                                  |                                                                                                                                                                                                                                                                                                                   |                4 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_core/U0/ctrlif/E[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_spdif_tx_core/U0/n_0_config_reg[31]_i_1                                                                                                                                                                                                                                             |                9 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter[2]                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/xb_fifo_reset                                                                                                                                                                                                               |                7 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_dma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[4]                                                                                                                                                                                  | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_RST_MODULE/I7[0]                                                                                                                                                                                                                                                      |                6 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                               | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                      |                7 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_dma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[5]                                                                                                                                                                                  | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_RST_MODULE/I7[0]                                                                                                                                                                                                                                                      |                9 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/n_0_up_xfer_toggle_i_1                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O2                                                                                                                                                                                                                                            |                8 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                                                               |                                                                                                                                                                                                                                                                                                                   |                4 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/n_0_up_axi_rdata[31]_i_1                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/O18                                                                                                                                                                                                                                                         |                4 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                                                   |                4 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_dma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[6]                                                                                                                                                                                  | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_RST_MODULE/I7[0]                                                                                                                                                                                                                                                      |               10 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                   |                8 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg12_out                                                                                                                                                                     | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                             |                7 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_up_axi/n_0_up_axi_rdata[31]_i_1                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_up_axi/SR[0]                                                                                                                                                                                                                                                  |                5 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/n_0_sig_addr_cntr_lsh_kh[31]_i_1                                                                                                                                                         | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                        |                4 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Write_Data_Valid                                                                                                                      |                                                                                                                                                                                                                                                                                                                   |                4 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/O7[0]                                                                                                                                                                                     | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                  |               19 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Valid_Data                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                   |                8 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/E[0]                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/O2                                                                                                                                                                                                                                                        |                6 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/RX/rxCrcEn_d1                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/O6[0]                                                                                                                                                                                                                                   |                9 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/n_0_up_axi_rdata[31]_i_1                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_dac_xfer_cntrl/O1                                                                                                                                                                                                                |                4 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ethernet/U0/I_AXI_NATIVE_IPIF/arready_i1                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/SR[0]                                                                                                                                                                                                                           |               15 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O1                                                                                                                                                                                                                        |               12 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/n_0_up_axi_rdata[31]_i_1                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/n_0_up_axi_rdata[31]_i_3                                                                                                                                                                                                                                  |                5 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[31]_i_1                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                         |               32 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/O7                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/O5                                                                                                                                                                 |               12 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                        | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                         |                8 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/O7                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/O6                                                                                                                                              |               25 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/O7                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/O12                                                                                                                                             |               23 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_cpu_interconnect/s00_mmu/inst/decerr_slave_inst/s_axi_rvalid                                                                                                                                                                                                            | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                  |                5 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_up_axi/n_0_up_axi_rdata[31]_i_1                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_up_axi/SR[0]                                                                                                                                                                                                                                                  |                7 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_up_axi/O4[0]                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_up_axi/SR[0]                                                                                                                                                                                                                                                  |                9 |             32 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/Ext_JTAG_DRCK                                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                   |                8 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_up_axi/O3[0]                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_up_axi/SR[0]                                                                                                                                                                                                                                                  |                8 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                                                   |                4 |             32 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0                                          |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_rst_reg/O1                                                                                                                                                                                                                                               |               11 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.ITLB_I/I144[0]                                                                                                                                                                                                     | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                  |                9 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/I122[0]                                                                                                                                                                                                                    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/EX_Start_Div                                                                                                                                                                                                                           |                8 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/WB_Load_ESR                                                                                                                                                                                                                | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                  |               11 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/lopt_31                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                   |                8 |             32 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/n_0_dac_dds_phase_0[0]_i_1__1                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                   |                8 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                                                                   | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/cs_ce_clr                                                                                                                                                                                                                  |               12 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/lopt_31                                                                                                                                                                                     | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/n_0_Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.wb_mul32_result[15]_i_1                                                                                                                                |                6 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/lopt_31                                                                                                                                                                                     | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/I114[0]                                                                                                                                                                                                                                |                9 |             32 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/n_0_dac_dds_phase_0[0]_i_1__0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                   |                8 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/lopt_31                                                                                                                                                                                     | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/I115[0]                                                                                                                                                                                                                                |               10 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/lopt_31                                                                                                                                                                                     | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/I123[0]                                                                                                                                                                                                                                |               13 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/E[0]                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/O4[0]                                                                                                                                                                                                                           |                6 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/lopt_31                                                                                                                                                                                     | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/I124[0]                                                                                                                                                                                                                                |                6 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/O7                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/O11                                                                                                                                             |               23 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_timer/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/CE_0                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O1                                                                                                                                                                                                                        |                9 |             33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                              |               11 |             33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_timer/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/CE_1                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O1                                                                                                                                                                                                                        |                9 |             33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_cpu_interconnect/s00_mmu/inst/register_slice_inst/aw_pipe/n_0_m_payload_i[31]_i_1__0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |                6 |             33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/n_0_m_payload_i[61]_i_1__0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   |                7 |             33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[31]_i_1                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                      |               11 |             33 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/d_count_toggle_s                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |                7 |             33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                    | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                   |               11 |             33 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_adc_clock_mon/d_count_toggle_s                                                                                                                                                                                                                   |                9 |             33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                   |                6 |             33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                   |                7 |             33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_cpu_interconnect/s00_mmu/inst/register_slice_inst/ar_pipe/n_0_m_payload_i[31]_i_1                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |                8 |             33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                   |                8 |             33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                   |                7 |             33 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0                                          |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/d_count_toggle_s                                                                                                                                                                                                                               |                9 |             33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                   |                7 |             33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                   |                6 |             33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   |                6 |             33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                   |                8 |             33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   |                6 |             33 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_adc_clock_mon/d_count_toggle_s                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |                6 |             33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_src_req_fifo/i_raddr_sync/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                   |                6 |             33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_push_addr_reg1_out                                                                                                                                      | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/n_0_sig_next_addr_reg[31]_i_1__0                                                                                                                                       |                5 |             33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   |                6 |             33 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_dac_clock_mon/d_count_toggle_s                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |                6 |             33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/I121[0]                                                                                                                                                                                                                    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/I120[0]                                                                                                                                                                                                                  |                9 |             33 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_dac_clock_mon/d_count_toggle_s                                                                                                                                                                                                                   |                9 |             33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/n_0_m_payload_i[61]_i_1                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                   |                6 |             34 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_push_addr_reg1_out                                                                                                                                      | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/n_0_sig_next_addr_reg[31]_i_1__1                                                                                                                                       |                9 |             34 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_dac_xfer_cntrl/O2                                                                                                                                                                                                                |                5 |             34 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                                        | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/xb_fifo_reset                                                                                                                                                                                                               |                8 |             34 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_dac_rst_reg/SR[0]                                                                                                                                                                                                                                |               11 |             35 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                         |                6 |             35 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/O1[0]                                                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                         |                6 |             35 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O5[0]                                                                                                                                                                                                                  |               20 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/n_0_victim_addr[1][0]_i_1                                                                                                                                                 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/O137[0]                                                                                                                                                                                                                                |                5 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_dest_req_fifo/i_raddr_sync/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                   |                8 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/n_0_victim_addr[2][0]_i_1                                                                                                                                                 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/O137[0]                                                                                                                                                                                                                                |                6 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/n_0_victim_addr[3][0]_i_1                                                                                                                                                 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/O137[0]                                                                                                                                                                                                                                |                6 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/n_0_victim_addr[4][0]_i_1                                                                                                                                                 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/O137[0]                                                                                                                                                                                                                                |                8 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_gpio_lcd/U0/bus2ip_reset                                                                                                                                                                                                                                                            |               11 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/n_0_victim_addr[5][0]_i_1                                                                                                                                                 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/O137[0]                                                                                                                                                                                                                                |                7 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/n_0_victim_addr[6][0]_i_1                                                                                                                                                 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/O137[0]                                                                                                                                                                                                                                |                5 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/lopt_39                                                                                                                                                                                     | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/SR[0]                                                                                                                                                                                                                                  |               13 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/E[0]                                                                                                                                                                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                  |                8 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/n_0_victim_addr[0][0]_i_1                                                                                                                                                 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/O137[0]                                                                                                                                                                                                                                |                5 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/SR[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                   |               10 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/n_0_victim_addr[7][0]_i_2                                                                                                                                                 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/O137[0]                                                                                                                                                                                                                                |                5 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/n_0_up_xfer_toggle_i_1                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O5                                                                                                                                                                                                                                            |               10 |             37 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O10                                                                                                                                                                                                                    |               15 |             37 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/n_0_up_xfer_toggle_i_1__8                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/O1                                                                                                                                                                                                                |                9 |             37 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/n_0_m_payload_i[61]_i_1__0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                   |               10 |             38 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/n_0_m_payload_i[61]_i_1                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |               10 |             38 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O15                                                                                                                                                                                                                    |               28 |             39 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/n_0_m_payload_i[67]_i_1                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                   |                9 |             39 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[0].match_flag_pb[4]_i_2                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[0].match_flag_pb[4]_i_1                                                                                                    |                9 |             40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/n_0_m_payload_i[61]_i_1                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |                9 |             40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                        |               23 |             40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_push_addr_reg1_out                                                                                                                                                  | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/n_0_sig_next_addr_reg[31]_i_1                                                                                                                                                                       |                8 |             40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/n_0_rstdiv0_sync_r[11]_i_1                                                                                                                                                                                             |               22 |             40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/n_0_up_xfer_toggle_i_1                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O4                                                                                                                                                                                                                                            |                9 |             40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                                                                  |                                                                                                                                                                                                                                                                                                                   |                5 |             40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                                                                  |                                                                                                                                                                                                                                                                                                                   |                5 |             40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                                                               |                                                                                                                                                                                                                                                                                                                   |                5 |             40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                                                   |                5 |             40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                                                   |                5 |             40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                                                               |                                                                                                                                                                                                                                                                                                                   |                5 |             40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                                                   |                5 |             40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_adc_xfer_cntrl/n_0_up_xfer_toggle_i_1__5                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_adc_xfer_cntrl/O1                                                                                                                                                                                                                |                8 |             41 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_adc_xfer_cntrl/n_0_up_xfer_toggle_i_1__7                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_adc_xfer_cntrl/O1                                                                                                                                                                                                                |                9 |             41 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O13                                                                                                                                                                                                                    |               16 |             41 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/n_0_m_payload_i[61]_i_1                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                   |                8 |             41 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                   |                                                                                                                                                                                                                                                                                                                   |               11 |             41 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O7[0]                                                                                                                                                                                                                  |               11 |             41 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                 |                                                                                                                                                                                                                                                                                                                   |               12 |             42 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/n_0_up_xfer_toggle_i_1                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O3                                                                                                                                                                                                                                            |               10 |             42 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                                                                           |               21 |             42 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                                     |               10 |             43 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/O14[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                   |               15 |             43 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                |               12 |             43 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_dac_xfer_cntrl/O2                                                                                                                                                                                                                |                6 |             43 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O9[0]                                                                                                                                                                                                                  |               17 |             43 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/I21[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                   |               11 |             43 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_RST_MODULE/I7[0]                                                                                                                                                                                                                                                      |               12 |             43 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/O23[0]                                                                                                                                                                                                                                            |               14 |             43 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/victim_valid_old_data                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                   |               11 |             44 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_up_axi/p_5_in                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_up_axi/SR[0]                                                                                                                                                                                                                                                  |                9 |             44 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_up_axi/p_5_in                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_up_axi/SR[0]                                                                                                                                                                                                                                                  |                9 |             44 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/n_0_m_payload_i[61]_i_1__0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   |               14 |             44 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/n_0_m_payload_i[67]_i_1                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |                9 |             45 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_dac_xfer_cntrl/O3                                                                                                                                                                                                                |                8 |             46 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/p_5_in                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/O2                                                                                                                                                                                                                                                        |                8 |             46 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_dac_xfer_cntrl/O2                                                                                                                                                                                                                |                9 |             46 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/n_0_m_payload_i[67]_i_1                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                   |               10 |             46 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/O1                                                                                                    |                                                                                                                                                                                                                                                                                                                   |                6 |             46 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/n_0_sig_next_addr_reg[31]_i_1                                                                                                                                                                           |                8 |             47 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/n_0_m_payload_i[61]_i_1                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |               10 |             47 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O6[0]                                                                                                                                                                                                                  |               12 |             47 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/n_0_m_payload_i[61]_i_1                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |               15 |             47 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_dac_clock_mon/O1                                                                                                                                                                                                                                 |               13 |             48 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_slice/_dest_ready                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                   |               14 |             48 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                            |                                                                                                                                                                                                                                                                                                                   |                6 |             48 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/O7                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/O8                                                                                                                                              |               20 |             48 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_core/U0/streaming_dma_gen.fifo/fifo/p_0_in1_out                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                   |                6 |             48 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/O7                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/O5                                                                                                                                              |               35 |             48 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/n_0_GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_RST_MODULE/I7[0]                                                                                                                                                                                                                                                      |                9 |             48 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/prev_rd_rise0_r0                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |               13 |             48 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_valid_int                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                   |                8 |             48 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_rx_pnmon/E[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |               10 |             48 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn1_valid_s                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                   |               10 |             48 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/fifo_rd_valid                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                   |               11 |             48 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_rx_pnmon/E[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |               10 |             48 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn1_valid_s                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                   |                7 |             48 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/O4                                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |                6 |             48 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_rx_pnmon/E[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |                9 |             48 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn1_valid_s                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                   |                8 |             48 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn1_valid_s                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                   |                7 |             48 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_rx_pnmon/E[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |               10 |             48 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                   |               11 |             48 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_dac_xfer_cntrl/n_0_up_xfer_toggle_i_1__0                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_dac_xfer_cntrl/O1                                                                                                                                                                                                                |               12 |             49 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/n_0_gfwd_rev_pipeline1.storage_data1[62]_i_1                                                                   |                                                                                                                                                                                                                                                                                                                   |               14 |             49 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O5[0]                                                                                          |                                                                                                                                                                                                                                                                                                                   |               13 |             49 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O1                                                                                             |                                                                                                                                                                                                                                                                                                                   |               11 |             49 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O2                                                                                              |                                                                                                                                                                                                                                                                                                                   |               11 |             49 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O3[0]                                                                                           |                                                                                                                                                                                                                                                                                                                   |                7 |             49 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/n_0_gfwd_rev_pipeline1.storage_data1[62]_i_1__0                                                                      |                                                                                                                                                                                                                                                                                                                   |                8 |             49 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O5[0]                                                                                           |                                                                                                                                                                                                                                                                                                                   |               11 |             49 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O2[0]                                                                                          |                                                                                                                                                                                                                                                                                                                   |               13 |             49 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O2                                                                                              |                                                                                                                                                                                                                                                                                                                   |               11 |             49 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/n_0_gfwd_rev_pipeline1.storage_data1[62]_i_1__0                                                                      |                                                                                                                                                                                                                                                                                                                   |               12 |             49 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O5[0]                                                                                           |                                                                                                                                                                                                                                                                                                                   |               14 |             49 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O1                                                                                             |                                                                                                                                                                                                                                                                                                                   |               11 |             49 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en                                                                                                                                                    | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/O7[0]                                                                                                                                                                                                                           |               17 |             49 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/n_0_gfwd_rev_pipeline1.storage_data1[62]_i_1                                                                   |                                                                                                                                                                                                                                                                                                                   |               12 |             49 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O2[0]                                                                                          |                                                                                                                                                                                                                                                                                                                   |               10 |             49 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O2                                                                                              |                                                                                                                                                                                                                                                                                                                   |               11 |             49 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/n_0_gfwd_rev_pipeline1.storage_data1[62]_i_1__0                                                                      |                                                                                                                                                                                                                                                                                                                   |               14 |             49 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                                        | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/O6[0]                                                                                                                                                                                                                           |               12 |             49 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/n_0_gfwd_rev_pipeline1.storage_data1[62]_i_1                                                                   |                                                                                                                                                                                                                                                                                                                   |               16 |             49 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O1                                                                                             |                                                                                                                                                                                                                                                                                                                   |               11 |             49 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                            | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                   |                8 |             49 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0] |                                                                                                                                                                                                                                                                                                                   |               11 |             50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/I13[0]                                                                                                                                | i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/O47[0]                                                                                                                                                                                                          |                9 |             50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/n_0_goreg_dm.dout_i[61]_i_1                                                                          |                                                                                                                                                                                                                                                                                                                   |               11 |             50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/n_0_goreg_dm.dout_i[61]_i_1                                                                          |                                                                                                                                                                                                                                                                                                                   |               11 |             50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/n_0_goreg_dm.dout_i[61]_i_1                                                                             |                                                                                                                                                                                                                                                                                                                   |               11 |             50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0] |                                                                                                                                                                                                                                                                                                                   |               11 |             50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                              |                                                                                                                                                                                                                                                                                                                   |                7 |             50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0] |                                                                                                                                                                                                                                                                                                                   |               11 |             50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/n_0_goreg_dm.dout_i[61]_i_1                                                                             |                                                                                                                                                                                                                                                                                                                   |               11 |             50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/O14[0]                                                                                                                                                                                                                 |                9 |             50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                      |               11 |             51 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/SR[0]                                                                                                                                                                                                          |               13 |             52 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/O17                                                                                                                                                                                                                     |                9 |             52 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/dev_dbg_data[62]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |               11 |             52 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                             |               18 |             53 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/n_0_storage_data1[65]_i_1__0                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |               14 |             53 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_gpio_sw_led/U0/bus2ip_reset                                                                                                                                                                                                                                                         |               20 |             53 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                                     |               22 |             53 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                             |               24 |             53 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/n_0_storage_data1[65]_i_1                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |               18 |             53 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/lopt_31                                                                                                                                                                                     | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                  |               20 |             54 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/SR[0]                                                                                                                                                                                                          |               11 |             54 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_src_dma_mm/i_addr_gen/O1                                                                                                                                                                                                                        |               11 |             55 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/n_0_goreg_dm.dout_i[66]_i_1                                                                           |                                                                                                                                                                                                                                                                                                                   |               12 |             55 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/n_0_goreg_dm.dout_i[66]_i_1                                                                        |                                                                                                                                                                                                                                                                                                                   |               12 |             55 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/n_0_goreg_dm.dout_i[66]_i_1                                                                           |                                                                                                                                                                                                                                                                                                                   |               12 |             55 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/n_0_goreg_dm.dout_i[66]_i_1                                                                        |                                                                                                                                                                                                                                                                                                                   |               12 |             55 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                        |               33 |             56 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_fmcomms2_gpio/U0/bus2ip_reset                                                                                                                                                                                                                                                       |               20 |             56 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                            |                                                                                                                                                                                                                                                                                                                   |                7 |             56 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/phy_rddata_en                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |               36 |             56 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_dest_dma_mm/i_addr_gen/O1                                                                                                                                                                                                                       |               12 |             57 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_dac_xfer_cntrl/n_0_up_xfer_toggle_i_1__3                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_dac_xfer_cntrl/O1                                                                                                                                                                                                                |               13 |             60 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/Ext_JTAG_DRCK                                                  | i_system_wrapper/system_i/sys_mb_debug/U0/Dbg_Capture_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                   |               19 |             61 |
| ~i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             |                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |               15 |             63 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/O1                                                                                                                                                                                                                                            |               21 |             63 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/store_sr_r0                                                                                                                                            |                                                                                                                                                                                                                                                                                                                   |               25 |             64 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/n_0_mi_wstrb_mask_d2[63]_i_1                                                                                                                                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/n_0_S_AXI_WREADY_i_i_1                                                                                                                                                                                                                |               42 |             64 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_mux_rd_valid_r_reg                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   |               23 |             64 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/n_0_mi_be[63]_i_1                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |               44 |             64 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                                             |                                                                                                                                                                                                                                                                                                                   |               23 |             64 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/n_0_mi_wstrb_mask_d2[63]_i_1                                                                                                                                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/n_0_S_AXI_WREADY_i_i_1                                                                                                                                                                                                                |               28 |             64 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/n_0_mi_wstrb_mask_d2[63]_i_1                                                                                                                                                                                           | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/n_0_S_AXI_WREADY_i_i_1                                                                                                                                                                                                             |               26 |             64 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/n_0_mi_be[63]_i_1                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                   |               36 |             64 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/n_0_mi_be[63]_i_1                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |               22 |             64 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/n_0_mi_wstrb_mask_d2[63]_i_1                                                                                                                                                                                           | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/n_0_S_AXI_WREADY_i_i_1                                                                                                                                                                                                             |               30 |             64 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/store_sr_r1                                                                                                                                            |                                                                                                                                                                                                                                                                                                                   |               26 |             64 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/O1                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                         |               41 |             64 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/util_adc_pack/inst/chan_valid                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                   |               23 |             64 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/n_0_mi_be[63]_i_1                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                   |               35 |             64 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/load_tstorage                                                                                                                                          |                                                                                                                                                                                                                                                                                                                   |               16 |             65 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/load_tpayload                                                                                                                                          |                                                                                                                                                                                                                                                                                                                   |               19 |             65 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/load_tpayload                                                                                                                                          |                                                                                                                                                                                                                                                                                                                   |               20 |             65 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/load_tstorage                                                                                                                                          |                                                                                                                                                                                                                                                                                                                   |               11 |             65 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/load_tstorage                                                                                                                                          |                                                                                                                                                                                                                                                                                                                   |               13 |             65 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/load_tpayload                                                                                                                                          |                                                                                                                                                                                                                                                                                                                   |               31 |             65 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/n_0_up_axi_rvalid_i_2                                                                                                                                                                                                                                       |               17 |             66 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/O1                                                                                                                                                                                                                |               11 |             66 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep__15                                                                                                                                                                     |               23 |             67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_dac_xfer_cntrl/n_0_up_xfer_toggle_i_1__1                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_dac_xfer_cntrl/O2                                                                                                                                                                                                                |               17 |             68 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/n_0_mi_burst[1]_i_1                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |               36 |             69 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/n_0_mi_burst[1]_i_1                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |               54 |             69 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/n_0_mi_burst[1]_i_1                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |               27 |             69 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/n_0_mi_burst[1]_i_1                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |               40 |             69 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_dac_xfer_cntrl/O1                                                                                                                                                                                                                |               13 |             69 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_dac_xfer_cntrl/O1                                                                                                                                                                                                                |               24 |             70 |
|  dbg_hub/inst/idrck                                                                                       |                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/U_ICON/U_CMD/O10                                                                                                                                                                                                                                                                                     |               14 |             70 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/n_0_mi_first_d1_i_1                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |               26 |             77 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/n_0_mi_first_d1_i_1                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |               16 |             77 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/n_0_mi_first_d1_i_1                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |               16 |             77 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/n_0_mi_first_d1_i_1                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |               22 |             77 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_adc_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_adc_rst_reg/SR[0]                                                                                                                                                                                                                                |               17 |             78 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_dac_xfer_cntrl/n_0_up_xfer_toggle_i_1__1                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_dac_xfer_cntrl/O3                                                                                                                                                                                                                |               14 |             78 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_adc_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_adc_rst_reg/SR[0]                                                                                                                                                                                                                                |               18 |             78 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_adc_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_adc_rst_reg/SR[0]                                                                                                                                                                                                                                |               20 |             78 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_adc_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_adc_rst_reg/SR[0]                                                                                                                                                                                                                                |               17 |             78 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_adc_xfer_cntrl/O1                                                                                                                                                                                                                |               19 |             78 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_dac_xfer_cntrl/n_0_up_xfer_toggle_i_1__3                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_dac_xfer_cntrl/O2                                                                                                                                                                                                                |               18 |             78 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/O2                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |               12 |             79 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_adc_xfer_cntrl/O1                                                                                                                                                                                                                |               16 |             79 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_dac_xfer_cntrl/n_0_up_xfer_toggle_i_1__0                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_dac_xfer_cntrl/O2                                                                                                                                                                                                                |               16 |             81 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_fmcomms2_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                                                                            |               20 |             82 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep__16                                                                                                                                                                     |               28 |             86 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                            |                                                                                                                                                                                                                                                                                                                   |               11 |             88 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                           |                                                                                                                                                                                                                                                                                                                   |               11 |             88 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                           |                                                                                                                                                                                                                                                                                                                   |               11 |             88 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/p_3_out                                    |                                                                                                                                                                                                                                                                                                                   |               11 |             88 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                            |                                                                                                                                                                                                                                                                                                                   |               11 |             88 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/p_3_out                                 |                                                                                                                                                                                                                                                                                                                   |               11 |             88 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/p_3_out                                 |                                                                                                                                                                                                                                                                                                                   |               11 |             88 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] |                                                                                                                                                                                                                                                                                                                   |               11 |             88 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/p_3_out                                    |                                                                                                                                                                                                                                                                                                                   |               11 |             88 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] |                                                                                                                                                                                                                                                                                                                   |               11 |             88 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                            |                                                                                                                                                                                                                                                                                                                   |               11 |             88 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] |                                                                                                                                                                                                                                                                                                                   |               11 |             88 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                           |                                                                                                                                                                                                                                                                                                                   |               11 |             88 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/queue_rden_new                                                                                                                                                                   | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/I19[0]                                                                                                                                                                                                                      |               17 |             91 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_adc_xfer_cntrl/O1                                                                                                                                                                                                                |               28 |             91 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren_new                                                                                                                                                                        | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/I19[0]                                                                                                                                                                                                                      |               18 |             91 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_adc_rst_reg/SR[0]                                                                                                                                                                                                                                |               21 |             92 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                |                                                                                                                                                                                                                                                                                                                   |               12 |             96 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/p_3_out                                 |                                                                                                                                                                                                                                                                                                                   |               12 |             96 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/p_3_out                              |                                                                                                                                                                                                                                                                                                                   |               12 |             96 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                |                                                                                                                                                                                                                                                                                                                   |               12 |             96 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep__9                                                                                                                                                                      |               45 |             96 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep__8                                                                                                                                                                      |               29 |             96 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep__6                                                                                                                                                                      |               26 |             96 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep__5                                                                                                                                                                      |               43 |             96 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep__4                                                                                                                                                                      |               46 |             96 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep__14                                                                                                                                                                     |               35 |             96 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep__13                                                                                                                                                                     |               40 |             96 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep__12                                                                                                                                                                     |               42 |             96 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep__11                                                                                                                                                                     |               49 |             96 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/p_3_out                              |                                                                                                                                                                                                                                                                                                                   |               12 |             96 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                |                                                                                                                                                                                                                                                                                                                   |               12 |             96 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep__10                                                                                                                                                                     |               48 |             96 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep__7                                                                                                                                                                      |               36 |             96 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/E[0]                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |               19 |             96 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/p_3_out                                 |                                                                                                                                                                                                                                                                                                                   |               12 |             96 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                |                                                                                                                                                                                                                                                                                                                   |               12 |             96 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                |                                                                                                                                                                                                                                                                                                                   |               12 |             96 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                |                                                                                                                                                                                                                                                                                                                   |               12 |             96 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_dac_xfer_cntrl/O3                                                                                                                                                                                                                |               30 |             98 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/ila_adc/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                   |               21 |             99 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/O1                                                                                                                                                                                                                                                             |               26 |             99 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/O8[0]                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep__3                                                                                                                                                                      |               20 |            100 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/O8[0]                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep__2                                                                                                                                                                      |               27 |            100 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/O8[0]                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep__1                                                                                                                                                                      |               22 |            100 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/O8[0]                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep__0                                                                                                                                                                      |               21 |            100 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/O8[0]                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep                                                                                                                                                                         |               24 |            100 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/E[0]                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_data_sync                                                                                                                                                                                                                                                      |               20 |            100 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_linear_flash/U0/bus2ip_reset                                                                                                                                                                                                                                                        |               62 |            102 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/O1                                                                                                                                                                                                                                                        |               22 |            103 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                |                                                                                                                                                                                                                                                                                                                   |               13 |            104 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                |                                                                                                                                                                                                                                                                                                                   |               13 |            104 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/Ext_JTAG_DRCK                                                  |                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |               35 |            109 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                            |                                                                                                                                                                                                                                                                                                                   |               14 |            112 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                            |                                                                                                                                                                                                                                                                                                                   |               14 |            112 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                            |                                                                                                                                                                                                                                                                                                                   |               14 |            112 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                            |                                                                                                                                                                                                                                                                                                                   |               14 |            112 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                            |                                                                                                                                                                                                                                                                                                                   |               14 |            112 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                            |                                                                                                                                                                                                                                                                                                                   |               14 |            112 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                            |                                                                                                                                                                                                                                                                                                                   |               14 |            112 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                            |                                                                                                                                                                                                                                                                                                                   |               14 |            112 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                            |                                                                                                                                                                                                                                                                                                                   |               14 |            112 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_dac_clock_mon/O2                                                                                                                                                                                                                                 |               38 |            114 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Write_Req_Granted                                                                                                                     |                                                                                                                                                                                                                                                                                                                   |               18 |            116 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_dac_xfer_cntrl/O1                                                                                                                                                                                                                |               39 |            123 |
|  i_system_wrapper/system_i/AES_AXI_0/AES_Crypto_0/clk                                                     | i_system_wrapper/system_i/AES_AXI_0/U0/AES_Crypto_0/KeyExpansion_0/n_0_FSM_onehot_estado_reg[3]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |               71 |            128 |
|  i_system_wrapper/system_i/AES_AXI_0/AES_Crypto_0/clk                                                     | i_system_wrapper/system_i/AES_AXI_0/U0/AES_Crypto_0/KeyExpansion_0/n_0_FSM_onehot_estado_reg[7]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |               63 |            128 |
|  i_system_wrapper/system_i/AES_AXI_0/AES_Crypto_0/clk                                                     | i_system_wrapper/system_i/AES_AXI_0/U0/AES_Crypto_0/KeyExpansion_0/Q[0]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                   |               49 |            128 |
|  i_system_wrapper/system_i/AES_AXI_0/AES_Crypto_0/clk                                                     | i_system_wrapper/system_i/AES_AXI_0/U0/AES_Crypto_0/KeyExpansion_0/n_0_FSM_onehot_estado_reg[9]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |               48 |            128 |
|  i_system_wrapper/system_i/AES_AXI_0/AES_Crypto_0/clk                                                     | i_system_wrapper/system_i/AES_AXI_0/U0/AES_Crypto_0/KeyExpansion_0/n_0_FSM_onehot_estado_reg[6]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |               57 |            128 |
|  i_system_wrapper/system_i/AES_AXI_0/AES_Crypto_0/clk                                                     | i_system_wrapper/system_i/AES_AXI_0/U0/AES_Crypto_0/KeyExpansion_0/n_0_FSM_onehot_estado_reg[4]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |               59 |            128 |
|  i_system_wrapper/system_i/AES_AXI_0/AES_Crypto_0/clk                                                     | i_system_wrapper/system_i/AES_AXI_0/U0/AES_Crypto_0/KeyExpansion_0/n_0_FSM_onehot_estado_reg[5]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |               63 |            128 |
|  i_system_wrapper/system_i/AES_AXI_0/AES_Crypto_0/clk                                                     | i_system_wrapper/system_i/AES_AXI_0/U0/AES_Crypto_0/Control_Decrypt/n_0_s0_i[127]_i_1__0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                   |               54 |            128 |
|  i_system_wrapper/system_i/AES_AXI_0/AES_Crypto_0/clk                                                     | i_system_wrapper/system_i/AES_AXI_0/U0/AES_Crypto_0/KeyExpansion_0/n_0_FSM_onehot_estado_reg[8]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |               55 |            128 |
|  i_system_wrapper/system_i/AES_AXI_0/AES_Crypto_0/clk                                                     | i_system_wrapper/system_i/AES_AXI_0/U0/AES_Crypto_0/KeyExpansion_0/n_0_FSM_onehot_estado_reg[12]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                   |               41 |            128 |
|  i_system_wrapper/system_i/AES_AXI_0/AES_Crypto_0/clk                                                     | i_system_wrapper/system_i/AES_AXI_0/U0/AES_Crypto_0/KeyExpansion_0/n_0_FSM_onehot_estado_reg[11]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                   |               37 |            128 |
|  i_system_wrapper/system_i/AES_AXI_0/AES_Crypto_0/clk                                                     | i_system_wrapper/system_i/AES_AXI_0/U0/AES_Crypto_0/Control_0/n_0_bo_i[127]_i_1                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |               42 |            128 |
|  i_system_wrapper/system_i/AES_AXI_0/AES_Crypto_0/clk                                                     | i_system_wrapper/system_i/AES_AXI_0/U0/AES_Crypto_0/KeyExpansion_0/n_0_FSM_onehot_estado_reg[10]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                   |               49 |            128 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/D[15]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                   |               16 |            128 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_data_sync                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                   |               33 |            128 |
|  i_system_wrapper/system_i/AES_AXI_0/AES_Crypto_0/clk                                                     | i_system_wrapper/system_i/AES_AXI_0/U0/AES_Crypto_0/Control_Decrypt/n_0_bo_i[127]_i_1__0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                   |               41 |            128 |
|  i_system_wrapper/system_i/AES_AXI_0/AES_Crypto_0/clk                                                     | i_system_wrapper/system_i/AES_AXI_0/U0/AES_Crypto_0/Control_0/n_0_s0_i[127]_i_1                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |               46 |            128 |
|  i_system_wrapper/system_i/AES_AXI_0/AES_Crypto_0/clk                                                     | i_system_wrapper/system_i/AES_AXI_0/U0/AES_Crypto_0/KeyExpansion_0/n_0_RC[0]_i_1                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                   |               44 |            129 |
|  i_system_wrapper/system_i/AES_AXI_0/AES_Crypto_0/clk                                                     | i_system_wrapper/system_i/AES_AXI_0/U0/AES_Crypto_0/Control_Decrypt/n_0_k1_i[127]_i_1__0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                   |               58 |            130 |
|  i_system_wrapper/system_i/AES_AXI_0/AES_Crypto_0/clk                                                     | i_system_wrapper/system_i/AES_AXI_0/U0/AES_Crypto_0/Control_0/n_0_k1_i[127]_i_1                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |               67 |            130 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/xb_fifo_reset                                                                                                                                                                                                               |               35 |            135 |
|  dbg_hub/inst/idrck                                                                                       |                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                                                                                   |               37 |            135 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/SR[0]                                                                                                                                                                                                                           |               64 |            139 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                         | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_RST_MODULE/I7[0]                                                                                                                                                                                                                                                      |               28 |            141 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_up_axi/SR[0]                                                                                                                                                                                                                                                  |               35 |            143 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_up_axi/SR[0]                                                                                                                                                                                                                                                  |               39 |            143 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_dac_xfer_cntrl/n_0_up_xfer_toggle_i_1                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_dac_xfer_cntrl/O1                                                                                                                                                                                                                |               33 |            152 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_rst_reg/O1                                                                                                                                                                                                                                               |               29 |            155 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_dac_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_dac_rst_reg/SR[0]                                                                                                                                                                                                                                |               38 |            157 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_dac_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_dac_rst_reg/SR[0]                                                                                                                                                                                                                                |               33 |            157 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_dac_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_dac_rst_reg/SR[0]                                                                                                                                                                                                                                |               34 |            157 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_dac_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_dac_rst_reg/SR[0]                                                                                                                                                                                                                                |               34 |            157 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                             |               55 |            177 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/lopt_39                                                                                                                                                                                     | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                  |               54 |            185 |
|  i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |               65 |            205 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/O1                                                                                                                                                                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                  |               66 |            230 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/O7                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/O10                                                                                                                                             |              129 |            240 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | i_system_wrapper/system_i/axi_linear_flash/U0/EMC_CTRL_I/IPIC_IF_I/rd_fifo_wr_en                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                   |               66 |            264 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/AES_AXI_0/U0/myip_lite_v1_0_S00_AXI_inst/n_0_axi_awready_i_1                                                                                                                                                                                                                            |              106 |            318 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                  |              171 |            430 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/O1                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                   |              132 |            513 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s2                                                                                                                                          |                                                                                                                                                                                                                                                                                                                   |              103 |            518 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/O1                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                   |              124 |            518 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                                                          |                                                                                                                                                                                                                                                                                                                   |              152 |            518 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/n_0_m_payload_i[518]_i_1                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                   |               80 |            518 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0                                          |                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |              155 |            538 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O2[0]                                                                                          |                                                                                                                                                                                                                                                                                                                   |              240 |            577 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/s06_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O2[0]                                                                                          |                                                                                                                                                                                                                                                                                                                   |              225 |            577 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/s07_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O2[0]                                                                                          |                                                                                                                                                                                                                                                                                                                   |              165 |            577 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rd_buf_we                                                                                                                                               |                                                                                                                                                                                                                                                                                                                   |               86 |            688 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                   |               96 |            768 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/O1                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                   |              343 |           1088 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |              561 |           1659 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                             |                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |              855 |           4318 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |             1743 |           5695 |
+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


