<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>pciide_cy693_reg.h source code [netbsd/sys/dev/pci/pciide_cy693_reg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/pciide_cy693_reg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='pciide_cy693_reg.h.html'>pciide_cy693_reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: pciide_cy693_reg.h,v 1.11 2009/10/19 18:41:15 bouyer Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 1998 Manuel Bouyer.</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="7">7</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="8">8</th><td><i> * are met:</i></td></tr>
<tr><th id="9">9</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="10">10</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="11">11</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="12">12</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="13">13</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="14">14</th><td><i> *</i></td></tr>
<tr><th id="15">15</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR</i></td></tr>
<tr><th id="16">16</th><td><i> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES</i></td></tr>
<tr><th id="17">17</th><td><i> * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.</i></td></tr>
<tr><th id="18">18</th><td><i> * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,</i></td></tr>
<tr><th id="19">19</th><td><i> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT</i></td></tr>
<tr><th id="20">20</th><td><i> * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</i></td></tr>
<tr><th id="21">21</th><td><i> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</i></td></tr>
<tr><th id="22">22</th><td><i> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</i></td></tr>
<tr><th id="23">23</th><td><i> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF</i></td></tr>
<tr><th id="24">24</th><td><i> * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="25">25</th><td><i> *</i></td></tr>
<tr><th id="26">26</th><td><i> */</i></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><i>/*</i></td></tr>
<tr><th id="29">29</th><td><i> * Registers definitions for Contaq/Cypress's CY82693U PCI IDE controller.</i></td></tr>
<tr><th id="30">30</th><td><i> * Available from <a href="http://www.cypress.com/japan/prodgate/chip/cy82c693.html">http://www.cypress.com/japan/prodgate/chip/cy82c693.html</a></i></td></tr>
<tr><th id="31">31</th><td><i> * This chip has 2 PCI IDE functions, each of them has only one channel</i></td></tr>
<tr><th id="32">32</th><td><i> * So there's no primary/secodary distinction in the registers defs.</i></td></tr>
<tr><th id="33">33</th><td><i> */</i></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><i>/* IDE control register */</i></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/CY_CTRL" data-ref="_M/CY_CTRL">CY_CTRL</dfn> 0x40</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/CY_CTRL_RETRY" data-ref="_M/CY_CTRL_RETRY">CY_CTRL_RETRY</dfn>			0x00002000</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/CY_CTRL_SLAVE_PREFETCH" data-ref="_M/CY_CTRL_SLAVE_PREFETCH">CY_CTRL_SLAVE_PREFETCH</dfn>		0x00000400</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/CY_CTRL_POSTWRITE" data-ref="_M/CY_CTRL_POSTWRITE">CY_CTRL_POSTWRITE</dfn>		0x00000200</u></td></tr>
<tr><th id="40">40</th><td><u>#define	<dfn class="macro" id="_M/CY_CTRL_PREFETCH" data-ref="_M/CY_CTRL_PREFETCH">CY_CTRL_PREFETCH</dfn>(drive)		(0x00000100 &lt;&lt; (2 * (drive)))</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/CY_CTRL_POSTWRITE_LENGTH_MASK" data-ref="_M/CY_CTRL_POSTWRITE_LENGTH_MASK">CY_CTRL_POSTWRITE_LENGTH_MASK</dfn>	0x00000030</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/CY_CTRL_POSTWRITE_LENGTH_OFF" data-ref="_M/CY_CTRL_POSTWRITE_LENGTH_OFF">CY_CTRL_POSTWRITE_LENGTH_OFF</dfn>    4</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/CY_CTRL_PREFETCH_LENGTH_MASK" data-ref="_M/CY_CTRL_PREFETCH_LENGTH_MASK">CY_CTRL_PREFETCH_LENGTH_MASK</dfn>	0x00000003</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/CY_CTRL_PREFETCH_LENGTH_OFF" data-ref="_M/CY_CTRL_PREFETCH_LENGTH_OFF">CY_CTRL_PREFETCH_LENGTH_OFF</dfn>	0</u></td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><i>/* IDE addr setup control register */</i></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/CY_ADDR_CTRL" data-ref="_M/CY_ADDR_CTRL">CY_ADDR_CTRL</dfn> 0x48</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/CY_ADDR_CTRL_SETUP_OFF" data-ref="_M/CY_ADDR_CTRL_SETUP_OFF">CY_ADDR_CTRL_SETUP_OFF</dfn>(drive)  (4 * (drive))</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/CY_ADDR_CTRL_SETUP_MASK" data-ref="_M/CY_ADDR_CTRL_SETUP_MASK">CY_ADDR_CTRL_SETUP_MASK</dfn>(drive) \</u></td></tr>
<tr><th id="50">50</th><td><u>	(0x00000007 &lt;&lt; CY_ADDR_CTRL_SETUP_OFF(drive))</u></td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><i>/* command control register */</i></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/CY_CMD_CTRL" data-ref="_M/CY_CMD_CTRL">CY_CMD_CTRL</dfn> 0x4c</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/CY_CMD_CTRL_IOW_PULSE_OFF" data-ref="_M/CY_CMD_CTRL_IOW_PULSE_OFF">CY_CMD_CTRL_IOW_PULSE_OFF</dfn>(drive)	(12 + 16 * (drive))</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/CY_CMD_CTRL_IOW_REC_OFF" data-ref="_M/CY_CMD_CTRL_IOW_REC_OFF">CY_CMD_CTRL_IOW_REC_OFF</dfn>(drive)		(8 + 16 * (drive))</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/CY_CMD_CTRL_IOR_PULSE_OFF" data-ref="_M/CY_CMD_CTRL_IOR_PULSE_OFF">CY_CMD_CTRL_IOR_PULSE_OFF</dfn>(drive)	(4 + 16 * (drive))</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/CY_CMD_CTRL_IOR_REC_OFF" data-ref="_M/CY_CMD_CTRL_IOR_REC_OFF">CY_CMD_CTRL_IOR_REC_OFF</dfn>(drive)		(0 + 16 * (drive))</u></td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../sys/stdint.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t" data-ref-filename="int8_t">int8_t</a> <dfn class="decl def" id="cy_pio_pulse" title='cy_pio_pulse' data-ref="cy_pio_pulse" data-ref-filename="cy_pio_pulse">cy_pio_pulse</dfn>[] <a class="macro" href="../../sys/cdefs.h.html#263" title="__attribute__((__unused__))" data-ref="_M/__unused">__unused</a> =</td></tr>
<tr><th id="60">60</th><td>    {<var>9</var>, <var>4</var>, <var>3</var>, <var>2</var>, <var>2</var>};</td></tr>
<tr><th id="61">61</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../sys/stdint.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t" data-ref-filename="int8_t">int8_t</a> <dfn class="decl def" id="cy_pio_rec" title='cy_pio_rec' data-ref="cy_pio_rec" data-ref-filename="cy_pio_rec">cy_pio_rec</dfn>[] <a class="macro" href="../../sys/cdefs.h.html#263" title="__attribute__((__unused__))" data-ref="_M/__unused">__unused</a> =</td></tr>
<tr><th id="62">62</th><td>    {<var>9</var>, <var>7</var>, <var>4</var>, <var>2</var>, <var>0</var>};</td></tr>
<tr><th id="63">63</th><td><u>#<span data-ppcond="63">ifdef</span> <span class="macro" data-ref="_M/unused">unused</span></u></td></tr>
<tr><th id="64">64</th><td><em>static</em> <em>const</em> int8_t cy_dma_pulse[] __unused =</td></tr>
<tr><th id="65">65</th><td>    {<var>7</var>, <var>2</var>, <var>2</var>};</td></tr>
<tr><th id="66">66</th><td><em>static</em> <em>const</em> int8_t cy_dma_rec[] __unused =</td></tr>
<tr><th id="67">67</th><td>    {<var>7</var>, <var>1</var>, <var>0</var>};</td></tr>
<tr><th id="68">68</th><td><u>#<span data-ppcond="63">endif</span></u></td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><i>/*</i></td></tr>
<tr><th id="71">71</th><td><i> * The cypress is quite weird: it uses 8-bit ISA registers to control</i></td></tr>
<tr><th id="72">72</th><td><i> * DMA modes.</i></td></tr>
<tr><th id="73">73</th><td><i> */</i></td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/CY_DMA_ADDR" data-ref="_M/CY_DMA_ADDR">CY_DMA_ADDR</dfn> 0x22</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/CY_DMA_SIZE" data-ref="_M/CY_DMA_SIZE">CY_DMA_SIZE</dfn> 0x2</u></td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/CY_DMA_IDX" data-ref="_M/CY_DMA_IDX">CY_DMA_IDX</dfn> 0x00</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/CY_DMA_IDX_PRIMARY" data-ref="_M/CY_DMA_IDX_PRIMARY">CY_DMA_IDX_PRIMARY</dfn>	0x30</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/CY_DMA_IDX_SECONDARY" data-ref="_M/CY_DMA_IDX_SECONDARY">CY_DMA_IDX_SECONDARY</dfn>	0x31</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/CY_DMA_IDX_TIMEOUT" data-ref="_M/CY_DMA_IDX_TIMEOUT">CY_DMA_IDX_TIMEOUT</dfn>	0x32</u></td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/CY_DMA_DATA" data-ref="_M/CY_DMA_DATA">CY_DMA_DATA</dfn> 0x01</u></td></tr>
<tr><th id="84">84</th><td><i>/* Multiword DMA transfer, for CY_DMA_IDX_PRIMARY or CY_DMA_IDX_SECONDARY */</i></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/CY_DMA_DATA_MODE_MASK" data-ref="_M/CY_DMA_DATA_MODE_MASK">CY_DMA_DATA_MODE_MASK</dfn>	0x03</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/CY_DMA_DATA_SINGLE" data-ref="_M/CY_DMA_DATA_SINGLE">CY_DMA_DATA_SINGLE</dfn>	0x04</u></td></tr>
<tr><th id="87">87</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='cypide.c.html'>netbsd/sys/dev/pci/cypide.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
