var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[6.57301, 3.7286, 3.12139, 3.92799, 5.41667], "total":[62855, 115880, 456, 312, 312], "name":"Kernel System", "max_resources":[1853108, 3712450, 11609, 5760, 92655], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[13132, 20030, 112, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[2093, 4115, 18, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 3 global loads and 3 global stores. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 3 global loads and 3 global stores."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"System description ROM", "type":"resource", "data":[2, 71, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes.  The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"NearestNeighbor", "compute_units":3, "type":"function", "total_percent":[5.16362, 2.9069, 2.4691, 2.79094, 5.41667], "total_kernel_resources":[47628, 91664, 324, 312, 312], "details":[{"type":"text", "text":"Number of compute units: 3"}, {"type":"text", "text":"Achieved kernel vectorization: 16"}, {"type":"brief", "text":"3 compute units.\\nAchieved kernel vectorization: 16"}], "children":[{"name":"Function overhead", "type":"resource", "data":[2667, 2105, 0, 0, 18], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"NearestNeighbor.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1212, 17118, 9, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1212, 17118, 9, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[1494, 2604, 60, 0, 6], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"nn.cl:29", "type":"resource", "data":[1536, 0, 0, 0, 0], "debug":[[{"filename":"/mnt/extra/Angelica/exm_binary/kernels_altera/nn.cl", "line":29}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":16, "data":[1536, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"nn.cl:31", "type":"resource", "data":[1725, 54, 0, 0, 0], "debug":[[{"filename":"/mnt/extra/Angelica/exm_binary/kernels_altera/nn.cl", "line":31}]], "children":[{"name":"1-bit Or", "type":"resource", "count":15, "data":[45, 6, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":16, "data":[1680, 48, 0, 0, 0]}], "replace_name":"true"}, {"name":"nn.cl:35", "type":"resource", "data":[12018, 37575, 111, 192, 0], "debug":[[{"filename":"/mnt/extra/Angelica/exm_binary/kernels_altera/nn.cl", "line":35}]], "children":[{"name":"Hardened Floating-Point Dot Product of Size 2", "type":"resource", "count":16, "data":[4608, 9216, 0, 96, 0]}, {"name":"Hardened Floating-point Sub", "type":"resource", "count":32, "data":[4608, 9216, 0, 96, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[1767, 10779, 63, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[1035, 8364, 48, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"nn.cl:35", "type":"resource", "data":[26976, 32208, 144, 120, 288], "debug":[[{"filename":"/mnt/extra/Angelica/exm_binary/kernels_altera/nn.cl", "line":35}]], "children":[{"name":"\'Floating-point sqrt\' Function Call", "type":"resource", "count":16, "data":[25584, 32160, 144, 120, 288]}, {"name":"32-bit Integer Compare", "type":"resource", "count":16, "data":[144, 48, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":16, "data":[1248, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}]}';
var area_srcJSON='{"max_resources":[1853108,3712450,11609,5760,92655],"name":"Kernel System","children":[{"name":"Static Partition","type":"partition","children":[{"name":"Board interface","type":"resource","data":[13132,20030,112,0,0],"details":[{"text":"Platform interface logic.","type":"text"}]}]},{"name":"Global interconnect","type":"resource","data":[2093,4115,18,0,0],"details":[{"text":"Global interconnect for 3 global loads and 3 global stores. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 3 global loads and 3 global stores.","type":"brief"},{"text":"See %L for more information","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050","guide":"Best Practices Guide : Global Memory Interconnect"}]}]},{"name":"System description ROM","type":"resource","data":[2,71,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes.  The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}]},{"name":"NearestNeighbor","total_kernel_resources":[47628,91664,324,312,312],"type":"function","total_percent":[5.16362,2.9069,2.4691,2.79094,5.41667],"children":[{"name":"Data control overhead","type":"resource","data":[1494,2604,60,0,6],"details":[{"text":"Feedback+Cluster logic","type":"brief"}]},{"name":"Function overhead","type":"resource","data":[2667,2105,0,0,18],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}]},{"name":"No Source Line","children":[{"count":1,"name":"State","debug":[[{"filename":"","line":0}]],"type":"resource","data":[1212,17118,9,0,0]}],"type":"resource","data":[1212,17118,9,0,0]},{"replace_name":"true","debug":[[{"filename":"/mnt/extra/Angelica/exm_binary/kernels_altera/nn.cl","line":29}]],"name":"/mnt/extra/Angelica/exm_binary/kernels_altera/nn.cl:29","children":[{"count":16,"name":"32-bit Integer Add","debug":[[{"filename":"/mnt/extra/Angelica/exm_binary/kernels_altera/nn.cl","line":29}]],"type":"resource","data":[1536,0,0,0,0]}],"data":[1536,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/mnt/extra/Angelica/exm_binary/kernels_altera/nn.cl","line":31}]],"name":"/mnt/extra/Angelica/exm_binary/kernels_altera/nn.cl:31","children":[{"count":15,"name":"1-bit Or","debug":[[{"filename":"/mnt/extra/Angelica/exm_binary/kernels_altera/nn.cl","line":31}]],"type":"resource","data":[45,6,0,0,0]},{"count":16,"name":"32-bit Integer Compare","debug":[[{"filename":"/mnt/extra/Angelica/exm_binary/kernels_altera/nn.cl","line":31}]],"type":"resource","data":[1680,48,0,0,0]}],"data":[1725,54,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/mnt/extra/Angelica/exm_binary/kernels_altera/nn.cl","line":35}]],"name":"/mnt/extra/Angelica/exm_binary/kernels_altera/nn.cl:35","children":[{"count":16,"name":"Hardened Floating-Point Dot Product of Size 2","debug":[[{"filename":"/mnt/extra/Angelica/exm_binary/kernels_altera/nn.cl","line":35}]],"type":"resource","data":[4608,9216,0,96,0]},{"count":32,"name":"Hardened Floating-point Sub","debug":[[{"filename":"/mnt/extra/Angelica/exm_binary/kernels_altera/nn.cl","line":35}]],"type":"resource","data":[4608,9216,0,96,0]},{"count":1,"name":"Load","debug":[[{"filename":"/mnt/extra/Angelica/exm_binary/kernels_altera/nn.cl","line":35}]],"type":"resource","data":[1767,10779,63,0,0]},{"count":1,"name":"Store","debug":[[{"filename":"/mnt/extra/Angelica/exm_binary/kernels_altera/nn.cl","line":35}]],"type":"resource","data":[1035,8364,48,0,0]},{"count":16,"debug":[[{"filename":"/mnt/extra/Angelica/exm_binary/kernels_altera/nn.cl","line":35}]],"name":"\'Floating-point sqrt\' Function Call","data":[25584,32160,144,120,288],"type":"resource"},{"count":16,"debug":[[{"filename":"/mnt/extra/Angelica/exm_binary/kernels_altera/nn.cl","line":35}]],"name":"32-bit Integer Compare","data":[144,48,0,0,0],"type":"resource"},{"count":16,"debug":[[{"filename":"/mnt/extra/Angelica/exm_binary/kernels_altera/nn.cl","line":35}]],"name":"32-bit Select","data":[1248,0,0,0,0],"type":"resource"}],"data":[38994,69783,255,312,288],"type":"resource"}],"data":[47628,91664,324,312,312],"details":[{"text":"Number of compute units: 3","type":"text"},{"text":"Achieved kernel vectorization: 16","type":"text"},{"text":"3 compute units.\\nAchieved kernel vectorization: 16","type":"brief"}],"compute_units":3}],"data":[49723,95850,344,312,312],"total_percent":[6.57301,3.7286,3.12139,3.92799,5.41667],"total":[62855,115880,456,312,312],"debug_enabled":"true","columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"NearestNeighbor", "children":[{"type":"bb", "id":3, "name":"NearestNeighbor.B0", "children":[{"type":"inst", "id":4, "name":"Load", "debug":[[{"filename":"/mnt/extra/Angelica/exm_binary/kernels_altera/nn.cl", "line":35}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"37", "Latency":"512", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":5, "name":"Store", "debug":[[{"filename":"/mnt/extra/Angelica/exm_binary/kernels_altera/nn.cl", "line":35}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"627", "Latency":"64", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":6, "name":"begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":7, "name":"end", "details":[{"type":"table", "Start Cycle":"691", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"691"}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":8, "name":"DDR", "details":[{"type":"table", "Number of banks":"1"}]}]}], "links":[{"from":4, "to":7}, {"from":5, "to":7}, {"from":6, "to":4}, {"from":4, "to":5}, {"from":8, "to":4}, {"from":5, "to":8}]}';
var lmvJSON='{"nodes":[], "links":[]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Bottleneck", "Details"], "children":[{"name":"Kernel: NearestNeighbor", "data":["", "", ""], "debug":[[{"filename":"/mnt/extra/Angelica/exm_binary/kernels_altera/nn.cl", "line":19}]], "details":[{"type":"brief", "text":"ND-Range"}, {"type":"text", "text":"ND-Range"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"}]}]}]}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units", "HyperFlex Control Optimizations"], "children":[{"name":"NearestNeighbor", "data":["NDRange", "No", [4, 1, 1], 3, "On"], "details":[{"type":"text", "text":"Kernel type: NDRange"}, {"type":"text", "text":"The kernel was replicated 3 times due to num_compute_units attribute. You should have at least three times as many work-groups as the number of compute units to efficiently utilize all compute units."}, {"type":"text", "text":"Required workgroup size: (4, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 4"}], "debug":[[{"filename":"/mnt/extra/Angelica/exm_binary/kernels_altera/nn.cl", "line":19}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"NearestNeighbor (x3)", "data":[47628, 91664, 324, 312, 312], "debug":[[{"filename":"/mnt/extra/Angelica/exm_binary/kernels_altera/nn.cl", "line":19}]]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[2093, 4115, 18, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[13132, 20030, 112, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[62855, 115880, 456, 312, 312], "data_percent":[3.39187, 3.12139, 3.92799, 5.41667, 6.28948]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[1853108, 3712450, 11609, 5760, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[]}}';
var infoJSON='{"name":"Info","rows":[{"classes":["info-table"],"name":"Project Name","data":["nn"]},{"name":"Target Family, Device, Board","data":["Stratix 10, 1SG280LU3F50E1VGS1, s10_ref:s10gx"]},{"name":"AOC Version","data":["18.1.0 Build 222"]},{"name":"Quartus Version","data":["18.1.0 Build 222 Pro"]},{"name":"Command","data":["aoc -profile=all -fpc -fp-relaxed nn.cl -o nn_profile.aocx"]},{"name":"Reports Generated At","data":["Wed Jun 19 10:43:27 2019"]}]}';
var warningsJSON='{"rows":[]}';
var quartusJSON='{"quartusFitClockSummary":{  "name":"Quartus Fit Clock Summary"  ,"columns":["", "Kernel fmax"]  ,"children":[  {    "name":"Frequency (MHz)","data":[437.5]  }]},"quartusFitResourceUsageSummary":{  "name":"Quartus Fit Resource Utilization Summary"  ,"columns":["", "ALMs", "FFs", "RAMs", "DSPs", "MLABs"]  ,"children":[  {"name":"Full design (all kernels)","data":[51641.0 ,158910 ,348 ,336 ,450  ]  },  {"name":"NearestNeighbor_0","data":[17230.2 ,53171 ,116 ,112 ,150]  },  {"name":"NearestNeighbor_1","data":[17195.8 ,52864 ,116 ,112 ,150]  },  {"name":"NearestNeighbor_2","data":[17215.0 ,52875 ,116 ,112 ,150]  }]}}';
var fileJSON=[{"path":"/mnt/extra/Angelica/exm_binary/kernels_altera/nn.cl", "name":"nn.cl", "has_active_debug_locs":false, "absName":"/mnt/extra/Angelica/exm_binary/kernels_altera/nn.cl", "content":"typedef struct latLong\012  {\012    float lat;\012    float lng;\012  } LatLong;\012\012#ifndef SIMD_LANES\012  #define SIMD_LANES 16\012#endif\012  \012#ifndef COMPUTE_UNITS\012  #define COMPUTE_UNITS 3\012#endif\012\012__attribute__((reqd_work_group_size(64,1,1)))\012__attribute__((num_simd_work_items(SIMD_LANES)))\012__attribute__((num_compute_units(COMPUTE_UNITS)))\012\012__kernel void NearestNeighbor(__global LatLong* restrict d_locations,\012            __global float*   restrict d_distances,\012            const    int               numRecords,\012            const    float             lat,\012            const    float             lng,\012            const    int               iterations,\012            const    int               offset\012            )\012{\012  int index    =get_global_id(0);\012  int globalId = index+offset;\012  \012  if (globalId < numRecords)\012  {\012    __global LatLong *latLong = d_locations + index;\012    __global float *dist = d_distances + index;\012    *dist = (float)sqrt( (lat - latLong->lat) * (lat - latLong->lat) + (lng - latLong->lng) * (lng - latLong->lng) );\012  }\012}\012"}];
