{
   "ActiveEmotionalView":"Default View",
   "Addressing View_ScaleFactor":"1.0",
   "Addressing View_TopLeft":"-861,-254",
   "Default View_ScaleFactor":"0.626283",
   "Default View_TopLeft":"442,1854",
   "ExpandedHierarchyInLayout":"",
   "Interfaces View_ScaleFactor":"1.0",
   "Interfaces View_TopLeft":"-911,-254",
   "comment_0":"Debug Ports",
   "comment_1":"General Purpose 
Registers",
   "comment_10":"ALU LHS Bus",
   "comment_11":"Memory (RAM)",
   "comment_2":"Program Counter",
   "comment_3":"ALU LHS Bus",
   "comment_4":"Control Logic",
   "comment_5":"ALU",
   "comment_6":"Program Counter",
   "comment_7":"Stack Pointer",
   "comment_8":"Main Bus
",
   "comment_9":"ALU RHS Bus",
   "commentid":"comment_0|comment_1|comment_2|comment_3|comment_4|comment_5|comment_6|comment_7|comment_8|comment_9|comment_10|comment_11|",
   "fillcolor_comment_1":"#ffffff",
   "fillcolor_comment_10":"#ffffff",
   "fillcolor_comment_11":"#ffffff",
   "fillcolor_comment_2":"#ffffff",
   "fillcolor_comment_3":"#ffffff",
   "fillcolor_comment_4":"#ffffff",
   "fillcolor_comment_5":"#ffffff",
   "fillcolor_comment_6":"#ffffff",
   "fillcolor_comment_7":"#ffffff",
   "fillcolor_comment_8":"#ffffff",
   "fillcolor_comment_9":"#ffffff",
   "font_comment_0":"14",
   "font_comment_1":"22",
   "font_comment_10":"14",
   "font_comment_11":"15",
   "font_comment_2":"21",
   "font_comment_3":"14",
   "font_comment_4":"34",
   "font_comment_5":"13",
   "font_comment_6":"20",
   "font_comment_7":"20",
   "font_comment_8":"14",
   "font_comment_9":"14",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_rst -pg 1 -lvl 1 -x -50 -y -400 -defaultsOSRD -top
preplace port port-id_sys_clock -pg 1 -lvl 0 -x -280 -y 350 -defaultsOSRD
preplace portBus main_bus_debug -pg 1 -lvl 7 -x 2780 -y 2730 -defaultsOSRD
preplace portBus address_bus_debug -pg 1 -lvl 7 -x 2780 -y 2510 -defaultsOSRD
preplace portBus reg_0_debug -pg 1 -lvl 7 -x 2780 -y 2810 -defaultsOSRD
preplace portBus reg_1_debug -pg 1 -lvl 7 -x 2780 -y 2850 -defaultsOSRD
preplace portBus reg_2_debug -pg 1 -lvl 7 -x 2780 -y 2710 -defaultsOSRD
preplace portBus reg_3_debug -pg 1 -lvl 7 -x 2780 -y 2750 -defaultsOSRD
preplace portBus reg_4_debug -pg 1 -lvl 7 -x 2780 -y 2770 -defaultsOSRD
preplace portBus reg_5_debug -pg 1 -lvl 7 -x 2780 -y 2790 -defaultsOSRD
preplace portBus reg_6_debug -pg 1 -lvl 7 -x 2780 -y 2890 -defaultsOSRD
preplace portBus reg_7_debug -pg 1 -lvl 7 -x 2780 -y 2870 -defaultsOSRD
preplace portBus pc_debug -pg 1 -lvl 7 -x 2780 -y 2830 -defaultsOSRD
preplace portBus sp_debug -pg 1 -lvl 7 -x 2780 -y 2910 -defaultsOSRD
preplace portBus memory_debug -pg 1 -lvl 7 -x 2780 -y 2600 -defaultsOSRD
preplace portBus alu_debug -pg 1 -lvl 7 -x 2780 -y 2010 -defaultsOSRD
preplace inst reg_3 -pg 1 -lvl 3 -x 920 -y 1740 -defaultsOSRD
preplace inst reg_4 -pg 1 -lvl 3 -x 920 -y 1940 -defaultsOSRD
preplace inst reg_0 -pg 1 -lvl 3 -x 920 -y 1140 -defaultsOSRD
preplace inst reg_1 -pg 1 -lvl 3 -x 920 -y 1340 -defaultsOSRD
preplace inst reg_5 -pg 1 -lvl 3 -x 920 -y 2140 -defaultsOSRD
preplace inst reg_7 -pg 1 -lvl 3 -x 920 -y 2540 -defaultsOSRD
preplace inst reg_6 -pg 1 -lvl 3 -x 920 -y 2340 -defaultsOSRD
preplace inst reg_2 -pg 1 -lvl 3 -x 920 -y 1540 -defaultsOSRD
preplace inst lhs -pg 1 -lvl 4 -x 1570 -y 1610 -defaultsOSRD
preplace inst rhs -pg 1 -lvl 4 -x 1570 -y 1310 -defaultsOSRD
preplace inst sp_0 -pg 1 -lvl 2 -x 390 -y 1150 -defaultsOSRD
preplace inst memory -pg 1 -lvl 6 -x 2230 -y 2600 -defaultsOSRD
preplace inst slice -pg 1 -lvl 5 -x 1940 -y 2350 -defaultsOSRD
preplace inst clk -pg 1 -lvl 1 -x -120 -y 340 -defaultsOSRD
preplace inst main_bus -pg 1 -lvl 4 -x 1570 -y 2050 -defaultsOSRD
preplace inst alu -pg 1 -lvl 6 -x 2230 -y 1440 -defaultsOSRD
preplace inst address_bus -pg 1 -lvl 4 -x 1570 -y 2540 -defaultsOSRD
preplace inst control -pg 1 -lvl 2 -x 390 -y 540 -defaultsOSRD
preplace inst pc_0 -pg 1 -lvl 2 -x 390 -y 940 -defaultsOSRD
preplace inst we_registers_0 -pg 1 -lvl 2 -x 390 -y 1860 -defaultsOSRD
preplace netloc address_bus_0_output 1 1 6 70 2840 N 2840 N 2840 1730 2540 2070 2510 N
preplace netloc alu_0_output 1 3 4 1280 2280 N 2280 N 2280 2400
preplace netloc alu_c 1 1 6 110 820 NJ 820 N 820 N 820 N 820 2390
preplace netloc alu_g 1 1 6 80 1040 550J 1010 N 1010 N 1010 N 1010 2360
preplace netloc alu_l 1 1 6 100 840 NJ 840 N 840 N 840 N 840 2380
preplace netloc alu_z 1 1 6 90 830 NJ 830 N 830 N 830 N 830 2370
preplace netloc clk_clk_out1 1 1 5 -10J 1240 670J 1020 1140 1460 N 1460 2090
preplace netloc control_addr_control_sel 1 2 2 N 680 1160
preplace netloc control_addr_pc_sel 1 2 2 N 620 1220
preplace netloc control_addr_reg_sel 1 2 2 N 660 1170
preplace netloc control_addr_sp_sel 1 2 2 N 640 1210
preplace netloc control_alu_lhs_sel 1 2 2 N 720 1240
preplace netloc control_alu_op 1 2 4 NJ 420 N 420 N 420 2080
preplace netloc control_alu_rhs_sel 1 2 2 N 700 1250
preplace netloc control_main_alu_sel 1 2 2 N 500 1300
preplace netloc control_main_control_sel 1 2 2 N 540 1270
preplace netloc control_main_mem_sel 1 2 2 N 520 1290
preplace netloc control_main_reg_l_sel 1 2 2 N 580 1280
preplace netloc control_main_reg_m_sel 1 2 2 N 600 1260
preplace netloc control_main_reg_sel 1 2 2 N 560 1310
preplace netloc control_mem_we 1 2 4 NJ 320 N 320 N 320 2060
preplace netloc control_output_imm 1 2 2 N 740 1130
preplace netloc control_pc_inc 1 1 2 70 260 550
preplace netloc control_pc_load 1 1 2 30 200 630
preplace netloc control_sp_decr 1 1 2 50 240 570
preplace netloc control_sp_inc 1 1 2 60 250 560
preplace netloc lhs_output 1 4 2 1720 1450 N
preplace netloc main_bus_0_output 1 2 5 730J 2660 1100 2780 1720 2730 N 2730 N
preplace netloc memory_0_output 1 1 6 40 2650 N 2650 1110 2750 1740 2500 N 2500 2380
preplace netloc pc_0_output 1 2 5 N 940 1120 2820 N 2820 N 2820 2400
preplace netloc reg_0_output 1 3 4 1180 2800 N 2800 N 2800 2400
preplace netloc reg_1_output 1 3 4 1150 2850 N 2850 N 2850 N
preplace netloc reg_2_output 1 3 4 1060 2830 N 2830 N 2830 2390
preplace netloc reg_3_output 1 3 4 1070 2760 N 2760 N 2760 2400
preplace netloc reg_4_output 1 3 4 1090 2770 N 2770 N 2770 N
preplace netloc reg_5_output 1 3 4 1230 2790 N 2790 N 2790 N
preplace netloc reg_6_output 1 3 4 1190 2860 N 2860 N 2860 2360
preplace netloc reg_7_output 1 3 4 1200 2870 N 2870 N 2870 N
preplace netloc rhs_output 1 4 2 N 1310 2070
preplace netloc rst_1 1 0 3 -260 410 -20 1060 630
preplace netloc sp_0_output 1 2 5 560 1030 1080 2810 N 2810 N 2810 2380
preplace netloc xlslice_0_Dout 1 5 1 2050 2350n
preplace netloc sys_clock_1 1 0 1 N 350
preplace netloc we_registers_0_r0 1 2 1 570 1130n
preplace netloc we_registers_0_r0_m 1 2 1 580 1150n
preplace netloc we_registers_0_r0_l 1 2 1 590 1170n
preplace netloc we_registers_0_r1 1 2 1 600 1330n
preplace netloc we_registers_0_r1_m 1 2 1 610 1350n
preplace netloc we_registers_0_r1_l 1 2 1 620 1370n
preplace netloc we_registers_0_r2 1 2 1 660 1530n
preplace netloc we_registers_0_r2_m 1 2 1 680 1550n
preplace netloc we_registers_0_r2_l 1 2 1 690 1570n
preplace netloc we_registers_0_r3 1 2 1 700 1730n
preplace netloc we_registers_0_r3_m 1 2 1 710 1750n
preplace netloc we_registers_0_r3_l 1 2 1 720 1770n
preplace netloc we_registers_0_r4 1 2 1 720 1870n
preplace netloc we_registers_0_r4_m 1 2 1 660 1890n
preplace netloc we_registers_0_r4_l 1 2 1 620 1910n
preplace netloc we_registers_0_r5 1 2 1 650 1930n
preplace netloc we_registers_0_r5_m 1 2 1 640 1950n
preplace netloc we_registers_0_r5_l 1 2 1 610 1970n
preplace netloc we_registers_0_r6 1 2 1 600 1990n
preplace netloc we_registers_0_r6_m 1 2 1 590 2010n
preplace netloc we_registers_0_r6_l 1 2 1 580 2030n
preplace netloc we_registers_0_r7 1 2 1 570 2050n
preplace netloc we_registers_0_r7_m 1 2 1 560 2070n
preplace netloc we_registers_0_r7_l 1 2 1 550 2090n
preplace netloc control_reg_we 1 1 2 20 230 580
preplace netloc control_reg_we_l 1 1 2 0 210 730
preplace netloc control_reg_we_m 1 1 2 10 220 670
preplace cgraphic comment_3 place right -1505 1459 textcolor 4 linecolor 3 linewidth 1 fillcolor V,6,1
preplace cgraphic comment_2 place top -116 -31 textcolor 4 linecolor 3 linewidth 2 fillcolor V,6,1
preplace cgraphic comment_1 place left 1181 949 textcolor 4 linecolor 3 linewidth 2 fillcolor V,6,1
preplace cgraphic comment_0 place right -241 1935 textcolor 4 linecolor 3 linewidth 2
preplace cgraphic comment_7 place left 702 1057 textcolor 4 linecolor 3 linewidth 2 fillcolor V,6,1
preplace cgraphic comment_6 place left 659 838 textcolor 4 linecolor 3 linewidth 2 fillcolor V,6,1
preplace cgraphic comment_5 place right -816 1342 textcolor 4 linecolor 3 linewidth 2 fillcolor V,6,1
preplace cgraphic comment_4 place top 216 413 textcolor 4 linecolor 3 linewidth 2 fillcolor V,6,1
preplace cgraphic comment_11 place bot 2175 -842 textcolor 4 linecolor 3 linewidth 2 fillcolor V,6,1
preplace cgraphic comment_10 place bot 1497 -1019 textcolor 4 linecolor 3 linewidth 1 fillcolor V,6,1
preplace cgraphic comment_9 place top 1511 1630 textcolor 4 linecolor 3 linewidth 1 fillcolor V,6,1
preplace cgraphic comment_8 place bot 1523 -1529 textcolor 4 linecolor 3 linewidth 2 fillcolor V,6,1
levelinfo -pg 1 -280 -120 390 920 1570 1940 2230 2780
pagesize -pg 1 -db -bbox -sgen -400 -470 3020 3350
",
   "linecolor_comment_3":"",
   "textcolor_comment_3":""
}
{
   "da_clkrst_cnt":"1"
}
{
   "/comment_0":"comment_0",
   "/comment_1":"comment_1",
   "/comment_10":"comment_10",
   "/comment_11":"comment_11",
   "/comment_2":"comment_2",
   "/comment_3":"comment_3",
   "/comment_4":"comment_4",
   "/comment_5":"comment_5",
   "/comment_6":"comment_6",
   "/comment_7":"comment_7",
   "/comment_8":"comment_8",
   "/comment_9":"comment_9"
}