Running in Lattice mode

Starting:    D:\LSCC\diamond\3.12\synpbase\bin64\mbin\synbatch.exe
Install:     D:\LSCC\diamond\3.12\synpbase
Hostname:    PETITEPC
Date:        Fri Oct  1 12:44:18 2021
Version:     Q-2020.03L-SP1

Arguments:   -product synplify_pro -batch oscint00_oscint0_synplify.tcl
ProductType: synplify_pro




Copied D:\Clases\Arqui\oscint00\oscint0\oscint00_oscint0.srr to D:\Clases\Arqui\oscint00\oscint0\backup\oscint00_oscint0.srr
log file: "D:\Clases\Arqui\oscint00\oscint0\oscint00_oscint0.srr"
Running: hdl_info_gen in foreground

Generating HDL info...
Copied D:\Clases\Arqui\oscint00\oscint0\oscint00_oscint0.srr to D:\Clases\Arqui\oscint00\oscint0\oscint00_oscint0.srf

hdl_info_gen completed
# Fri Oct  1 12:44:19 2021

Return Code: 0
Run Time:00h:00m:00s
log file: "D:\Clases\Arqui\oscint00\oscint0\oscint00_oscint0.srr"
Running: oscint0 in foreground

Running proj_1|oscint0

Running Flow: compile (Compile) on proj_1|oscint0
# Fri Oct  1 12:44:20 2021

Running Flow: compile_flow (Compile Process) on proj_1|oscint0
# Fri Oct  1 12:44:20 2021

Running: compiler (Compile Input) on proj_1|oscint0
# Fri Oct  1 12:44:20 2021
Copied D:\Clases\Arqui\oscint00\oscint0\synwork\oscint00_oscint0_comp.srs to D:\Clases\Arqui\oscint00\oscint0\oscint00_oscint0.srs

compiler completed
# Fri Oct  1 12:44:21 2021

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|oscint0
# Fri Oct  1 12:44:22 2021

multi_srs_gen completed
# Fri Oct  1 12:44:22 2021

Return Code: 0
Run Time:00h:00m:00s
Copied D:\Clases\Arqui\oscint00\oscint0\synwork\oscint00_oscint0_mult.srs to D:\Clases\Arqui\oscint00\oscint0\oscint00_oscint0.srs
Copied D:\Clases\Arqui\oscint00\oscint0\oscint00_oscint0.srr to D:\Clases\Arqui\oscint00\oscint0\oscint00_oscint0.srf
Complete: Compile Process on proj_1|oscint0

Running: premap (Premap) on proj_1|oscint0
# Fri Oct  1 12:44:22 2021

premap completed
# Fri Oct  1 12:44:23 2021

Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on proj_1|oscint0

Running Flow: map (Map) on proj_1|oscint0
# Fri Oct  1 12:44:23 2021

Running: fpga_mapper (Map & Optimize) on proj_1|oscint0
# Fri Oct  1 12:44:23 2021
Copied D:\Clases\Arqui\oscint00\oscint0\synwork\oscint00_oscint0_m.srm to D:\Clases\Arqui\oscint00\oscint0\oscint00_oscint0.srm

fpga_mapper completed
# Fri Oct  1 12:44:26 2021

Return Code: 0
Run Time:00h:00m:03s
Complete: Map on proj_1|oscint0
Copied D:\Clases\Arqui\oscint00\oscint0\oscint00_oscint0.srr to D:\Clases\Arqui\oscint00\oscint0\oscint00_oscint0.srf
Complete: Logic Synthesis on proj_1|oscint0
TCL script complete: "oscint00_oscint0_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
D:\Clases\Arqui\oscint00\oscint0\proj_1.prj
batch mode default:no
