
---------- Begin Simulation Statistics ----------
final_tick                                 1103298800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 178669                       # Simulator instruction rate (inst/s)
host_mem_usage                                4408888                       # Number of bytes of host memory used
host_op_rate                                   311620                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.62                       # Real time elapsed on the host
host_tick_rate                               94981600                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2075394                       # Number of instructions simulated
sim_ops                                       3619754                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001103                       # Number of seconds simulated
sim_ticks                                  1103298800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               438841                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24160                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            466176                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             241312                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          438841                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           197529                       # Number of indirect misses.
system.cpu.branchPred.lookups                  493625                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11888                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12100                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2379067                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1927963                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24283                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     350579                       # Number of branches committed
system.cpu.commit.bw_lim_events                603572                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             842                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          885325                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2075394                       # Number of instructions committed
system.cpu.commit.committedOps                3619754                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2348827                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.541090                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.727188                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1170505     49.83%     49.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       174678      7.44%     57.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       169428      7.21%     64.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       230644      9.82%     74.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       603572     25.70%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2348827                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      75825                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                10113                       # Number of function calls committed.
system.cpu.commit.int_insts                   3563683                       # Number of committed integer instructions.
system.cpu.commit.loads                        500512                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20776      0.57%      0.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2842636     78.53%     79.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             129      0.00%     79.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37978      1.05%     80.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2996      0.08%     80.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1376      0.04%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6346      0.18%     80.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11415      0.32%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12434      0.34%     81.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6715      0.19%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1273      0.04%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          480624     13.28%     94.61% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         162669      4.49%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19888      0.55%     99.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12499      0.35%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3619754                       # Class of committed instruction
system.cpu.commit.refs                         675680                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2075394                       # Number of Instructions Simulated
system.cpu.committedOps                       3619754                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.329024                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.329024                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8232                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33354                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        48529                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4719                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1027444                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4717514                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   302251                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1149554                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24347                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 86803                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      583645                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2039                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      194346                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           170                       # TLB misses on write requests
system.cpu.fetch.Branches                      493625                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    243877                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2227098                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  5015                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           10                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        2839427                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  169                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           965                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   48694                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.178963                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             337801                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             253200                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.029431                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2590399                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.925589                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.930247                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1238260     47.80%     47.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    74312      2.87%     50.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    59924      2.31%     52.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    77727      3.00%     55.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1140176     44.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2590399                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    122202                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    67550                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    218138800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    218138400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    218138400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    218138400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    218138400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    218138400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8430400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8430000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       608800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       608800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       608400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       608000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4563200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4609600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4579200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4540400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     79234400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     79278400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     79254000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     79276400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1663460800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          167849                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28677                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   380867                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.505077                       # Inst execution rate
system.cpu.iew.exec_refs                       779695                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     194331                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  702047                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                616316                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1119                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               543                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               204914                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4505020                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                585364                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34297                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4151376                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3334                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 10143                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24347                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 16359                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           592                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            39280                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          249                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           73                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       115802                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        29745                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             73                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20410                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8267                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5790803                       # num instructions consuming a value
system.cpu.iew.wb_count                       4129049                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.568154                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3290069                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.496983                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4135982                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6427202                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3561725                       # number of integer regfile writes
system.cpu.ipc                               0.752432                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.752432                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             27021      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3272078     78.17%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  154      0.00%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41997      1.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4659      0.11%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1426      0.03%     79.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6939      0.17%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                14978      0.36%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                14097      0.34%     80.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7264      0.17%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2453      0.06%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               569770     13.61%     94.68% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              183453      4.38%     99.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           25800      0.62%     99.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13587      0.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4185676                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   92276                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              185917                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        88807                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             134169                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4066379                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10794193                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4040242                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5256179                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4503570                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4185676                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1450                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          885255                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18362                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            608                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1313997                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2590399                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.615842                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.672130                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1180037     45.55%     45.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              171886      6.64%     52.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              299745     11.57%     63.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              340624     13.15%     76.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              598107     23.09%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2590399                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.517513                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      244020                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           404                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              8324                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2999                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               616316                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              204914                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1576205                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    774                       # number of misc regfile writes
system.cpu.numCycles                          2758248                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     67                       # Number of system calls
system.cpu.rename.BlockCycles                  846077                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4933139                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               19                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  43696                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   351350                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  15237                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  6020                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12125072                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4643487                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6317845                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1178945                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  72591                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24347                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                168217                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1384683                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            158611                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7360689                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          21463                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                988                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    200823                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1047                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6250334                       # The number of ROB reads
system.cpu.rob.rob_writes                     9252669                       # The number of ROB writes
system.cpu.timesIdled                            1723                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           17                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18906                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          434                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          39092                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              434                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          633                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            633                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               99                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9530                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23187                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1103298800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12345                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1359                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8171                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1312                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1312                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12345                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36844                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36844                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36844                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       961024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       961024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  961024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13657                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13657    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13657                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11472151                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29646849                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1103298800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               18135                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4153                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24374                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                925                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2051                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2051                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          18135                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8886                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        50390                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   59276                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       194944                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1275648                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1470592                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10548                       # Total snoops (count)
system.l2bus.snoopTraffic                       87104                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30732                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014675                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.120251                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    30281     98.53%     98.53% # Request fanout histogram
system.l2bus.snoop_fanout::1                      451      1.47%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30732                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20566398                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19325789                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.8                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3657999                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1103298800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1103298800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       240086                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           240086                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       240086                       # number of overall hits
system.cpu.icache.overall_hits::total          240086                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3790                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3790                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3790                       # number of overall misses
system.cpu.icache.overall_misses::total          3790                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    184681200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    184681200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    184681200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    184681200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       243876                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       243876                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       243876                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       243876                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.015541                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.015541                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.015541                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.015541                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 48728.548813                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 48728.548813                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 48728.548813                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 48728.548813                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          180                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           36                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          742                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          742                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          742                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          742                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3048                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3048                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3048                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3048                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    148834000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    148834000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    148834000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    148834000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.012498                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.012498                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.012498                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.012498                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 48830.052493                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48830.052493                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 48830.052493                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48830.052493                       # average overall mshr miss latency
system.cpu.icache.replacements                   2792                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       240086                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          240086                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3790                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3790                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    184681200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    184681200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       243876                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       243876                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.015541                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.015541                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 48728.548813                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 48728.548813                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          742                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          742                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3048                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3048                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    148834000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    148834000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.012498                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.012498                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 48830.052493                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48830.052493                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1103298800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1103298800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.512351                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              227456                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2792                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             81.467049                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.512351                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990283                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990283                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          162                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            490800                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           490800                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1103298800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1103298800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1103298800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       682875                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           682875                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       682875                       # number of overall hits
system.cpu.dcache.overall_hits::total          682875                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35596                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35596                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35596                       # number of overall misses
system.cpu.dcache.overall_misses::total         35596                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1730223600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1730223600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1730223600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1730223600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       718471                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       718471                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       718471                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       718471                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.049544                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.049544                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.049544                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.049544                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48607.248005                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48607.248005                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48607.248005                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48607.248005                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28465                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           98                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               737                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.622795                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           98                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1939                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2794                       # number of writebacks
system.cpu.dcache.writebacks::total              2794                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22911                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22911                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22911                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22911                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12685                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12685                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12685                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4453                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17138                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    583459600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    583459600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    583459600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    250232426                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    833692026                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017656                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017656                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017656                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023853                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45996.026803                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45996.026803                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45996.026803                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56194.122165                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48645.817832                       # average overall mshr miss latency
system.cpu.dcache.replacements                  16114                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       509783                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          509783                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        33510                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         33510                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1627374400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1627374400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       543293                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       543293                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.061679                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.061679                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48563.843629                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48563.843629                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22876                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22876                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10634                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10634                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    483317600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    483317600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019573                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019573                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45450.216287                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45450.216287                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       173092                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         173092                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2086                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2086                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    102849200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    102849200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       175178                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       175178                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011908                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011908                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49304.506232                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49304.506232                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           35                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           35                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2051                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2051                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    100142000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    100142000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011708                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011708                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48825.938567                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48825.938567                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4453                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4453                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    250232426                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    250232426                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56194.122165                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 56194.122165                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1103298800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1103298800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           977.708921                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              632967                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             16114                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.280563                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   740.202732                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   237.506188                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.722854                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.231940                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.954794                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          170                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          854                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           87                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          487                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          332                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.166016                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.833984                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1454080                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1454080                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1103298800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            1022                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5032                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          998                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                7052                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1022                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5032                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          998                       # number of overall hits
system.l2cache.overall_hits::total               7052                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2024                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7653                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3455                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13132                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2024                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7653                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3455                       # number of overall misses
system.l2cache.overall_misses::total            13132                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    136560000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    525650400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    239332840                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    901543240                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    136560000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    525650400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    239332840                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    901543240                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         3046                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12685                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4453                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           20184                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3046                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12685                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4453                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          20184                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.664478                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.603311                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.775881                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.650614                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.664478                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.603311                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.775881                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.650614                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67470.355731                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68685.535084                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69271.444284                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68652.394152                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67470.355731                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68685.535084                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69271.444284                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68652.394152                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    3                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1359                       # number of writebacks
system.l2cache.writebacks::total                 1359                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            7                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           13                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             20                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            7                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           13                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            20                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         2024                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7646                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3442                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13112                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2024                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7646                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3442                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          545                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13657                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    120368000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    464223200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    211286052                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    795877252                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    120368000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    464223200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    211286052                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     31907107                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    827784359                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.664478                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.602759                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.772962                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.649623                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.664478                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.602759                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.772962                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.676625                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59470.355731                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60714.517395                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61384.675189                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60698.387126                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59470.355731                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60714.517395                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61384.675189                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 58545.150459                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60612.459471                       # average overall mshr miss latency
system.l2cache.replacements                      9621                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2794                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2794                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2794                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2794                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          343                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          343                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          545                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          545                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     31907107                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     31907107                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 58545.150459                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 58545.150459                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          738                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              738                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1313                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1313                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     91421200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     91421200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2051                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2051                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.640176                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.640176                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69627.722772                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69627.722772                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1312                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1312                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     80906400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     80906400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.639688                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.639688                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61666.463415                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61666.463415                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         1022                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4294                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          998                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6314                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2024                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6340                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3455                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11819                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    136560000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    434229200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    239332840                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    810122040                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3046                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10634                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4453                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        18133                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.664478                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.596201                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.775881                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.651795                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67470.355731                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68490.410095                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69271.444284                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68544.042643                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           13                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           19                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2024                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6334                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3442                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11800                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    120368000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    383316800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    211286052                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    714970852                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.664478                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.595637                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.772962                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.650747                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59470.355731                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60517.335017                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61384.675189                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60590.750169                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1103298800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1103298800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3720.343559                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26424                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9621                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.746492                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    13.870204                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   292.629414                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2327.511944                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   946.750266                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   139.581731                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003386                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.071443                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.568240                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.231140                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.034078                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.908287                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1061                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3035                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          111                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          941                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          955                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2011                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.259033                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.740967                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               326309                       # Number of tag accesses
system.l2cache.tags.data_accesses              326309                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1103298800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          129536                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          489344                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       220288                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        34880                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              874048                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       129536                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         129536                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86976                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86976                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2024                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7646                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3442                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          545                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13657                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1359                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1359                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          117407904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          443528081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    199663047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     31614283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              792213315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     117407904                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         117407904                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        78832679                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              78832679                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        78832679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         117407904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         443528081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    199663047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     31614283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             871045994                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1511000400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 672468                       # Simulator instruction rate (inst/s)
host_mem_usage                                4409912                       # Number of bytes of host memory used
host_op_rate                                  1136248                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.41                       # Real time elapsed on the host
host_tick_rate                               75293615                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3641249                       # Number of instructions simulated
sim_ops                                       6152567                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000408                       # Number of seconds simulated
sim_ticks                                   407701600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                89177                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4835                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            177245                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              21885                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           89177                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            67292                       # Number of indirect misses.
system.cpu.branchPred.lookups                  178263                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     534                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         2219                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   3131399                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1112056                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              4835                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     165503                       # Number of branches committed
system.cpu.commit.bw_lim_events                495906                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           96721                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1565855                       # Number of instructions committed
system.cpu.commit.committedOps                2532813                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       990418                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.557317                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.478056                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        16194      1.64%      1.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       415193     41.92%     43.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        55379      5.59%     49.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         7746      0.78%     49.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       495906     50.07%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       990418                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        422                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                   2463064                       # Number of committed integer instructions.
system.cpu.commit.loads                        233214                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        26385      1.04%      1.04% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2204094     87.02%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               64      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             22      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              40      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            28      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          233092      9.20%     97.28% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          68758      2.71%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          122      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           2532813                       # Class of committed instruction
system.cpu.commit.refs                         302044                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1565855                       # Number of Instructions Simulated
system.cpu.committedOps                       2532813                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.650925                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.650925                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            7                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           12                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           24                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                203626                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                2681323                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   121491                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    536120                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   4948                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                149709                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      237958                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             8                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       68905                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                      178263                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    129865                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        876822                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   670                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        1678059                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    9896                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.174896                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             134124                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              22419                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.646360                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1015894                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.683483                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.777949                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   276331     27.20%     27.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    41564      4.09%     31.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    34654      3.41%     34.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    38118      3.75%     38.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   625227     61.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1015894                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1026                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      643                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    149996400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    149996800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    149996800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    149996800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    149996800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    149996800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        14800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        15200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        10000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        10000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        10000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        10400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        40000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        39600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        38000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        39200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     31195600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     30360800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     31147200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     30479600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1023390800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            3360                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 5217                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   166930                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.531486                       # Inst execution rate
system.cpu.iew.exec_refs                       306856                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      68905                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   21549                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                243053                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               204                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                70476                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             2629535                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                237951                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5166                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               2580227                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     21                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   4948                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    25                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              755                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          114                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         9839                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1647                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            114                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         3406                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1811                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   4321004                       # num instructions consuming a value
system.cpu.iew.wb_count                       2578294                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.501079                       # average fanout of values written-back
system.cpu.iew.wb_producers                   2165163                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.529589                       # insts written-back per cycle
system.cpu.iew.wb_sent                        2579143                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  4159653                       # number of integer regfile reads
system.cpu.int_regfile_writes                 2272273                       # number of integer regfile writes
system.cpu.ipc                               1.536276                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.536276                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26916      1.04%      1.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2249953     87.03%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    75      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  69      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   47      0.00%     88.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     88.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  106      0.00%     88.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     88.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  111      0.00%     88.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  44      0.00%     88.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     88.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     88.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 84      0.00%     88.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     88.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     88.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     88.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     88.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     88.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     88.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     88.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     88.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     88.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     88.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     88.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     88.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     88.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     88.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     88.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     88.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     88.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     88.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     88.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     88.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     88.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     88.09% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               238802      9.24%     97.33% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               68837      2.66%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             241      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             76      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2585393                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     824                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1656                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          786                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1606                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                2557653                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            6187355                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      2577508                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           2724764                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    2629514                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   2585393                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           96721                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              2331                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       208661                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1015894                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.544944                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.175919                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               42666      4.20%      4.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              186373     18.35%     22.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              223594     22.01%     44.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              301212     29.65%     74.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              262049     25.79%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1015894                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.536554                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      129865                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             77595                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            64397                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               243053                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               70476                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  803220                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                          1019254                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                   28621                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               3325821                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 123930                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   188580                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     36                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4721                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               8394406                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                2663631                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             3499258                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    617370                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    251                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   4948                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                176064                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   173435                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1588                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          4313943                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            311                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    367993                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             21                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      3124046                       # The number of ROB reads
system.cpu.rob.rob_writes                     5284573                       # The number of ROB writes
system.cpu.timesIdled                              28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           72                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            5                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            142                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                5                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           47                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            96                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    407701600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 49                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict               44                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            49                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          145                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          145                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    145                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                49                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      49    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  49                       # Request fanout histogram
system.membus.reqLayer2.occupancy               43200                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy             104900                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    407701600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  70                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            10                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               109                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 2                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                2                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             70                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          123                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side           91                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     214                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         2624                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2304                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     4928                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                49                       # Total snoops (count)
system.l2bus.snoopTraffic                         192                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                121                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.041322                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.199862                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      116     95.87%     95.87% # Request fanout histogram
system.l2bus.snoop_fanout::1                        5      4.13%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  121                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               35600                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                63194                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               49200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       407701600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    407701600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       129813                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           129813                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       129813                       # number of overall hits
system.cpu.icache.overall_hits::total          129813                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           52                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             52                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           52                       # number of overall misses
system.cpu.icache.overall_misses::total            52                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      2774800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2774800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      2774800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2774800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       129865                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       129865                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       129865                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       129865                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000400                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000400                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000400                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000400                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 53361.538462                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53361.538462                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 53361.538462                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53361.538462                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           11                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           41                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           41                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      2260400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2260400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      2260400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2260400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000316                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000316                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000316                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000316                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55131.707317                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55131.707317                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55131.707317                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55131.707317                       # average overall mshr miss latency
system.cpu.icache.replacements                     41                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       129813                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          129813                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           52                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            52                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      2774800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2774800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       129865                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       129865                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000400                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000400                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 53361.538462                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53361.538462                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           11                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           41                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      2260400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2260400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000316                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000316                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55131.707317                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55131.707317                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    407701600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    407701600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                1016                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                41                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             24.780488                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          252                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            259771                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           259771                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    407701600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    407701600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    407701600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       305956                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           305956                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       305956                       # number of overall hits
system.cpu.dcache.overall_hits::total          305956                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           76                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             76                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           76                       # number of overall misses
system.cpu.dcache.overall_misses::total            76                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      3070800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      3070800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      3070800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      3070800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       306032                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       306032                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       306032                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       306032                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000248                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000248                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000248                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000248                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40405.263158                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40405.263158                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40405.263158                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40405.263158                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 3                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks            7                       # number of writebacks
system.cpu.dcache.writebacks::total                 7                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           47                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           47                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           47                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           47                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           29                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           29                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            2                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1234800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1234800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1234800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        19194                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1253994                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000095                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000095                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000095                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000101                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 42579.310345                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42579.310345                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 42579.310345                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9597                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40451.419355                       # average overall mshr miss latency
system.cpu.dcache.replacements                     29                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       237128                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          237128                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           74                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            74                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      3050000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      3050000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       237202                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       237202                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000312                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000312                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41216.216216                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41216.216216                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           47                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           47                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           27                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1215600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1215600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000114                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000114                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45022.222222                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45022.222222                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        68828                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          68828                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data        20800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total        20800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        68830                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        68830                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000029                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000029                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        10400                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        10400                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            2                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data        19200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total        19200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data         9600                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total         9600                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            2                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            2                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        19194                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        19194                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9597                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total         9597                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    407701600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    407701600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                1489                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                29                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             51.344828                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   856.978749                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   167.021251                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.836893                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.163107                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          167                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          857                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          167                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          857                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.163086                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.836914                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            612093                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           612093                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    407701600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               8                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              11                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            2                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  21                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              8                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             11                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            2                       # number of overall hits
system.l2cache.overall_hits::total                 21                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            33                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            16                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                49                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           33                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           16                       # number of overall misses
system.l2cache.overall_misses::total               49                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      2144000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1090800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      3234800                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      2144000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1090800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      3234800                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           41                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           27                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            2                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              70                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           41                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           27                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            2                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             70                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.804878                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.592593                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.700000                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.804878                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.592593                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.700000                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 64969.696970                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data        68175                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 66016.326531                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 64969.696970                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data        68175                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 66016.326531                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              3                       # number of writebacks
system.l2cache.writebacks::total                    3                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           33                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           16                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           33                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           16                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1880000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       962800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2842800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1880000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       962800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      2842800                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.804878                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.592593                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.700000                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.804878                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.592593                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.700000                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 56969.696970                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data        60175                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 58016.326531                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 56969.696970                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data        60175                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 58016.326531                       # average overall mshr miss latency
system.l2cache.replacements                        49                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks            7                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total            7                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks            7                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total            7                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            3                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data            2                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               2                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadSharedReq_hits::.cpu.inst            8                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           11                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           21                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           33                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           16                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           49                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      2144000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1090800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      3234800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           41                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           27                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           70                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.804878                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.592593                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.700000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 64969.696970                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data        68175                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 66016.326531                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           33                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           16                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           49                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1880000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       962800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2842800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.804878                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.592593                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.700000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 56969.696970                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        60175                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58016.326531                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    407701600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    407701600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    181                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   49                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.693878                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks           39                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1123.802323                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1892.091825                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   916.105852                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          125                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009521                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.274366                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.461936                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.223659                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.030518                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1044                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3052                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          982                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           62                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2797                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          255                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.254883                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.745117                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1185                       # Number of tag accesses
system.l2cache.tags.data_accesses                1185                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    407701600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            2112                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1024                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                3136                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         2112                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           2112                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          192                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              192                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               33                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               16                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   49                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             3                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   3                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            5180259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            2511641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                7691900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       5180259                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           5180259                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          470933                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                470933                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          470933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           5180259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           2511641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               8162833                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1541142800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                5894229                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412984                       # Number of bytes of host memory used
host_op_rate                                  9978932                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.63                       # Real time elapsed on the host
host_tick_rate                               48184469                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3686802                       # Number of instructions simulated
sim_ops                                       6242318                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000030                       # Number of seconds simulated
sim_ticks                                    30142400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                12840                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 11                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1115                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             11914                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5035                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           12840                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             7805                       # Number of indirect misses.
system.cpu.branchPred.lookups                   14507                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1194                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1007                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     45816                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    26038                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1137                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      10420                       # Number of branches committed
system.cpu.commit.bw_lim_events                 15329                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              74                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           20212                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                45553                       # Number of instructions committed
system.cpu.commit.committedOps                  89751                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        54469                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.647745                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.733896                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        24537     45.05%     45.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         5909     10.85%     55.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         3556      6.53%     62.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         5138      9.43%     71.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        15329     28.14%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        54469                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       1096                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 1030                       # Number of function calls committed.
system.cpu.commit.int_insts                     89294                       # Number of committed integer instructions.
system.cpu.commit.loads                         15005                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          151      0.17%      0.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            66789     74.42%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             110      0.12%     74.71% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              119      0.13%     74.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             80      0.09%     74.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            112      0.12%     75.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              36      0.04%     75.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              65      0.07%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              76      0.08%     75.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             93      0.10%     75.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            25      0.03%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           14677     16.35%     91.73% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           6828      7.61%     99.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          328      0.37%     99.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          262      0.29%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             89751                       # Class of committed instruction
system.cpu.commit.refs                          22095                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       45553                       # Number of Instructions Simulated
system.cpu.committedOps                         89751                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.654249                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.654249                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           43                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          107                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          188                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            16                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 11424                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 118048                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    15615                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     31056                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1152                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1155                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       16705                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            56                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        7813                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             2                       # TLB misses on write requests
system.cpu.fetch.Branches                       14507                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      9313                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         41568                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   371                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          61799                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           152                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    2304                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.192513                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              17497                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               6229                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.820094                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              60402                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.052432                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.892567                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    25883     42.85%     42.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     2104      3.48%     46.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     2297      3.80%     50.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     3199      5.30%     55.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    26919     44.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                60402                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1433                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      914                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      5148800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      5148400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      5148400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      5148400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      5148400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      5148400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        47200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        46400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        24000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        24000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        24000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        23600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        42800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        42400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        43600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        44400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      2500000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      2511200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      2509600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      2506000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       41280000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           14954                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1342                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    11333                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.351186                       # Inst execution rate
system.cpu.iew.exec_refs                        24516                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       7812                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    6998                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 18027                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                217                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                34                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 8704                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              109952                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 16704                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1866                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                101820                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     14                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1152                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    25                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             5                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              537                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           18                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         3024                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1614                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             18                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1259                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             83                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    103368                       # num instructions consuming a value
system.cpu.iew.wb_count                        101016                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.656673                       # average fanout of values written-back
system.cpu.iew.wb_producers                     67879                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.340517                       # insts written-back per cycle
system.cpu.iew.wb_sent                         101339                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   153570                       # number of integer regfile reads
system.cpu.int_regfile_writes                   81144                       # number of integer regfile writes
system.cpu.ipc                               0.604504                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.604504                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               486      0.47%      0.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 77224     74.48%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  111      0.11%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   123      0.12%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 127      0.12%     75.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 112      0.11%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   50      0.05%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  115      0.11%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  106      0.10%     75.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 106      0.10%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 56      0.05%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                16599     16.01%     91.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                7677      7.40%     99.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             456      0.44%     99.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            335      0.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 103683                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1488                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                2986                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         1397                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               2336                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 101709                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             265149                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        99619                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            127845                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     109469                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    103683                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 483                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           20212                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               364                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            409                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        26101                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         60402                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.716549                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.626638                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               23825     39.44%     39.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                5793      9.59%     49.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                8090     13.39%     62.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                9066     15.01%     77.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               13628     22.56%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           60402                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.375909                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        9340                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            50                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               326                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              463                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                18027                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                8704                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   48214                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     63                       # number of misc regfile writes
system.cpu.numCycles                            75356                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     11                       # Number of system calls
system.cpu.rename.BlockCycles                    8761                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 96257                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    190                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    16491                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    220                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    54                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                286899                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 115298                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              122666                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     31266                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    777                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1152                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  1448                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    26434                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              2120                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           174611                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1284                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 82                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1445                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             89                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       149103                       # The number of ROB reads
system.cpu.rob.rob_writes                      225925                       # The number of ROB writes
system.cpu.timesIdled                             228                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          582                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           40                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1163                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               40                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          230                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           488                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     30142400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                253                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           14                       # Transaction distribution
system.membus.trans_dist::CleanEvict              216                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 5                       # Transaction distribution
system.membus.trans_dist::ReadExResp                5                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           253                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        17408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        17408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   17408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               258                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     258    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 258                       # Request fanout histogram
system.membus.reqLayer2.occupancy              218018                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer0.occupancy             556182                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.8                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     30142400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 572                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            56                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               788                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  3                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                  9                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                 9                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            573                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1208                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          531                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1739                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        25536                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        14016                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    39552                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               271                       # Total snoops (count)
system.l2bus.snoopTraffic                        1216                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                848                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.054245                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.226635                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      802     94.58%     94.58% # Request fanout histogram
system.l2bus.snoop_fanout::1                       46      5.42%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  848                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              212799                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.7                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               508372                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              484800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.6                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        30142400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     30142400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         8819                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             8819                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         8819                       # number of overall hits
system.cpu.icache.overall_hits::total            8819                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          494                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            494                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          494                       # number of overall misses
system.cpu.icache.overall_misses::total           494                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     17028000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     17028000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     17028000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     17028000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         9313                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         9313                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         9313                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         9313                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.053044                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.053044                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.053044                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.053044                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 34469.635628                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 34469.635628                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 34469.635628                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 34469.635628                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           89                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           89                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           89                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           89                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          405                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          405                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          405                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          405                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     13148000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13148000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     13148000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13148000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.043488                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.043488                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.043488                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.043488                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 32464.197531                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 32464.197531                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 32464.197531                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 32464.197531                       # average overall mshr miss latency
system.cpu.icache.replacements                    404                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         8819                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            8819                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          494                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           494                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     17028000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     17028000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         9313                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         9313                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.053044                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.053044                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 34469.635628                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 34469.635628                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           89                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           89                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          405                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          405                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     13148000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13148000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.043488                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.043488                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 32464.197531                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 32464.197531                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     30142400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     30142400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              153739                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               660                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            232.937879                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             19030                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            19030                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     30142400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     30142400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     30142400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        22937                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            22937                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        22937                       # number of overall hits
system.cpu.dcache.overall_hits::total           22937                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          289                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            289                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          289                       # number of overall misses
system.cpu.dcache.overall_misses::total           289                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     12958000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     12958000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     12958000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     12958000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        23226                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        23226                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        23226                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        23226                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012443                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012443                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012443                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012443                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 44837.370242                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44837.370242                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 44837.370242                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44837.370242                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          150                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    21.428571                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                16                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           42                       # number of writebacks
system.cpu.dcache.writebacks::total                42                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          140                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          140                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          140                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          140                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          149                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          149                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          149                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           28                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          177                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      6426000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      6426000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      6426000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1397572                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      7823572                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006415                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006415                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006415                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007621                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 43127.516779                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43127.516779                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 43127.516779                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 49913.285714                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44200.971751                       # average overall mshr miss latency
system.cpu.dcache.replacements                    177                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        15855                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           15855                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          280                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           280                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     12418400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     12418400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        16135                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        16135                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.017354                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017354                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 44351.428571                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44351.428571                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          140                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          140                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          140                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          140                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      5893600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5893600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008677                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008677                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 42097.142857                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42097.142857                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         7082                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           7082                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            9                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            9                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       539600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       539600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         7091                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         7091                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001269                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001269                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59955.555556                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59955.555556                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            9                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       532400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       532400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001269                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001269                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59155.555556                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59155.555556                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           28                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           28                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      1397572                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      1397572                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 49913.285714                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 49913.285714                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     30142400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     30142400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              394659                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1201                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            328.608659                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   862.225689                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   161.774311                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.842017                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.157983                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          149                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          875                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          122                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          739                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.145508                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.854492                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             46629                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            46629                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     30142400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             243                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              69                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            8                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 320                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            243                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             69                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            8                       # number of overall hits
system.l2cache.overall_hits::total                320                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           157                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            80                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           20                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               257                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          157                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           80                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           20                       # number of overall misses
system.l2cache.overall_misses::total              257                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     10612000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      5663200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      1313181                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     17588381                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     10612000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      5663200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      1313181                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     17588381                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          400                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          149                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           28                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             577                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          400                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          149                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           28                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            577                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.392500                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.536913                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.714286                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.445407                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.392500                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.536913                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.714286                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.445407                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67592.356688                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data        70790                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 65659.050000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68437.280156                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67592.356688                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data        70790                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 65659.050000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68437.280156                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             14                       # number of writebacks
system.l2cache.writebacks::total                   14                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          157                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           80                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           20                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          257                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          157                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           80                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           20                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            2                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          259                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      9364000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      5023200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      1153181                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     15540381                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      9364000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      5023200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1153181                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       124797                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     15665178                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.392500                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.536913                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.714286                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.445407                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.392500                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.536913                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.714286                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.448873                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59643.312102                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data        62790                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57659.050000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60468.408560                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59643.312102                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data        62790                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57659.050000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 62398.500000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60483.312741                       # average overall mshr miss latency
system.l2cache.replacements                       263                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           42                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           42                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           42                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           42                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            7                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            7                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       124797                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       124797                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 62398.500000                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 62398.500000                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            4                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                4                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            5                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              5                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       488000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       488000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total            9                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.555556                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.555556                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        97600                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        97600                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            5                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            5                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       448000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       448000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.555556                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.555556                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        89600                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        89600                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          243                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           65                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            8                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          316                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          157                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           75                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           20                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          252                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     10612000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      5175200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      1313181                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     17100381                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          400                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          140                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           28                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          568                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.392500                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.535714                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.714286                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.443662                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67592.356688                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 69002.666667                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 65659.050000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67858.654762                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          157                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           75                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           20                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          252                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      9364000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      4575200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      1153181                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     15092381                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.392500                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.535714                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.714286                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.443662                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59643.312102                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 61002.666667                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57659.050000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59890.400794                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     30142400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     30142400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  13937                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4359                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.197293                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    38.050892                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1165.207644                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1866.186885                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   901.783440                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   124.771140                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009290                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.284475                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.455612                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.220162                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.030462                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          991                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3105                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           13                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          910                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           59                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          165                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2635                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          229                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.241943                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.758057                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 9487                       # Number of tag accesses
system.l2cache.tags.data_accesses                9487                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     30142400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            9984                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            5120                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         1280                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          128                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               16512                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         9984                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           9984                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          896                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              896                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              156                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               80                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           20                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            2                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  258                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            14                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  14                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          331227772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          169860396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     42465099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      4246510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              547799777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     331227772                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         331227772                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        29725569                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              29725569                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        29725569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         331227772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         169860396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     42465099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      4246510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             577525346                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
