# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab05.srcs/sources_1/ip/floating_point_MAC/sim/floating_point_MAC.vhd" \
"../../../../lab05.srcs/sources_1/ip/floating_point_MAC/demo_tb/tb_floating_point_MAC.vhd" \

# Do not sort compile order
nosort
