Timing Analyzer report for camera_test
Mon Oct 17 19:38:58 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'm2|m1|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'm3|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'm3|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'm2|m1|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'm2|m1|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 0C Model Setup: 'm3|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Hold: 'm3|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Hold: 'm2|m1|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'm3|altpll_component|auto_generated|pll1|clk[0]'
 34. Fast 1200mV 0C Model Setup: 'm2|m1|altpll_component|auto_generated|pll1|clk[0]'
 35. Fast 1200mV 0C Model Hold: 'm2|m1|altpll_component|auto_generated|pll1|clk[0]'
 36. Fast 1200mV 0C Model Hold: 'm3|altpll_component|auto_generated|pll1|clk[0]'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; camera_test                                         ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C8                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.19        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   8.4%      ;
;     Processor 3            ;   5.6%      ;
;     Processor 4            ;   4.9%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                            ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+
; clk                                               ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                   ;                                                     ; { clk }                                               ;
; m0|m1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 83.333 ; 12.0 MHz   ; 0.000 ; 41.666 ; 50.00      ; 25        ; 12          ;       ;        ;           ;            ; false    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m0|m1|altpll_component|auto_generated|pll1|inclk[0] ; { m0|m1|altpll_component|auto_generated|pll1|clk[0] } ;
; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clk                                               ; m2|m1|altpll_component|auto_generated|pll1|inclk[0] ; { m2|m1|altpll_component|auto_generated|pll1|clk[0] } ;
; m3|altpll_component|auto_generated|pll1|clk[0]    ; Generated ; 6.060  ; 165.02 MHz ; 0.000 ; 3.030  ; 50.00      ; 10        ; 33          ;       ;        ;           ;            ; false    ; clk                                               ; m3|altpll_component|auto_generated|pll1|inclk[0]    ; { m3|altpll_component|auto_generated|pll1|clk[0] }    ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 102.22 MHz ; 102.22 MHz      ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 141.28 MHz ; 141.28 MHz      ; m3|altpll_component|auto_generated|pll1|clk[0]    ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; -5.109 ; -262.659      ;
; m3|altpll_component|auto_generated|pll1|clk[0]    ; -4.799 ; -103.580      ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; m3|altpll_component|auto_generated|pll1|clk[0]    ; 0.401 ; 0.000         ;
; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.422 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; m3|altpll_component|auto_generated|pll1|clk[0]    ; 1.859  ; 0.000         ;
; clk                                               ; 9.944  ; 0.000         ;
; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 19.644 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'm2|m1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                              ;
+--------+--------------------------------------------------------+-----------------------------------------------+------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                       ; Launch Clock                                   ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+-----------------------------------------------+------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -5.109 ; camera_interface:m0|debounce_explicit:m5|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|wr_data_q[7]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.192      ; 6.382      ;
; -5.103 ; camera_interface:m0|debounce_explicit:m5|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|wr_data_q[2]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.192      ; 6.376      ;
; -5.094 ; camera_interface:m0|debounce_explicit:m5|timer_reg[4]  ; camera_interface:m0|i2c_top:m0|wr_data_q[7]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.192      ; 6.367      ;
; -5.088 ; camera_interface:m0|debounce_explicit:m5|timer_reg[4]  ; camera_interface:m0|i2c_top:m0|wr_data_q[2]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.192      ; 6.361      ;
; -5.068 ; camera_interface:m0|debounce_explicit:m5|timer_reg[5]  ; camera_interface:m0|data_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.204      ; 6.353      ;
; -5.068 ; camera_interface:m0|debounce_explicit:m5|timer_reg[5]  ; camera_interface:m0|addr_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.204      ; 6.353      ;
; -5.053 ; camera_interface:m0|debounce_explicit:m5|timer_reg[4]  ; camera_interface:m0|data_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.204      ; 6.338      ;
; -5.053 ; camera_interface:m0|debounce_explicit:m5|timer_reg[4]  ; camera_interface:m0|addr_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.204      ; 6.338      ;
; -5.036 ; camera_interface:m0|debounce_explicit:m5|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|idx_q[1]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.191      ; 6.308      ;
; -5.036 ; camera_interface:m0|debounce_explicit:m5|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|idx_q[0]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.191      ; 6.308      ;
; -5.036 ; camera_interface:m0|debounce_explicit:m5|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|idx_q[2]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.191      ; 6.308      ;
; -5.036 ; camera_interface:m0|debounce_explicit:m5|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|idx_q[3]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.191      ; 6.308      ;
; -5.035 ; camera_interface:m0|debounce_explicit:m5|timer_reg[13] ; camera_interface:m0|i2c_top:m0|wr_data_q[7]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.217      ; 6.333      ;
; -5.034 ; camera_interface:m0|debounce_explicit:m5|timer_reg[12] ; camera_interface:m0|i2c_top:m0|wr_data_q[7]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.217      ; 6.332      ;
; -5.029 ; camera_interface:m0|debounce_explicit:m5|timer_reg[13] ; camera_interface:m0|i2c_top:m0|wr_data_q[2]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.217      ; 6.327      ;
; -5.028 ; camera_interface:m0|debounce_explicit:m5|timer_reg[12] ; camera_interface:m0|i2c_top:m0|wr_data_q[2]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.217      ; 6.326      ;
; -5.021 ; camera_interface:m0|debounce_explicit:m5|timer_reg[4]  ; camera_interface:m0|i2c_top:m0|idx_q[1]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.191      ; 6.293      ;
; -5.021 ; camera_interface:m0|debounce_explicit:m5|timer_reg[4]  ; camera_interface:m0|i2c_top:m0|idx_q[0]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.191      ; 6.293      ;
; -5.021 ; camera_interface:m0|debounce_explicit:m5|timer_reg[4]  ; camera_interface:m0|i2c_top:m0|idx_q[2]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.191      ; 6.293      ;
; -5.021 ; camera_interface:m0|debounce_explicit:m5|timer_reg[4]  ; camera_interface:m0|i2c_top:m0|idx_q[3]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.191      ; 6.293      ;
; -5.001 ; camera_interface:m0|debounce_explicit:m6|timer_reg[4]  ; camera_interface:m0|data_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.226      ; 6.308      ;
; -5.001 ; camera_interface:m0|debounce_explicit:m6|timer_reg[4]  ; camera_interface:m0|addr_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.226      ; 6.308      ;
; -4.999 ; camera_interface:m0|debounce_explicit:m6|timer_reg[5]  ; camera_interface:m0|data_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.226      ; 6.306      ;
; -4.999 ; camera_interface:m0|debounce_explicit:m6|timer_reg[5]  ; camera_interface:m0|addr_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.226      ; 6.306      ;
; -4.994 ; camera_interface:m0|debounce_explicit:m5|timer_reg[13] ; camera_interface:m0|data_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.229      ; 6.304      ;
; -4.994 ; camera_interface:m0|debounce_explicit:m5|timer_reg[13] ; camera_interface:m0|addr_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.229      ; 6.304      ;
; -4.993 ; camera_interface:m0|debounce_explicit:m5|timer_reg[12] ; camera_interface:m0|data_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.229      ; 6.303      ;
; -4.993 ; camera_interface:m0|debounce_explicit:m5|timer_reg[12] ; camera_interface:m0|addr_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.229      ; 6.303      ;
; -4.983 ; camera_interface:m0|debounce_explicit:m5|timer_reg[7]  ; camera_interface:m0|i2c_top:m0|wr_data_q[7]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.192      ; 6.256      ;
; -4.977 ; camera_interface:m0|debounce_explicit:m5|timer_reg[7]  ; camera_interface:m0|i2c_top:m0|wr_data_q[2]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.192      ; 6.250      ;
; -4.975 ; camera_interface:m0|debounce_explicit:m6|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|wr_data_q[7]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.214      ; 6.270      ;
; -4.969 ; camera_interface:m0|debounce_explicit:m6|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|wr_data_q[2]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.214      ; 6.264      ;
; -4.962 ; camera_interface:m0|debounce_explicit:m5|timer_reg[13] ; camera_interface:m0|i2c_top:m0|idx_q[1]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.216      ; 6.259      ;
; -4.962 ; camera_interface:m0|debounce_explicit:m5|timer_reg[13] ; camera_interface:m0|i2c_top:m0|idx_q[0]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.216      ; 6.259      ;
; -4.962 ; camera_interface:m0|debounce_explicit:m5|timer_reg[13] ; camera_interface:m0|i2c_top:m0|idx_q[2]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.216      ; 6.259      ;
; -4.962 ; camera_interface:m0|debounce_explicit:m5|timer_reg[13] ; camera_interface:m0|i2c_top:m0|idx_q[3]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.216      ; 6.259      ;
; -4.961 ; camera_interface:m0|debounce_explicit:m5|timer_reg[12] ; camera_interface:m0|i2c_top:m0|idx_q[1]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.216      ; 6.258      ;
; -4.961 ; camera_interface:m0|debounce_explicit:m5|timer_reg[12] ; camera_interface:m0|i2c_top:m0|idx_q[0]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.216      ; 6.258      ;
; -4.961 ; camera_interface:m0|debounce_explicit:m5|timer_reg[12] ; camera_interface:m0|i2c_top:m0|idx_q[2]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.216      ; 6.258      ;
; -4.961 ; camera_interface:m0|debounce_explicit:m5|timer_reg[12] ; camera_interface:m0|i2c_top:m0|idx_q[3]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.216      ; 6.258      ;
; -4.960 ; camera_interface:m0|debounce_explicit:m6|timer_reg[4]  ; camera_interface:m0|i2c_top:m0|wr_data_q[7]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.214      ; 6.255      ;
; -4.954 ; camera_interface:m0|debounce_explicit:m6|timer_reg[4]  ; camera_interface:m0|i2c_top:m0|wr_data_q[2]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.214      ; 6.249      ;
; -4.942 ; camera_interface:m0|debounce_explicit:m5|timer_reg[7]  ; camera_interface:m0|data_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.204      ; 6.227      ;
; -4.942 ; camera_interface:m0|debounce_explicit:m5|timer_reg[7]  ; camera_interface:m0|addr_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.204      ; 6.227      ;
; -4.929 ; camera_interface:m0|debounce_explicit:m6|timer_reg[9]  ; camera_interface:m0|data_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.226      ; 6.236      ;
; -4.929 ; camera_interface:m0|debounce_explicit:m6|timer_reg[9]  ; camera_interface:m0|addr_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.226      ; 6.236      ;
; -4.922 ; camera_interface:m0|debounce_explicit:m5|timer_reg[14] ; camera_interface:m0|i2c_top:m0|wr_data_q[7]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.217      ; 6.220      ;
; -4.918 ; camera_interface:m0|debounce_explicit:m6|timer_reg[4]  ; camera_interface:m0|sccb_state_q.sccb_address ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.227      ; 6.226      ;
; -4.916 ; camera_interface:m0|debounce_explicit:m5|timer_reg[14] ; camera_interface:m0|i2c_top:m0|wr_data_q[2]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.217      ; 6.214      ;
; -4.916 ; camera_interface:m0|debounce_explicit:m6|timer_reg[5]  ; camera_interface:m0|sccb_state_q.sccb_address ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.227      ; 6.224      ;
; -4.914 ; camera_interface:m0|debounce_explicit:m5|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|wr_data_q[8]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.192      ; 6.187      ;
; -4.914 ; camera_interface:m0|debounce_explicit:m5|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|wr_data_q[6]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.192      ; 6.187      ;
; -4.914 ; camera_interface:m0|debounce_explicit:m5|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|wr_data_q[4]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.192      ; 6.187      ;
; -4.914 ; camera_interface:m0|debounce_explicit:m5|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|wr_data_q[5]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.192      ; 6.187      ;
; -4.914 ; camera_interface:m0|debounce_explicit:m5|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|wr_data_q[3]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.192      ; 6.187      ;
; -4.914 ; camera_interface:m0|debounce_explicit:m6|timer_reg[7]  ; camera_interface:m0|data_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.226      ; 6.221      ;
; -4.914 ; camera_interface:m0|debounce_explicit:m6|timer_reg[7]  ; camera_interface:m0|addr_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.226      ; 6.221      ;
; -4.910 ; camera_interface:m0|debounce_explicit:m5|timer_reg[7]  ; camera_interface:m0|i2c_top:m0|idx_q[1]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.191      ; 6.182      ;
; -4.910 ; camera_interface:m0|debounce_explicit:m5|timer_reg[7]  ; camera_interface:m0|i2c_top:m0|idx_q[0]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.191      ; 6.182      ;
; -4.910 ; camera_interface:m0|debounce_explicit:m5|timer_reg[7]  ; camera_interface:m0|i2c_top:m0|idx_q[2]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.191      ; 6.182      ;
; -4.910 ; camera_interface:m0|debounce_explicit:m5|timer_reg[7]  ; camera_interface:m0|i2c_top:m0|idx_q[3]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.191      ; 6.182      ;
; -4.902 ; camera_interface:m0|debounce_explicit:m6|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|idx_q[1]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.213      ; 6.196      ;
; -4.902 ; camera_interface:m0|debounce_explicit:m6|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|idx_q[0]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.213      ; 6.196      ;
; -4.902 ; camera_interface:m0|debounce_explicit:m6|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|idx_q[2]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.213      ; 6.196      ;
; -4.902 ; camera_interface:m0|debounce_explicit:m6|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|idx_q[3]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.213      ; 6.196      ;
; -4.899 ; camera_interface:m0|debounce_explicit:m5|timer_reg[4]  ; camera_interface:m0|i2c_top:m0|wr_data_q[8]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.192      ; 6.172      ;
; -4.899 ; camera_interface:m0|debounce_explicit:m5|timer_reg[4]  ; camera_interface:m0|i2c_top:m0|wr_data_q[6]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.192      ; 6.172      ;
; -4.899 ; camera_interface:m0|debounce_explicit:m5|timer_reg[4]  ; camera_interface:m0|i2c_top:m0|wr_data_q[4]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.192      ; 6.172      ;
; -4.899 ; camera_interface:m0|debounce_explicit:m5|timer_reg[4]  ; camera_interface:m0|i2c_top:m0|wr_data_q[5]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.192      ; 6.172      ;
; -4.899 ; camera_interface:m0|debounce_explicit:m5|timer_reg[4]  ; camera_interface:m0|i2c_top:m0|wr_data_q[3]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.192      ; 6.172      ;
; -4.894 ; camera_interface:m0|debounce_explicit:m6|timer_reg[4]  ; camera_interface:m0|sccb_state_q.wait_init    ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.225      ; 6.200      ;
; -4.892 ; camera_interface:m0|debounce_explicit:m6|timer_reg[5]  ; camera_interface:m0|sccb_state_q.wait_init    ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.225      ; 6.198      ;
; -4.889 ; camera_interface:m0|debounce_explicit:m6|timer_reg[4]  ; camera_interface:m0|i2c_top:m0|idx_q[1]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.213      ; 6.183      ;
; -4.889 ; camera_interface:m0|debounce_explicit:m6|timer_reg[4]  ; camera_interface:m0|i2c_top:m0|idx_q[0]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.213      ; 6.183      ;
; -4.889 ; camera_interface:m0|debounce_explicit:m6|timer_reg[4]  ; camera_interface:m0|i2c_top:m0|idx_q[2]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.213      ; 6.183      ;
; -4.889 ; camera_interface:m0|debounce_explicit:m6|timer_reg[4]  ; camera_interface:m0|i2c_top:m0|idx_q[3]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.213      ; 6.183      ;
; -4.881 ; camera_interface:m0|debounce_explicit:m5|timer_reg[14] ; camera_interface:m0|data_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.229      ; 6.191      ;
; -4.881 ; camera_interface:m0|debounce_explicit:m5|timer_reg[14] ; camera_interface:m0|addr_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.229      ; 6.191      ;
; -4.878 ; camera_interface:m0|debounce_explicit:m5|timer_reg[0]  ; camera_interface:m0|i2c_top:m0|wr_data_q[7]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.192      ; 6.151      ;
; -4.872 ; camera_interface:m0|debounce_explicit:m5|timer_reg[0]  ; camera_interface:m0|i2c_top:m0|wr_data_q[2]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.192      ; 6.145      ;
; -4.868 ; camera_interface:m0|debounce_explicit:m6|timer_reg[8]  ; camera_interface:m0|data_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.226      ; 6.175      ;
; -4.868 ; camera_interface:m0|debounce_explicit:m6|timer_reg[8]  ; camera_interface:m0|addr_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.226      ; 6.175      ;
; -4.864 ; camera_interface:m0|debounce_explicit:m5|timer_reg[3]  ; camera_interface:m0|i2c_top:m0|wr_data_q[7]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.192      ; 6.137      ;
; -4.862 ; camera_interface:m0|debounce_explicit:m6|timer_reg[7]  ; camera_interface:m0|i2c_top:m0|wr_data_q[7]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.214      ; 6.157      ;
; -4.858 ; camera_interface:m0|debounce_explicit:m5|timer_reg[3]  ; camera_interface:m0|i2c_top:m0|wr_data_q[2]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.192      ; 6.131      ;
; -4.856 ; camera_interface:m0|debounce_explicit:m4|timer_reg[10] ; camera_interface:m0|i2c_top:m0|wr_data_q[7]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.221      ; 6.158      ;
; -4.856 ; camera_interface:m0|debounce_explicit:m6|timer_reg[7]  ; camera_interface:m0|i2c_top:m0|wr_data_q[2]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.214      ; 6.151      ;
; -4.853 ; camera_interface:m0|debounce_explicit:m4|timer_reg[9]  ; camera_interface:m0|i2c_top:m0|wr_data_q[7]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.208      ; 6.142      ;
; -4.850 ; camera_interface:m0|debounce_explicit:m4|timer_reg[10] ; camera_interface:m0|i2c_top:m0|wr_data_q[2]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.221      ; 6.152      ;
; -4.850 ; camera_interface:m0|debounce_explicit:m6|timer_reg[9]  ; camera_interface:m0|i2c_top:m0|wr_data_q[7]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.214      ; 6.145      ;
; -4.849 ; camera_interface:m0|debounce_explicit:m6|timer_reg[3]  ; camera_interface:m0|data_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.226      ; 6.156      ;
; -4.849 ; camera_interface:m0|debounce_explicit:m6|timer_reg[3]  ; camera_interface:m0|addr_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.226      ; 6.156      ;
; -4.849 ; camera_interface:m0|debounce_explicit:m5|timer_reg[14] ; camera_interface:m0|i2c_top:m0|idx_q[1]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.216      ; 6.146      ;
; -4.849 ; camera_interface:m0|debounce_explicit:m5|timer_reg[14] ; camera_interface:m0|i2c_top:m0|idx_q[0]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.216      ; 6.146      ;
; -4.849 ; camera_interface:m0|debounce_explicit:m5|timer_reg[14] ; camera_interface:m0|i2c_top:m0|idx_q[2]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.216      ; 6.146      ;
; -4.849 ; camera_interface:m0|debounce_explicit:m5|timer_reg[14] ; camera_interface:m0|i2c_top:m0|idx_q[3]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.216      ; 6.146      ;
; -4.847 ; camera_interface:m0|debounce_explicit:m4|timer_reg[9]  ; camera_interface:m0|i2c_top:m0|wr_data_q[2]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.208      ; 6.136      ;
; -4.846 ; camera_interface:m0|debounce_explicit:m4|timer_reg[10] ; camera_interface:m0|data_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.233      ; 6.160      ;
; -4.846 ; camera_interface:m0|debounce_explicit:m4|timer_reg[10] ; camera_interface:m0|addr_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.233      ; 6.160      ;
; -4.846 ; camera_interface:m0|debounce_explicit:m6|timer_reg[9]  ; camera_interface:m0|sccb_state_q.sccb_address ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.227      ; 6.154      ;
+--------+--------------------------------------------------------+-----------------------------------------------+------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'm3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                            ;
+--------+------------------------------------------------+--------------------------------------------------+---------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                          ; Launch Clock                                      ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+--------------------------------------------------+---------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -4.799 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[0] ; camera_interface:m0|asyn_fifo:m2|data_count_r[8] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.320     ; 4.540      ;
; -4.668 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[0] ; camera_interface:m0|asyn_fifo:m2|data_count_r[5] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.320     ; 4.409      ;
; -4.605 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[1] ; camera_interface:m0|asyn_fifo:m2|data_count_r[8] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.320     ; 4.346      ;
; -4.602 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[0] ; camera_interface:m0|asyn_fifo:m2|data_count_r[9] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.320     ; 4.343      ;
; -4.533 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[0]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[8] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.320     ; 4.274      ;
; -4.505 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[4]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[8] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.320     ; 4.246      ;
; -4.478 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[3]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[8] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.319     ; 4.220      ;
; -4.453 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[1]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[8] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.319     ; 4.195      ;
; -4.410 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[3] ; camera_interface:m0|asyn_fifo:m2|data_count_r[8] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.320     ; 4.151      ;
; -4.398 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[4]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[5] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.320     ; 4.139      ;
; -4.371 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[0]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[5] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.320     ; 4.112      ;
; -4.356 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[2]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[8] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.320     ; 4.097      ;
; -4.340 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[5] ; camera_interface:m0|asyn_fifo:m2|data_count_r[6] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.320     ; 4.081      ;
; -4.340 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[5] ; camera_interface:m0|asyn_fifo:m2|data_count_r[5] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.320     ; 4.081      ;
; -4.340 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[5] ; camera_interface:m0|asyn_fifo:m2|data_count_r[4] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.320     ; 4.081      ;
; -4.340 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[5] ; camera_interface:m0|asyn_fifo:m2|data_count_r[7] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.320     ; 4.081      ;
; -4.340 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[5] ; camera_interface:m0|asyn_fifo:m2|data_count_r[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.320     ; 4.081      ;
; -4.340 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[5] ; camera_interface:m0|asyn_fifo:m2|data_count_r[1] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.320     ; 4.081      ;
; -4.340 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[5] ; camera_interface:m0|asyn_fifo:m2|data_count_r[3] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.320     ; 4.081      ;
; -4.340 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[5] ; camera_interface:m0|asyn_fifo:m2|data_count_r[2] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.320     ; 4.081      ;
; -4.340 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[5] ; camera_interface:m0|asyn_fifo:m2|data_count_r[8] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.320     ; 4.081      ;
; -4.340 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[5] ; camera_interface:m0|asyn_fifo:m2|data_count_r[9] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.320     ; 4.081      ;
; -4.332 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[4]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[9] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.320     ; 4.073      ;
; -4.315 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[5]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[8] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.319     ; 4.057      ;
; -4.305 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[0]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[9] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.320     ; 4.046      ;
; -4.243 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[2] ; camera_interface:m0|asyn_fifo:m2|data_count_r[6] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.319     ; 3.985      ;
; -4.243 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[2] ; camera_interface:m0|asyn_fifo:m2|data_count_r[5] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.319     ; 3.985      ;
; -4.243 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[2] ; camera_interface:m0|asyn_fifo:m2|data_count_r[4] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.319     ; 3.985      ;
; -4.243 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[2] ; camera_interface:m0|asyn_fifo:m2|data_count_r[7] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.319     ; 3.985      ;
; -4.243 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[2] ; camera_interface:m0|asyn_fifo:m2|data_count_r[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.319     ; 3.985      ;
; -4.243 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[2] ; camera_interface:m0|asyn_fifo:m2|data_count_r[1] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.319     ; 3.985      ;
; -4.243 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[2] ; camera_interface:m0|asyn_fifo:m2|data_count_r[3] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.319     ; 3.985      ;
; -4.243 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[2] ; camera_interface:m0|asyn_fifo:m2|data_count_r[2] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.319     ; 3.985      ;
; -4.243 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[2] ; camera_interface:m0|asyn_fifo:m2|data_count_r[8] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.319     ; 3.985      ;
; -4.243 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[2] ; camera_interface:m0|asyn_fifo:m2|data_count_r[9] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.319     ; 3.985      ;
; -4.231 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[1] ; camera_interface:m0|asyn_fifo:m2|data_count_r[5] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.320     ; 3.972      ;
; -4.206 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[2]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[5] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.320     ; 3.947      ;
; -4.186 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[2]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[6] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.320     ; 3.927      ;
; -4.186 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[2]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[4] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.320     ; 3.927      ;
; -4.186 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[2]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[7] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.320     ; 3.927      ;
; -4.186 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[2]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.320     ; 3.927      ;
; -4.186 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[2]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[1] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.320     ; 3.927      ;
; -4.186 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[2]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[3] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.320     ; 3.927      ;
; -4.186 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[2]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[2] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.320     ; 3.927      ;
; -4.186 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[2]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[9] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.320     ; 3.927      ;
; -4.176 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[0] ; camera_interface:m0|asyn_fifo:m2|data_count_r[7] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.320     ; 3.917      ;
; -4.165 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[1] ; camera_interface:m0|asyn_fifo:m2|data_count_r[9] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.320     ; 3.906      ;
; -4.154 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[6] ; camera_interface:m0|asyn_fifo:m2|data_count_r[8] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.320     ; 3.895      ;
; -4.149 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[6]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[8] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.320     ; 3.890      ;
; -4.129 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[7] ; camera_interface:m0|asyn_fifo:m2|data_count_r[8] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.320     ; 3.870      ;
; -4.100 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[1]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[6] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.319     ; 3.842      ;
; -4.100 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[1]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[5] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.319     ; 3.842      ;
; -4.100 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[1]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[4] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.319     ; 3.842      ;
; -4.100 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[1]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[7] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.319     ; 3.842      ;
; -4.100 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[1]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.319     ; 3.842      ;
; -4.100 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[1]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[1] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.319     ; 3.842      ;
; -4.100 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[1]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[3] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.319     ; 3.842      ;
; -4.100 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[1]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[2] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.319     ; 3.842      ;
; -4.100 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[1]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[9] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.319     ; 3.842      ;
; -4.081 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[4] ; camera_interface:m0|asyn_fifo:m2|data_count_r[8] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.319     ; 3.823      ;
; -4.069 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[3]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[5] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.319     ; 3.811      ;
; -4.052 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[3] ; camera_interface:m0|asyn_fifo:m2|data_count_r[5] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.320     ; 3.793      ;
; -4.032 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[5]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[6] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.319     ; 3.774      ;
; -4.032 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[5]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[5] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.319     ; 3.774      ;
; -4.032 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[5]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[4] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.319     ; 3.774      ;
; -4.032 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[5]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[7] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.319     ; 3.774      ;
; -4.032 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[5]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.319     ; 3.774      ;
; -4.032 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[5]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[1] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.319     ; 3.774      ;
; -4.032 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[5]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[3] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.319     ; 3.774      ;
; -4.032 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[5]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[2] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.319     ; 3.774      ;
; -4.032 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[5]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[9] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.319     ; 3.774      ;
; -4.014 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[7]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[8] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.319     ; 3.756      ;
; -4.003 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[3]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[9] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.319     ; 3.745      ;
; -3.986 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[3] ; camera_interface:m0|asyn_fifo:m2|data_count_r[9] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.320     ; 3.727      ;
; -3.985 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[0] ; camera_interface:m0|asyn_fifo:m2|data_count_r[6] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.320     ; 3.726      ;
; -3.974 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[4] ; camera_interface:m0|asyn_fifo:m2|data_count_r[5] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.319     ; 3.716      ;
; -3.974 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[6] ; camera_interface:m0|asyn_fifo:m2|data_count_r[9] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.320     ; 3.715      ;
; -3.946 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[6]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[9] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.320     ; 3.687      ;
; -3.939 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[0]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[6] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.320     ; 3.680      ;
; -3.939 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[0]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[4] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.320     ; 3.680      ;
; -3.939 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[0]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[7] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.320     ; 3.680      ;
; -3.939 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[0]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.320     ; 3.680      ;
; -3.939 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[0]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[1] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.320     ; 3.680      ;
; -3.939 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[0]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[3] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.320     ; 3.680      ;
; -3.939 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[0]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[2] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.320     ; 3.680      ;
; -3.933 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[1] ; camera_interface:m0|asyn_fifo:m2|data_count_r[6] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.320     ; 3.674      ;
; -3.933 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[1] ; camera_interface:m0|asyn_fifo:m2|data_count_r[4] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.320     ; 3.674      ;
; -3.933 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[1] ; camera_interface:m0|asyn_fifo:m2|data_count_r[7] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.320     ; 3.674      ;
; -3.933 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[1] ; camera_interface:m0|asyn_fifo:m2|data_count_r[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.320     ; 3.674      ;
; -3.933 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[1] ; camera_interface:m0|asyn_fifo:m2|data_count_r[1] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.320     ; 3.674      ;
; -3.933 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[1] ; camera_interface:m0|asyn_fifo:m2|data_count_r[3] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.320     ; 3.674      ;
; -3.933 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[1] ; camera_interface:m0|asyn_fifo:m2|data_count_r[2] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.320     ; 3.674      ;
; -3.926 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[0] ; camera_interface:m0|asyn_fifo:m2|data_count_r[4] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.320     ; 3.667      ;
; -3.923 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[7]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[6] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.319     ; 3.665      ;
; -3.923 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[7]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[5] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.319     ; 3.665      ;
; -3.923 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[7]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[4] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.319     ; 3.665      ;
; -3.923 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[7]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[7] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.319     ; 3.665      ;
; -3.923 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[7]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.319     ; 3.665      ;
; -3.923 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[7]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[1] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.319     ; 3.665      ;
; -3.923 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[7]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[3] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.319     ; 3.665      ;
+--------+------------------------------------------------+--------------------------------------------------+---------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'm3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.401 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[15]       ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_datain_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.495      ; 1.150      ;
; 0.403 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[5]        ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_datain_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.495      ; 1.152      ;
; 0.405 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[7]        ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_datain_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.495      ; 1.154      ;
; 0.408 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[14]       ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_datain_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.495      ; 1.157      ;
; 0.421 ; sdram_interface:m1|sdram_controller:m0|nxt_q.load_mode_reg  ; sdram_interface:m1|sdram_controller:m0|nxt_q.load_mode_reg                                                                            ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 0.746      ;
; 0.421 ; sdram_interface:m1|sdram_controller:m0|nxt_q.refresh_1      ; sdram_interface:m1|sdram_controller:m0|nxt_q.refresh_1                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 0.746      ;
; 0.421 ; sdram_interface:m1|sdram_controller:m0|nxt_q.read_data      ; sdram_interface:m1|sdram_controller:m0|nxt_q.read_data                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 0.746      ;
; 0.422 ; camera_interface:m0|debounce_explicit:m3|state_reg.one      ; camera_interface:m0|debounce_explicit:m3|state_reg.one                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 0.746      ;
; 0.422 ; camera_interface:m0|debounce_explicit:m3|state_reg.delay0   ; camera_interface:m0|debounce_explicit:m3|state_reg.delay0                                                                             ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 0.746      ;
; 0.422 ; camera_interface:m0|debounce_explicit:m3|state_reg.idle     ; camera_interface:m0|debounce_explicit:m3|state_reg.idle                                                                               ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 0.746      ;
; 0.422 ; camera_interface:m0|debounce_explicit:m6|state_reg.one      ; camera_interface:m0|debounce_explicit:m6|state_reg.one                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 0.746      ;
; 0.422 ; camera_interface:m0|debounce_explicit:m6|state_reg.idle     ; camera_interface:m0|debounce_explicit:m6|state_reg.idle                                                                               ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 0.746      ;
; 0.423 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[4]        ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~porta_datain_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.494      ; 1.171      ;
; 0.425 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[11]       ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_datain_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.495      ; 1.174      ;
; 0.426 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[10]       ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~porta_datain_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.494      ; 1.174      ;
; 0.427 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[3]        ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~porta_datain_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.494      ; 1.175      ;
; 0.427 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[6]        ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_datain_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.495      ; 1.176      ;
; 0.430 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[8]        ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_datain_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.495      ; 1.179      ;
; 0.432 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[12]       ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_datain_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.495      ; 1.181      ;
; 0.434 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[13]       ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_datain_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.495      ; 1.183      ;
; 0.441 ; sdram_interface:m1|sdram_controller:m0|s_addr_q[8]          ; sdram_interface:m1|sdram_controller:m0|s_addr_q[8]                                                                                    ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.746      ;
; 0.441 ; sdram_interface:m1|sdram_controller:m0|s_addr_q[6]          ; sdram_interface:m1|sdram_controller:m0|s_addr_q[6]                                                                                    ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.746      ;
; 0.441 ; sdram_interface:m1|sdram_controller:m0|s_addr_q[3]          ; sdram_interface:m1|sdram_controller:m0|s_addr_q[3]                                                                                    ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.746      ;
; 0.442 ; sdram_interface:m1|sdram_controller:m0|s_addr_q[12]         ; sdram_interface:m1|sdram_controller:m0|s_addr_q[12]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; sdram_interface:m1|sdram_controller:m0|s_addr_q[11]         ; sdram_interface:m1|sdram_controller:m0|s_addr_q[11]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; sdram_interface:m1|sdram_controller:m0|s_addr_q[9]          ; sdram_interface:m1|sdram_controller:m0|s_addr_q[9]                                                                                    ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; sdram_interface:m1|sdram_controller:m0|s_addr_q[7]          ; sdram_interface:m1|sdram_controller:m0|s_addr_q[7]                                                                                    ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; sdram_interface:m1|sdram_controller:m0|refresh_flag_q       ; sdram_interface:m1|sdram_controller:m0|refresh_flag_q                                                                                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; sdram_interface:m1|state_q                                  ; sdram_interface:m1|state_q                                                                                                            ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; sdram_interface:m1|sdram_controller:m0|state_q.delay        ; sdram_interface:m1|sdram_controller:m0|state_q.delay                                                                                  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; sdram_interface:m1|sdram_controller:m0|state_q.write_burst  ; sdram_interface:m1|sdram_controller:m0|state_q.write_burst                                                                            ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; sdram_interface:m1|sdram_controller:m0|nxt_q.start          ; sdram_interface:m1|sdram_controller:m0|nxt_q.start                                                                                    ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; sdram_interface:m1|sdram_controller:m0|nxt_q.refresh        ; sdram_interface:m1|sdram_controller:m0|nxt_q.refresh                                                                                  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; sdram_interface:m1|sdram_controller:m0|nxt_q.idle           ; sdram_interface:m1|sdram_controller:m0|nxt_q.idle                                                                                     ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; sdram_interface:m1|sdram_controller:m0|nxt_q.refresh_2      ; sdram_interface:m1|sdram_controller:m0|nxt_q.refresh_2                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; sdram_interface:m1|sdram_controller:m0|nxt_q.precharge_init ; sdram_interface:m1|sdram_controller:m0|nxt_q.precharge_init                                                                           ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; camera_interface:m0|asyn_fifo:m2|r_ptr_q[0]                 ; camera_interface:m0|asyn_fifo:m2|r_ptr_q[0]                                                                                           ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; camera_interface:m0|asyn_fifo:m2|r_ptr_q[2]                 ; camera_interface:m0|asyn_fifo:m2|r_ptr_q[2]                                                                                           ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; camera_interface:m0|asyn_fifo:m2|r_ptr_q[10]                ; camera_interface:m0|asyn_fifo:m2|r_ptr_q[10]                                                                                          ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; camera_interface:m0|debounce_explicit:m3|state_reg.delay1   ; camera_interface:m0|debounce_explicit:m3|state_reg.delay1                                                                             ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; camera_interface:m0|debounce_explicit:m6|state_reg.delay0   ; camera_interface:m0|debounce_explicit:m6|state_reg.delay0                                                                             ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; camera_interface:m0|debounce_explicit:m6|state_reg.delay1   ; camera_interface:m0|debounce_explicit:m6|state_reg.delay1                                                                             ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.443 ; sdram_interface:m1|sdram_controller:m0|rw_en_q              ; sdram_interface:m1|sdram_controller:m0|rw_en_q                                                                                        ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; camera_interface:m0|debounce_explicit:m4|state_reg.one      ; camera_interface:m0|debounce_explicit:m4|state_reg.one                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; camera_interface:m0|debounce_explicit:m4|state_reg.idle     ; camera_interface:m0|debounce_explicit:m4|state_reg.idle                                                                               ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; camera_interface:m0|debounce_explicit:m4|state_reg.delay0   ; camera_interface:m0|debounce_explicit:m4|state_reg.delay0                                                                             ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; camera_interface:m0|debounce_explicit:m4|state_reg.delay1   ; camera_interface:m0|debounce_explicit:m4|state_reg.delay1                                                                             ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; camera_interface:m0|debounce_explicit:m5|state_reg.delay1   ; camera_interface:m0|debounce_explicit:m5|state_reg.delay1                                                                             ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; camera_interface:m0|debounce_explicit:m5|state_reg.delay0   ; camera_interface:m0|debounce_explicit:m5|state_reg.delay0                                                                             ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; camera_interface:m0|debounce_explicit:m5|state_reg.idle     ; camera_interface:m0|debounce_explicit:m5|state_reg.idle                                                                               ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; camera_interface:m0|debounce_explicit:m5|state_reg.one      ; camera_interface:m0|debounce_explicit:m5|state_reg.one                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.456 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[2]        ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~porta_datain_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.494      ; 1.204      ;
; 0.460 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[1]        ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~porta_datain_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.494      ; 1.208      ;
; 0.464 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[9]        ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~porta_datain_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.494      ; 1.212      ;
; 0.478 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[0]        ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~porta_datain_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.494      ; 1.226      ;
; 0.491 ; sdram_interface:m1|sdram_controller:m0|f_addr_q[1]          ; sdram_interface:m1|sdram_controller:m0|s_ba_q[1]                                                                                      ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.794      ;
; 0.492 ; sdram_interface:m1|sdram_controller:m0|f_addr_q[0]          ; sdram_interface:m1|sdram_controller:m0|s_ba_q[0]                                                                                      ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.795      ;
; 0.632 ; sdram_interface:m1|sdram_controller:m0|f_addr_q[3]          ; sdram_interface:m1|sdram_controller:m0|s_addr_q[1]                                                                                    ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.935      ;
; 0.632 ; sdram_interface:m1|sdram_controller:m0|f_addr_q[2]          ; sdram_interface:m1|sdram_controller:m0|s_addr_q[0]                                                                                    ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.935      ;
; 0.661 ; sdram_interface:m1|sdram_controller:m0|nxt_q.write          ; sdram_interface:m1|sdram_controller:m0|tri_q                                                                                          ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.965      ;
; 0.668 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[4]                  ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_address_reg0 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 1.418      ;
; 0.676 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[5]                  ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_address_reg0 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 1.426      ;
; 0.683 ; sdram_interface:m1|rd_addr_q[14]                            ; sdram_interface:m1|rd_addr_q[14]                                                                                                      ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.987      ;
; 0.688 ; camera_interface:m0|asyn_fifo:m2|w_grey_sync_temp[9]        ; camera_interface:m0|asyn_fifo:m2|w_grey_sync[9]                                                                                       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.992      ;
; 0.688 ; camera_interface:m0|asyn_fifo:m2|w_grey_sync_temp[10]       ; camera_interface:m0|asyn_fifo:m2|w_grey_sync[10]                                                                                      ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.992      ;
; 0.688 ; camera_interface:m0|asyn_fifo:m2|w_grey_sync_temp[6]        ; camera_interface:m0|asyn_fifo:m2|w_grey_sync[6]                                                                                       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.992      ;
; 0.688 ; camera_interface:m0|asyn_fifo:m2|w_grey_sync_temp[7]        ; camera_interface:m0|asyn_fifo:m2|w_grey_sync[7]                                                                                       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.992      ;
; 0.691 ; camera_interface:m0|asyn_fifo:m2|w_grey_sync_temp[5]        ; camera_interface:m0|asyn_fifo:m2|w_grey_sync[5]                                                                                       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.995      ;
; 0.698 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[6]                  ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_address_reg0 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 1.448      ;
; 0.708 ; sdram_interface:m1|sdram_controller:m0|nxt_q.read           ; sdram_interface:m1|sdram_controller:m0|state_q.read                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.619      ; 1.539      ;
; 0.710 ; sdram_interface:m1|wr_addr_q[13]                            ; sdram_interface:m1|sdram_controller:m0|f_addr_q[13]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 1.015      ;
; 0.728 ; sdram_interface:m1|sdram_controller:m0|f_addr_q[9]          ; sdram_interface:m1|sdram_controller:m0|s_addr_q[7]                                                                                    ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.032      ;
; 0.729 ; sdram_interface:m1|sdram_controller:m0|f_addr_q[14]         ; sdram_interface:m1|sdram_controller:m0|s_addr_q[12]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.033      ;
; 0.730 ; sdram_interface:m1|sdram_controller:m0|f_addr_q[13]         ; sdram_interface:m1|sdram_controller:m0|s_addr_q[11]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.034      ;
; 0.732 ; sdram_interface:m1|sdram_controller:m0|burst_index_q[7]     ; sdram_interface:m1|sdram_controller:m0|burst_index_q[7]                                                                               ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.036      ;
; 0.732 ; camera_interface:m0|debounce_explicit:m3|timer_reg[5]       ; camera_interface:m0|debounce_explicit:m3|timer_reg[5]                                                                                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.036      ;
; 0.732 ; camera_interface:m0|debounce_explicit:m3|timer_reg[7]       ; camera_interface:m0|debounce_explicit:m3|timer_reg[7]                                                                                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.036      ;
; 0.732 ; camera_interface:m0|debounce_explicit:m4|timer_reg[7]       ; camera_interface:m0|debounce_explicit:m4|timer_reg[7]                                                                                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.035      ;
; 0.733 ; sdram_interface:m1|sdram_controller:m0|burst_index_q[5]     ; sdram_interface:m1|sdram_controller:m0|burst_index_q[5]                                                                               ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.037      ;
; 0.733 ; camera_interface:m0|debounce_explicit:m4|timer_reg[5]       ; camera_interface:m0|debounce_explicit:m4|timer_reg[5]                                                                                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.036      ;
; 0.733 ; camera_interface:m0|debounce_explicit:m4|timer_reg[13]      ; camera_interface:m0|debounce_explicit:m4|timer_reg[13]                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.036      ;
; 0.733 ; camera_interface:m0|debounce_explicit:m6|timer_reg[13]      ; camera_interface:m0|debounce_explicit:m6|timer_reg[13]                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.037      ;
; 0.733 ; camera_interface:m0|debounce_explicit:m6|timer_reg[5]       ; camera_interface:m0|debounce_explicit:m6|timer_reg[5]                                                                                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.036      ;
; 0.733 ; camera_interface:m0|debounce_explicit:m5|timer_reg[13]      ; camera_interface:m0|debounce_explicit:m5|timer_reg[13]                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.036      ;
; 0.734 ; sdram_interface:m1|wr_addr_q[11]                            ; sdram_interface:m1|sdram_controller:m0|f_addr_q[11]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 1.039      ;
; 0.734 ; sdram_interface:m1|sdram_controller:m0|burst_index_q[9]     ; sdram_interface:m1|sdram_controller:m0|burst_index_q[9]                                                                               ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.038      ;
; 0.734 ; camera_interface:m0|debounce_explicit:m3|timer_reg[3]       ; camera_interface:m0|debounce_explicit:m3|timer_reg[3]                                                                                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.038      ;
; 0.734 ; camera_interface:m0|debounce_explicit:m4|timer_reg[15]      ; camera_interface:m0|debounce_explicit:m4|timer_reg[15]                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.037      ;
; 0.734 ; camera_interface:m0|debounce_explicit:m6|timer_reg[15]      ; camera_interface:m0|debounce_explicit:m6|timer_reg[15]                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.038      ;
; 0.734 ; camera_interface:m0|debounce_explicit:m5|timer_reg[3]       ; camera_interface:m0|debounce_explicit:m5|timer_reg[3]                                                                                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.038      ;
; 0.735 ; sdram_interface:m1|sdram_controller:m0|refresh_ctr_q[3]     ; sdram_interface:m1|sdram_controller:m0|refresh_ctr_q[3]                                                                               ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.038      ;
; 0.735 ; sdram_interface:m1|sdram_controller:m0|burst_index_q[1]     ; sdram_interface:m1|sdram_controller:m0|burst_index_q[1]                                                                               ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.039      ;
; 0.735 ; sdram_interface:m1|sdram_controller:m0|burst_index_q[3]     ; sdram_interface:m1|sdram_controller:m0|burst_index_q[3]                                                                               ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.039      ;
; 0.735 ; sdram_interface:m1|sdram_controller:m0|burst_index_q[8]     ; sdram_interface:m1|sdram_controller:m0|burst_index_q[8]                                                                               ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.039      ;
; 0.735 ; camera_interface:m0|debounce_explicit:m3|timer_reg[1]       ; camera_interface:m0|debounce_explicit:m3|timer_reg[1]                                                                                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.039      ;
; 0.735 ; camera_interface:m0|debounce_explicit:m4|timer_reg[3]       ; camera_interface:m0|debounce_explicit:m4|timer_reg[3]                                                                                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.038      ;
; 0.735 ; camera_interface:m0|debounce_explicit:m6|timer_reg[12]      ; camera_interface:m0|debounce_explicit:m6|timer_reg[12]                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.039      ;
; 0.735 ; camera_interface:m0|debounce_explicit:m6|timer_reg[3]       ; camera_interface:m0|debounce_explicit:m6|timer_reg[3]                                                                                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.038      ;
; 0.736 ; sdram_interface:m1|sdram_controller:m0|refresh_ctr_q[5]     ; sdram_interface:m1|sdram_controller:m0|refresh_ctr_q[5]                                                                               ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.039      ;
; 0.736 ; sdram_interface:m1|sdram_controller:m0|burst_index_q[6]     ; sdram_interface:m1|sdram_controller:m0|burst_index_q[6]                                                                               ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.040      ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'm2|m1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                     ;
+-------+-----------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.422 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[10]         ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[10]          ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 0.746      ;
; 0.422 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[8]          ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[8]           ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 0.746      ;
; 0.422 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]          ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]           ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 0.746      ;
; 0.422 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[6]          ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[6]           ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 0.746      ;
; 0.422 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[4]          ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[4]           ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 0.746      ;
; 0.423 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[3]          ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[3]           ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[2]          ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[2]           ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[1]          ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[1]           ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.111      ; 0.746      ;
; 0.442 ; camera_interface:m0|start_delay_q                   ; camera_interface:m0|start_delay_q                    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; camera_interface:m0|i2c_top:m0|state_q.stop_1       ; camera_interface:m0|i2c_top:m0|state_q.stop_1        ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; camera_interface:m0|i2c_top:m0|state_q.packet       ; camera_interface:m0|i2c_top:m0|state_q.packet        ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.443 ; camera_interface:m0|i2c_top:m0|state_q.stop_2       ; camera_interface:m0|i2c_top:m0|state_q.stop_2        ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; camera_interface:m0|led_q[0]                        ; camera_interface:m0|led_q[0]                         ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; camera_interface:m0|state_q.vsync_fedge             ; camera_interface:m0|state_q.vsync_fedge              ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; camera_interface:m0|state_q.idle                    ; camera_interface:m0|state_q.idle                     ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; camera_interface:m0|i2c_top:m0|idx_q[1]             ; camera_interface:m0|i2c_top:m0|idx_q[1]              ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; camera_interface:m0|message_index_q[0]              ; camera_interface:m0|message_index_q[0]               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; camera_interface:m0|i2c_top:m0|scl_q                ; camera_interface:m0|i2c_top:m0|scl_q                 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; camera_interface:m0|i2c_top:m0|state_q.ack_master   ; camera_interface:m0|i2c_top:m0|state_q.ack_master    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.444 ; sdram_interface:m1|asyn_fifo:m2|empty               ; sdram_interface:m1|asyn_fifo:m2|empty                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; vga_interface:m2|state_q.display                    ; vga_interface:m2|state_q.display                     ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; vga_interface:m2|state_q.idle                       ; vga_interface:m2|state_q.idle                        ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; camera_interface:m0|state_q.byte1                   ; camera_interface:m0|state_q.byte1                    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; camera_interface:m0|state_q.write_address           ; camera_interface:m0|state_q.write_address            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.746      ;
; 0.455 ; camera_interface:m0|state_q.byte2                   ; camera_interface:m0|state_q.byte2                    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.758      ;
; 0.455 ; camera_interface:m0|i2c_top:m0|idx_q[0]             ; camera_interface:m0|i2c_top:m0|idx_q[0]              ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.758      ;
; 0.493 ; vga_interface:m2|state_q.delay                      ; vga_interface:m2|state_q.idle                        ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.795      ;
; 0.499 ; camera_interface:m0|pclk_1                          ; camera_interface:m0|pclk_2                           ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.801      ;
; 0.507 ; vga_interface:m2|state_q.delay                      ; vga_interface:m2|state_q.display                     ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.809      ;
; 0.513 ; vga_interface:m2|vga_core:m0|vctr_q[9]              ; vga_interface:m2|vga_core:m0|vblank_q                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.816      ;
; 0.534 ; camera_interface:m0|i2c_top:m0|idx_q[0]             ; camera_interface:m0|i2c_top:m0|idx_q[1]              ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.837      ;
; 0.679 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[9]          ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[8]  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 1.321      ; 2.392      ;
; 0.691 ; camera_interface:m0|state_q.idle                    ; camera_interface:m0|start_delay_q                    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.996      ;
; 0.698 ; vga_interface:m2|vga_core:m0|vctr_q[11]             ; vga_interface:m2|vga_core:m0|vctr_q[11]              ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.001      ;
; 0.698 ; camera_interface:m0|href_1                          ; camera_interface:m0|href_2                           ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.000      ;
; 0.701 ; vga_interface:m2|vga_core:m0|hctr_q[11]             ; vga_interface:m2|vga_core:m0|hctr_q[11]              ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.004      ;
; 0.711 ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[4] ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync[4]       ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.590      ; 1.513      ;
; 0.721 ; camera_interface:m0|state_q.write_data              ; camera_interface:m0|state_q.digest_loop              ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.024      ;
; 0.726 ; camera_interface:m0|delay_q[3]                      ; camera_interface:m0|delay_q[3]                       ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.029      ;
; 0.726 ; camera_interface:m0|delay_q[13]                     ; camera_interface:m0|delay_q[13]                      ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.029      ;
; 0.727 ; camera_interface:m0|delay_q[1]                      ; camera_interface:m0|delay_q[1]                       ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.030      ;
; 0.727 ; camera_interface:m0|delay_q[9]                      ; camera_interface:m0|delay_q[9]                       ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.030      ;
; 0.727 ; camera_interface:m0|delay_q[11]                     ; camera_interface:m0|delay_q[11]                      ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.030      ;
; 0.727 ; camera_interface:m0|delay_q[12]                     ; camera_interface:m0|delay_q[12]                      ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.030      ;
; 0.727 ; camera_interface:m0|delay_q[15]                     ; camera_interface:m0|delay_q[15]                      ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.030      ;
; 0.727 ; camera_interface:m0|delay_q[19]                     ; camera_interface:m0|delay_q[19]                      ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.030      ;
; 0.728 ; camera_interface:m0|delay_q[2]                      ; camera_interface:m0|delay_q[2]                       ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.031      ;
; 0.728 ; camera_interface:m0|delay_q[5]                      ; camera_interface:m0|delay_q[5]                       ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.031      ;
; 0.728 ; camera_interface:m0|delay_q[7]                      ; camera_interface:m0|delay_q[7]                       ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.031      ;
; 0.728 ; camera_interface:m0|delay_q[8]                      ; camera_interface:m0|delay_q[8]                       ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.031      ;
; 0.728 ; camera_interface:m0|delay_q[10]                     ; camera_interface:m0|delay_q[10]                      ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.031      ;
; 0.728 ; camera_interface:m0|delay_q[17]                     ; camera_interface:m0|delay_q[17]                      ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.031      ;
; 0.729 ; camera_interface:m0|delay_q[14]                     ; camera_interface:m0|delay_q[14]                      ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.032      ;
; 0.729 ; camera_interface:m0|delay_q[18]                     ; camera_interface:m0|delay_q[18]                      ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.032      ;
; 0.729 ; camera_interface:m0|delay_q[21]                     ; camera_interface:m0|delay_q[21]                      ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.032      ;
; 0.729 ; camera_interface:m0|delay_q[23]                     ; camera_interface:m0|delay_q[23]                      ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.032      ;
; 0.729 ; camera_interface:m0|delay_q[24]                     ; camera_interface:m0|delay_q[24]                      ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.032      ;
; 0.729 ; camera_interface:m0|delay_q[25]                     ; camera_interface:m0|delay_q[25]                      ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.032      ;
; 0.730 ; camera_interface:m0|delay_q[4]                      ; camera_interface:m0|delay_q[4]                       ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.033      ;
; 0.730 ; camera_interface:m0|delay_q[6]                      ; camera_interface:m0|delay_q[6]                       ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.033      ;
; 0.731 ; camera_interface:m0|delay_q[20]                     ; camera_interface:m0|delay_q[20]                      ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.034      ;
; 0.731 ; camera_interface:m0|delay_q[22]                     ; camera_interface:m0|delay_q[22]                      ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.034      ;
; 0.738 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[7]          ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[7]  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 1.321      ; 2.451      ;
; 0.742 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[1]          ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[0]  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 1.321      ; 2.455      ;
; 0.743 ; vga_interface:m2|vga_core:m0|hctr_q[4]              ; vga_interface:m2|vga_core:m0|hctr_q[4]               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.046      ;
; 0.745 ; vga_interface:m2|vga_core:m0|hctr_q[6]              ; vga_interface:m2|vga_core:m0|hctr_q[6]               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.048      ;
; 0.746 ; camera_interface:m0|delay_q[0]                      ; camera_interface:m0|delay_q[0]                       ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.049      ;
; 0.751 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[10]         ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[10] ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 1.321      ; 2.464      ;
; 0.753 ; camera_interface:m0|delay_q[16]                     ; camera_interface:m0|delay_q[16]                      ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.056      ;
; 0.753 ; camera_interface:m0|i2c_top:m0|start_q              ; camera_interface:m0|i2c_top:m0|state_q.renew_data    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.057      ;
; 0.754 ; camera_interface:m0|contrast_q[1]                   ; camera_interface:m0|contrast_q[1]                    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.057      ;
; 0.754 ; camera_interface:m0|vsync_1                         ; camera_interface:m0|vsync_2                          ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.056      ;
; 0.755 ; camera_interface:m0|contrast_q[3]                   ; camera_interface:m0|contrast_q[3]                    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.058      ;
; 0.756 ; camera_interface:m0|delay_q[26]                     ; camera_interface:m0|delay_q[26]                      ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.059      ;
; 0.757 ; vga_interface:m2|vga_core:m0|hctr_q[1]              ; vga_interface:m2|vga_core:m0|hctr_q[1]               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.060      ;
; 0.759 ; vga_interface:m2|vga_core:m0|hctr_q[3]              ; vga_interface:m2|vga_core:m0|hctr_q[3]               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.062      ;
; 0.759 ; camera_interface:m0|contrast_q[7]                   ; camera_interface:m0|contrast_q[7]                    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.062      ;
; 0.760 ; vga_interface:m2|vga_core:m0|vctr_q[5]              ; vga_interface:m2|vga_core:m0|vctr_q[5]               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.063      ;
; 0.761 ; vga_interface:m2|vga_core:m0|hctr_q[2]              ; vga_interface:m2|vga_core:m0|hctr_q[2]               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.064      ;
; 0.764 ; sdram_interface:m1|asyn_fifo:m2|empty               ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[10]          ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.601      ; 1.577      ;
; 0.766 ; camera_interface:m0|message_index_q[7]              ; camera_interface:m0|message_index_q[7]               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.069      ;
; 0.768 ; camera_interface:m0|i2c_top:m0|counter_q[0]         ; camera_interface:m0|i2c_top:m0|counter_q[0]          ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.071      ;
; 0.770 ; camera_interface:m0|message_index_q[6]              ; camera_interface:m0|message_index_q[6]               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.073      ;
; 0.776 ; vga_interface:m2|vga_core:m0|hctr_q[0]              ; vga_interface:m2|vga_core:m0|hctr_q[0]               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.079      ;
; 0.783 ; camera_interface:m0|message_index_q[2]              ; camera_interface:m0|message_index_q[2]               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.086      ;
; 0.786 ; camera_interface:m0|message_index_q[5]              ; camera_interface:m0|message_index_q[5]               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.089      ;
; 0.802 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[0]          ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[0]  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 1.321      ; 2.515      ;
; 0.803 ; camera_interface:m0|state_q.fifo_write              ; camera_interface:m0|state_q.byte1                    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.105      ;
; 0.809 ; camera_interface:m0|message_index_q[3]              ; camera_interface:m0|message_index_q[3]               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.112      ;
; 0.812 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[3]          ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[2]  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 1.322      ; 2.526      ;
; 0.813 ; sdram_interface:m1|asyn_fifo:m2|empty               ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[2]           ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.599      ; 1.624      ;
; 0.813 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[3]          ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[3]  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 1.322      ; 2.527      ;
; 0.814 ; sdram_interface:m1|asyn_fifo:m2|empty               ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[1]           ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.599      ; 1.625      ;
; 0.814 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[4]          ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[3]  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 1.322      ; 2.528      ;
; 0.816 ; sdram_interface:m1|asyn_fifo:m2|empty               ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[3]           ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.599      ; 1.627      ;
; 0.820 ; camera_interface:m0|state_q.fifo_write              ; camera_interface:m0|state_q.write_address            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.122      ;
; 0.827 ; camera_interface:m0|message_index_q[1]              ; camera_interface:m0|message_index_q[1]               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.130      ;
; 0.829 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[6]          ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[6]  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 1.322      ; 2.543      ;
; 0.830 ; camera_interface:m0|asyn_fifo:m2|r_ptr_q[3]         ; camera_interface:m0|asyn_fifo:m2|r_grey_sync_temp[2] ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 1.334      ; 2.556      ;
; 0.837 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[2]          ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[2]  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 1.322      ; 2.551      ;
+-------+-----------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 32
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 5.144 ns




+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 108.71 MHz ; 108.71 MHz      ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 150.9 MHz  ; 150.9 MHz       ; m3|altpll_component|auto_generated|pll1|clk[0]    ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; -4.717 ; -241.584      ;
; m3|altpll_component|auto_generated|pll1|clk[0]    ; -4.331 ; -79.044       ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; m3|altpll_component|auto_generated|pll1|clk[0]    ; 0.372 ; 0.000         ;
; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.373 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; m3|altpll_component|auto_generated|pll1|clk[0]    ; 1.859  ; 0.000         ;
; clk                                               ; 9.938  ; 0.000         ;
; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 19.629 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'm2|m1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                               ;
+--------+--------------------------------------------------------+-----------------------------------------------+------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                       ; Launch Clock                                   ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+-----------------------------------------------+------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -4.717 ; camera_interface:m0|debounce_explicit:m5|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|wr_data_q[7]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.145      ; 5.944      ;
; -4.714 ; camera_interface:m0|debounce_explicit:m5|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|wr_data_q[2]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.145      ; 5.941      ;
; -4.705 ; camera_interface:m0|debounce_explicit:m5|timer_reg[4]  ; camera_interface:m0|i2c_top:m0|wr_data_q[7]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.145      ; 5.932      ;
; -4.702 ; camera_interface:m0|debounce_explicit:m5|timer_reg[4]  ; camera_interface:m0|i2c_top:m0|wr_data_q[2]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.145      ; 5.929      ;
; -4.679 ; camera_interface:m0|debounce_explicit:m6|timer_reg[4]  ; camera_interface:m0|data_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.176      ; 5.937      ;
; -4.679 ; camera_interface:m0|debounce_explicit:m6|timer_reg[4]  ; camera_interface:m0|addr_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.176      ; 5.937      ;
; -4.676 ; camera_interface:m0|debounce_explicit:m6|timer_reg[5]  ; camera_interface:m0|data_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.176      ; 5.934      ;
; -4.676 ; camera_interface:m0|debounce_explicit:m6|timer_reg[5]  ; camera_interface:m0|addr_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.176      ; 5.934      ;
; -4.645 ; camera_interface:m0|debounce_explicit:m5|timer_reg[13] ; camera_interface:m0|i2c_top:m0|wr_data_q[7]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.170      ; 5.897      ;
; -4.644 ; camera_interface:m0|debounce_explicit:m5|timer_reg[12] ; camera_interface:m0|i2c_top:m0|wr_data_q[7]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.170      ; 5.896      ;
; -4.642 ; camera_interface:m0|debounce_explicit:m5|timer_reg[13] ; camera_interface:m0|i2c_top:m0|wr_data_q[2]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.170      ; 5.894      ;
; -4.641 ; camera_interface:m0|debounce_explicit:m5|timer_reg[12] ; camera_interface:m0|i2c_top:m0|wr_data_q[2]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.170      ; 5.893      ;
; -4.629 ; camera_interface:m0|debounce_explicit:m5|timer_reg[5]  ; camera_interface:m0|data_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.155      ; 5.866      ;
; -4.629 ; camera_interface:m0|debounce_explicit:m5|timer_reg[5]  ; camera_interface:m0|addr_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.155      ; 5.866      ;
; -4.620 ; camera_interface:m0|debounce_explicit:m6|timer_reg[4]  ; camera_interface:m0|sccb_state_q.sccb_address ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.177      ; 5.879      ;
; -4.617 ; camera_interface:m0|debounce_explicit:m5|timer_reg[4]  ; camera_interface:m0|data_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.155      ; 5.854      ;
; -4.617 ; camera_interface:m0|debounce_explicit:m5|timer_reg[4]  ; camera_interface:m0|addr_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.155      ; 5.854      ;
; -4.617 ; camera_interface:m0|debounce_explicit:m6|timer_reg[5]  ; camera_interface:m0|sccb_state_q.sccb_address ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.177      ; 5.876      ;
; -4.616 ; camera_interface:m0|debounce_explicit:m6|timer_reg[9]  ; camera_interface:m0|data_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.176      ; 5.874      ;
; -4.616 ; camera_interface:m0|debounce_explicit:m6|timer_reg[9]  ; camera_interface:m0|addr_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.176      ; 5.874      ;
; -4.611 ; camera_interface:m0|debounce_explicit:m5|timer_reg[7]  ; camera_interface:m0|i2c_top:m0|wr_data_q[7]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.145      ; 5.838      ;
; -4.608 ; camera_interface:m0|debounce_explicit:m5|timer_reg[7]  ; camera_interface:m0|i2c_top:m0|wr_data_q[2]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.145      ; 5.835      ;
; -4.599 ; camera_interface:m0|debounce_explicit:m5|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|idx_q[1]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.145      ; 5.826      ;
; -4.599 ; camera_interface:m0|debounce_explicit:m5|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|idx_q[0]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.145      ; 5.826      ;
; -4.599 ; camera_interface:m0|debounce_explicit:m5|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|idx_q[2]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.145      ; 5.826      ;
; -4.599 ; camera_interface:m0|debounce_explicit:m5|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|idx_q[3]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.145      ; 5.826      ;
; -4.595 ; camera_interface:m0|debounce_explicit:m6|timer_reg[7]  ; camera_interface:m0|data_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.176      ; 5.853      ;
; -4.595 ; camera_interface:m0|debounce_explicit:m6|timer_reg[7]  ; camera_interface:m0|addr_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.176      ; 5.853      ;
; -4.594 ; camera_interface:m0|debounce_explicit:m6|timer_reg[4]  ; camera_interface:m0|sccb_state_q.wait_init    ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.175      ; 5.851      ;
; -4.591 ; camera_interface:m0|debounce_explicit:m6|timer_reg[5]  ; camera_interface:m0|sccb_state_q.wait_init    ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.175      ; 5.848      ;
; -4.587 ; camera_interface:m0|debounce_explicit:m6|timer_reg[4]  ; camera_interface:m0|i2c_top:m0|wr_data_q[7]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.166      ; 5.835      ;
; -4.587 ; camera_interface:m0|debounce_explicit:m5|timer_reg[4]  ; camera_interface:m0|i2c_top:m0|idx_q[1]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.145      ; 5.814      ;
; -4.587 ; camera_interface:m0|debounce_explicit:m5|timer_reg[4]  ; camera_interface:m0|i2c_top:m0|idx_q[0]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.145      ; 5.814      ;
; -4.587 ; camera_interface:m0|debounce_explicit:m5|timer_reg[4]  ; camera_interface:m0|i2c_top:m0|idx_q[2]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.145      ; 5.814      ;
; -4.587 ; camera_interface:m0|debounce_explicit:m5|timer_reg[4]  ; camera_interface:m0|i2c_top:m0|idx_q[3]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.145      ; 5.814      ;
; -4.584 ; camera_interface:m0|debounce_explicit:m6|timer_reg[4]  ; camera_interface:m0|i2c_top:m0|wr_data_q[2]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.166      ; 5.832      ;
; -4.584 ; camera_interface:m0|debounce_explicit:m6|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|wr_data_q[7]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.166      ; 5.832      ;
; -4.581 ; camera_interface:m0|debounce_explicit:m6|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|wr_data_q[2]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.166      ; 5.829      ;
; -4.559 ; camera_interface:m0|debounce_explicit:m6|timer_reg[4]  ; camera_interface:m0|i2c_top:m0|idx_q[1]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.166      ; 5.807      ;
; -4.559 ; camera_interface:m0|debounce_explicit:m6|timer_reg[4]  ; camera_interface:m0|i2c_top:m0|idx_q[0]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.166      ; 5.807      ;
; -4.559 ; camera_interface:m0|debounce_explicit:m6|timer_reg[4]  ; camera_interface:m0|i2c_top:m0|idx_q[2]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.166      ; 5.807      ;
; -4.559 ; camera_interface:m0|debounce_explicit:m6|timer_reg[4]  ; camera_interface:m0|i2c_top:m0|idx_q[3]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.166      ; 5.807      ;
; -4.557 ; camera_interface:m0|debounce_explicit:m5|timer_reg[13] ; camera_interface:m0|data_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.180      ; 5.819      ;
; -4.557 ; camera_interface:m0|debounce_explicit:m5|timer_reg[13] ; camera_interface:m0|addr_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.180      ; 5.819      ;
; -4.557 ; camera_interface:m0|debounce_explicit:m6|timer_reg[9]  ; camera_interface:m0|sccb_state_q.sccb_address ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.177      ; 5.816      ;
; -4.556 ; camera_interface:m0|debounce_explicit:m6|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|idx_q[1]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.166      ; 5.804      ;
; -4.556 ; camera_interface:m0|debounce_explicit:m6|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|idx_q[0]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.166      ; 5.804      ;
; -4.556 ; camera_interface:m0|debounce_explicit:m6|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|idx_q[2]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.166      ; 5.804      ;
; -4.556 ; camera_interface:m0|debounce_explicit:m6|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|idx_q[3]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.166      ; 5.804      ;
; -4.556 ; camera_interface:m0|debounce_explicit:m5|timer_reg[12] ; camera_interface:m0|data_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.180      ; 5.818      ;
; -4.556 ; camera_interface:m0|debounce_explicit:m5|timer_reg[12] ; camera_interface:m0|addr_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.180      ; 5.818      ;
; -4.555 ; camera_interface:m0|debounce_explicit:m6|timer_reg[8]  ; camera_interface:m0|data_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.176      ; 5.813      ;
; -4.555 ; camera_interface:m0|debounce_explicit:m6|timer_reg[8]  ; camera_interface:m0|addr_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.176      ; 5.813      ;
; -4.549 ; camera_interface:m0|debounce_explicit:m5|timer_reg[14] ; camera_interface:m0|i2c_top:m0|wr_data_q[7]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.170      ; 5.801      ;
; -4.546 ; camera_interface:m0|debounce_explicit:m5|timer_reg[14] ; camera_interface:m0|i2c_top:m0|wr_data_q[2]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.170      ; 5.798      ;
; -4.538 ; camera_interface:m0|debounce_explicit:m6|timer_reg[3]  ; camera_interface:m0|data_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.176      ; 5.796      ;
; -4.538 ; camera_interface:m0|debounce_explicit:m6|timer_reg[3]  ; camera_interface:m0|addr_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.176      ; 5.796      ;
; -4.536 ; camera_interface:m0|debounce_explicit:m6|timer_reg[7]  ; camera_interface:m0|sccb_state_q.sccb_address ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.177      ; 5.795      ;
; -4.535 ; camera_interface:m0|debounce_explicit:m6|timer_reg[0]  ; camera_interface:m0|data_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.176      ; 5.793      ;
; -4.535 ; camera_interface:m0|debounce_explicit:m6|timer_reg[0]  ; camera_interface:m0|addr_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.176      ; 5.793      ;
; -4.531 ; camera_interface:m0|debounce_explicit:m6|timer_reg[9]  ; camera_interface:m0|sccb_state_q.wait_init    ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.175      ; 5.788      ;
; -4.527 ; camera_interface:m0|debounce_explicit:m5|timer_reg[13] ; camera_interface:m0|i2c_top:m0|idx_q[1]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.170      ; 5.779      ;
; -4.527 ; camera_interface:m0|debounce_explicit:m5|timer_reg[13] ; camera_interface:m0|i2c_top:m0|idx_q[0]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.170      ; 5.779      ;
; -4.527 ; camera_interface:m0|debounce_explicit:m5|timer_reg[13] ; camera_interface:m0|i2c_top:m0|idx_q[2]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.170      ; 5.779      ;
; -4.527 ; camera_interface:m0|debounce_explicit:m5|timer_reg[13] ; camera_interface:m0|i2c_top:m0|idx_q[3]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.170      ; 5.779      ;
; -4.526 ; camera_interface:m0|debounce_explicit:m5|timer_reg[12] ; camera_interface:m0|i2c_top:m0|idx_q[1]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.170      ; 5.778      ;
; -4.526 ; camera_interface:m0|debounce_explicit:m5|timer_reg[12] ; camera_interface:m0|i2c_top:m0|idx_q[0]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.170      ; 5.778      ;
; -4.526 ; camera_interface:m0|debounce_explicit:m5|timer_reg[12] ; camera_interface:m0|i2c_top:m0|idx_q[2]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.170      ; 5.778      ;
; -4.526 ; camera_interface:m0|debounce_explicit:m5|timer_reg[12] ; camera_interface:m0|i2c_top:m0|idx_q[3]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.170      ; 5.778      ;
; -4.524 ; camera_interface:m0|debounce_explicit:m6|timer_reg[9]  ; camera_interface:m0|i2c_top:m0|wr_data_q[7]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.166      ; 5.772      ;
; -4.523 ; camera_interface:m0|debounce_explicit:m5|timer_reg[7]  ; camera_interface:m0|data_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.155      ; 5.760      ;
; -4.523 ; camera_interface:m0|debounce_explicit:m5|timer_reg[7]  ; camera_interface:m0|addr_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.155      ; 5.760      ;
; -4.521 ; camera_interface:m0|debounce_explicit:m6|timer_reg[9]  ; camera_interface:m0|i2c_top:m0|wr_data_q[2]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.166      ; 5.769      ;
; -4.514 ; camera_interface:m0|debounce_explicit:m4|timer_reg[10] ; camera_interface:m0|data_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.181      ; 5.777      ;
; -4.514 ; camera_interface:m0|debounce_explicit:m4|timer_reg[10] ; camera_interface:m0|addr_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.181      ; 5.777      ;
; -4.510 ; camera_interface:m0|debounce_explicit:m6|timer_reg[7]  ; camera_interface:m0|sccb_state_q.wait_init    ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.175      ; 5.767      ;
; -4.506 ; camera_interface:m0|debounce_explicit:m5|timer_reg[0]  ; camera_interface:m0|i2c_top:m0|wr_data_q[7]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.145      ; 5.733      ;
; -4.503 ; camera_interface:m0|debounce_explicit:m5|timer_reg[0]  ; camera_interface:m0|i2c_top:m0|wr_data_q[2]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.145      ; 5.730      ;
; -4.503 ; camera_interface:m0|debounce_explicit:m6|timer_reg[7]  ; camera_interface:m0|i2c_top:m0|wr_data_q[7]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.166      ; 5.751      ;
; -4.500 ; camera_interface:m0|debounce_explicit:m6|timer_reg[7]  ; camera_interface:m0|i2c_top:m0|wr_data_q[2]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.166      ; 5.748      ;
; -4.496 ; camera_interface:m0|debounce_explicit:m6|timer_reg[9]  ; camera_interface:m0|i2c_top:m0|idx_q[1]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.166      ; 5.744      ;
; -4.496 ; camera_interface:m0|debounce_explicit:m6|timer_reg[9]  ; camera_interface:m0|i2c_top:m0|idx_q[0]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.166      ; 5.744      ;
; -4.496 ; camera_interface:m0|debounce_explicit:m6|timer_reg[9]  ; camera_interface:m0|i2c_top:m0|idx_q[2]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.166      ; 5.744      ;
; -4.496 ; camera_interface:m0|debounce_explicit:m6|timer_reg[9]  ; camera_interface:m0|i2c_top:m0|idx_q[3]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.166      ; 5.744      ;
; -4.496 ; camera_interface:m0|debounce_explicit:m6|timer_reg[8]  ; camera_interface:m0|sccb_state_q.sccb_address ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.177      ; 5.755      ;
; -4.493 ; camera_interface:m0|debounce_explicit:m5|timer_reg[7]  ; camera_interface:m0|i2c_top:m0|idx_q[1]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.145      ; 5.720      ;
; -4.493 ; camera_interface:m0|debounce_explicit:m5|timer_reg[7]  ; camera_interface:m0|i2c_top:m0|idx_q[0]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.145      ; 5.720      ;
; -4.493 ; camera_interface:m0|debounce_explicit:m5|timer_reg[7]  ; camera_interface:m0|i2c_top:m0|idx_q[2]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.145      ; 5.720      ;
; -4.493 ; camera_interface:m0|debounce_explicit:m5|timer_reg[7]  ; camera_interface:m0|i2c_top:m0|idx_q[3]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.145      ; 5.720      ;
; -4.493 ; camera_interface:m0|debounce_explicit:m5|timer_reg[3]  ; camera_interface:m0|i2c_top:m0|wr_data_q[7]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.145      ; 5.720      ;
; -4.490 ; camera_interface:m0|debounce_explicit:m5|timer_reg[3]  ; camera_interface:m0|i2c_top:m0|wr_data_q[2]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.145      ; 5.717      ;
; -4.486 ; camera_interface:m0|debounce_explicit:m5|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|wr_data_q[8]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.145      ; 5.713      ;
; -4.486 ; camera_interface:m0|debounce_explicit:m5|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|wr_data_q[6]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.145      ; 5.713      ;
; -4.486 ; camera_interface:m0|debounce_explicit:m5|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|wr_data_q[4]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.145      ; 5.713      ;
; -4.486 ; camera_interface:m0|debounce_explicit:m5|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|wr_data_q[5]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.145      ; 5.713      ;
; -4.486 ; camera_interface:m0|debounce_explicit:m5|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|wr_data_q[3]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.145      ; 5.713      ;
; -4.483 ; camera_interface:m0|debounce_explicit:m4|timer_reg[9]  ; camera_interface:m0|data_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.168      ; 5.733      ;
; -4.483 ; camera_interface:m0|debounce_explicit:m4|timer_reg[9]  ; camera_interface:m0|addr_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.168      ; 5.733      ;
; -4.482 ; camera_interface:m0|debounce_explicit:m6|timer_reg[10] ; camera_interface:m0|data_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.166      ; 5.730      ;
; -4.482 ; camera_interface:m0|debounce_explicit:m6|timer_reg[10] ; camera_interface:m0|addr_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.166      ; 5.730      ;
+--------+--------------------------------------------------------+-----------------------------------------------+------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'm3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                             ;
+--------+------------------------------------------------+--------------------------------------------------+---------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                          ; Launch Clock                                      ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+--------------------------------------------------+---------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -4.331 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[0] ; camera_interface:m0|asyn_fifo:m2|data_count_r[8] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.135     ; 4.258      ;
; -4.146 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[1] ; camera_interface:m0|asyn_fifo:m2|data_count_r[8] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.135     ; 4.073      ;
; -4.142 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[0] ; camera_interface:m0|asyn_fifo:m2|data_count_r[5] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.135     ; 4.069      ;
; -4.084 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[4]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[8] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.135     ; 4.011      ;
; -4.043 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[0] ; camera_interface:m0|asyn_fifo:m2|data_count_r[9] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.135     ; 3.970      ;
; -4.022 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[0]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[8] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.135     ; 3.949      ;
; -3.990 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[4]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[5] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.135     ; 3.917      ;
; -3.978 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[3]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[8] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.134     ; 3.906      ;
; -3.966 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[3] ; camera_interface:m0|asyn_fifo:m2|data_count_r[8] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.135     ; 3.893      ;
; -3.957 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[1]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[8] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.134     ; 3.885      ;
; -3.928 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[0]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[5] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.135     ; 3.855      ;
; -3.891 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[4]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[9] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.135     ; 3.818      ;
; -3.881 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[2]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[8] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.135     ; 3.808      ;
; -3.838 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[5]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[8] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.134     ; 3.766      ;
; -3.830 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[5] ; camera_interface:m0|asyn_fifo:m2|data_count_r[8] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.135     ; 3.757      ;
; -3.829 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[0]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[9] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.135     ; 3.756      ;
; -3.787 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[2]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[5] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.135     ; 3.714      ;
; -3.780 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[1] ; camera_interface:m0|asyn_fifo:m2|data_count_r[5] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.135     ; 3.707      ;
; -3.764 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[2] ; camera_interface:m0|asyn_fifo:m2|data_count_r[6] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.134     ; 3.692      ;
; -3.764 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[2] ; camera_interface:m0|asyn_fifo:m2|data_count_r[5] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.134     ; 3.692      ;
; -3.764 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[2] ; camera_interface:m0|asyn_fifo:m2|data_count_r[4] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.134     ; 3.692      ;
; -3.764 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[2] ; camera_interface:m0|asyn_fifo:m2|data_count_r[7] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.134     ; 3.692      ;
; -3.764 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[2] ; camera_interface:m0|asyn_fifo:m2|data_count_r[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.134     ; 3.692      ;
; -3.764 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[2] ; camera_interface:m0|asyn_fifo:m2|data_count_r[1] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.134     ; 3.692      ;
; -3.764 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[2] ; camera_interface:m0|asyn_fifo:m2|data_count_r[3] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.134     ; 3.692      ;
; -3.764 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[2] ; camera_interface:m0|asyn_fifo:m2|data_count_r[2] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.134     ; 3.692      ;
; -3.764 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[2] ; camera_interface:m0|asyn_fifo:m2|data_count_r[8] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.134     ; 3.692      ;
; -3.764 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[2] ; camera_interface:m0|asyn_fifo:m2|data_count_r[9] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.134     ; 3.692      ;
; -3.759 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[6] ; camera_interface:m0|asyn_fifo:m2|data_count_r[8] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.135     ; 3.686      ;
; -3.744 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[5] ; camera_interface:m0|asyn_fifo:m2|data_count_r[6] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.135     ; 3.671      ;
; -3.744 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[5] ; camera_interface:m0|asyn_fifo:m2|data_count_r[5] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.135     ; 3.671      ;
; -3.744 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[5] ; camera_interface:m0|asyn_fifo:m2|data_count_r[4] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.135     ; 3.671      ;
; -3.744 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[5] ; camera_interface:m0|asyn_fifo:m2|data_count_r[7] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.135     ; 3.671      ;
; -3.744 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[5] ; camera_interface:m0|asyn_fifo:m2|data_count_r[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.135     ; 3.671      ;
; -3.744 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[5] ; camera_interface:m0|asyn_fifo:m2|data_count_r[1] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.135     ; 3.671      ;
; -3.744 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[5] ; camera_interface:m0|asyn_fifo:m2|data_count_r[3] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.135     ; 3.671      ;
; -3.744 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[5] ; camera_interface:m0|asyn_fifo:m2|data_count_r[2] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.135     ; 3.671      ;
; -3.744 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[5] ; camera_interface:m0|asyn_fifo:m2|data_count_r[9] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.135     ; 3.671      ;
; -3.730 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[7] ; camera_interface:m0|asyn_fifo:m2|data_count_r[8] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.135     ; 3.657      ;
; -3.724 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[6]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[8] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.135     ; 3.651      ;
; -3.688 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[2]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[9] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.135     ; 3.615      ;
; -3.681 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[1] ; camera_interface:m0|asyn_fifo:m2|data_count_r[9] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.135     ; 3.608      ;
; -3.656 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[3]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[5] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.134     ; 3.584      ;
; -3.650 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[0] ; camera_interface:m0|asyn_fifo:m2|data_count_r[7] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.135     ; 3.577      ;
; -3.629 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[4] ; camera_interface:m0|asyn_fifo:m2|data_count_r[8] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.134     ; 3.557      ;
; -3.628 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[2]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[6] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.135     ; 3.555      ;
; -3.628 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[2]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[4] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.135     ; 3.555      ;
; -3.628 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[2]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[7] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.135     ; 3.555      ;
; -3.628 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[2]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.135     ; 3.555      ;
; -3.628 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[2]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[1] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.135     ; 3.555      ;
; -3.628 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[2]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[3] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.135     ; 3.555      ;
; -3.628 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[2]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[2] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.135     ; 3.555      ;
; -3.600 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[3] ; camera_interface:m0|asyn_fifo:m2|data_count_r[5] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.135     ; 3.527      ;
; -3.591 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[1]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[5] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.134     ; 3.519      ;
; -3.578 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[1]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[6] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.134     ; 3.506      ;
; -3.578 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[1]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[4] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.134     ; 3.506      ;
; -3.578 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[1]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[7] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.134     ; 3.506      ;
; -3.578 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[1]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.134     ; 3.506      ;
; -3.578 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[1]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[1] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.134     ; 3.506      ;
; -3.578 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[1]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[3] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.134     ; 3.506      ;
; -3.578 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[1]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[2] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.134     ; 3.506      ;
; -3.578 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[1]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[9] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.134     ; 3.506      ;
; -3.577 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[7]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[8] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.134     ; 3.505      ;
; -3.557 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[3]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[9] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.134     ; 3.485      ;
; -3.555 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[0] ; camera_interface:m0|asyn_fifo:m2|data_count_r[6] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.135     ; 3.482      ;
; -3.546 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[5]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[6] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.134     ; 3.474      ;
; -3.546 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[5]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[5] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.134     ; 3.474      ;
; -3.546 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[5]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[4] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.134     ; 3.474      ;
; -3.546 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[5]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[7] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.134     ; 3.474      ;
; -3.546 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[5]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.134     ; 3.474      ;
; -3.546 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[5]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[1] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.134     ; 3.474      ;
; -3.546 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[5]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[3] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.134     ; 3.474      ;
; -3.546 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[5]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[2] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.134     ; 3.474      ;
; -3.546 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[5]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[9] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.134     ; 3.474      ;
; -3.535 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[4] ; camera_interface:m0|asyn_fifo:m2|data_count_r[5] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.134     ; 3.463      ;
; -3.531 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[6]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[9] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.135     ; 3.458      ;
; -3.506 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[0] ; camera_interface:m0|asyn_fifo:m2|data_count_r[4] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.135     ; 3.433      ;
; -3.501 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[3] ; camera_interface:m0|asyn_fifo:m2|data_count_r[9] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.135     ; 3.428      ;
; -3.498 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[4]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[7] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.135     ; 3.425      ;
; -3.493 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[6] ; camera_interface:m0|asyn_fifo:m2|data_count_r[9] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.135     ; 3.420      ;
; -3.464 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[7]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[6] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.134     ; 3.392      ;
; -3.464 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[7]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[5] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.134     ; 3.392      ;
; -3.464 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[7]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[4] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.134     ; 3.392      ;
; -3.464 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[7]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[7] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.134     ; 3.392      ;
; -3.464 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[7]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.134     ; 3.392      ;
; -3.464 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[7]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[1] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.134     ; 3.392      ;
; -3.464 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[7]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[3] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.134     ; 3.392      ;
; -3.464 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[7]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[2] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.134     ; 3.392      ;
; -3.464 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[7]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[9] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.134     ; 3.392      ;
; -3.436 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[4] ; camera_interface:m0|asyn_fifo:m2|data_count_r[9] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.134     ; 3.364      ;
; -3.436 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[0]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[7] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.135     ; 3.363      ;
; -3.411 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[0]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[6] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.135     ; 3.338      ;
; -3.411 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[0]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[4] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.135     ; 3.338      ;
; -3.411 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[0]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.135     ; 3.338      ;
; -3.411 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[0]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[1] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.135     ; 3.338      ;
; -3.411 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[0]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[3] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.135     ; 3.338      ;
; -3.411 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[0]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[2] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.135     ; 3.338      ;
; -3.399 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[8]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[9] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.135     ; 3.326      ;
; -3.389 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[3]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[6] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.134     ; 3.317      ;
; -3.389 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[3]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[4] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -1.134     ; 3.317      ;
+--------+------------------------------------------------+--------------------------------------------------+---------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'm3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.372 ; sdram_interface:m1|sdram_controller:m0|nxt_q.load_mode_reg  ; sdram_interface:m1|sdram_controller:m0|nxt_q.load_mode_reg                                                                            ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.669      ;
; 0.372 ; sdram_interface:m1|sdram_controller:m0|nxt_q.refresh_1      ; sdram_interface:m1|sdram_controller:m0|nxt_q.refresh_1                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.669      ;
; 0.372 ; sdram_interface:m1|sdram_controller:m0|nxt_q.read_data      ; sdram_interface:m1|sdram_controller:m0|nxt_q.read_data                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.669      ;
; 0.373 ; camera_interface:m0|debounce_explicit:m3|state_reg.one      ; camera_interface:m0|debounce_explicit:m3|state_reg.one                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.669      ;
; 0.373 ; camera_interface:m0|debounce_explicit:m3|state_reg.delay0   ; camera_interface:m0|debounce_explicit:m3|state_reg.delay0                                                                             ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.669      ;
; 0.373 ; camera_interface:m0|debounce_explicit:m3|state_reg.idle     ; camera_interface:m0|debounce_explicit:m3|state_reg.idle                                                                               ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.669      ;
; 0.373 ; camera_interface:m0|debounce_explicit:m6|state_reg.one      ; camera_interface:m0|debounce_explicit:m6|state_reg.one                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.669      ;
; 0.373 ; camera_interface:m0|debounce_explicit:m6|state_reg.idle     ; camera_interface:m0|debounce_explicit:m6|state_reg.idle                                                                               ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.669      ;
; 0.385 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[15]       ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_datain_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.053      ;
; 0.386 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[5]        ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_datain_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.054      ;
; 0.387 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[7]        ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_datain_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.055      ;
; 0.389 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[14]       ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_datain_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.057      ;
; 0.390 ; sdram_interface:m1|sdram_controller:m0|s_addr_q[8]          ; sdram_interface:m1|sdram_controller:m0|s_addr_q[8]                                                                                    ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.669      ;
; 0.390 ; sdram_interface:m1|sdram_controller:m0|s_addr_q[6]          ; sdram_interface:m1|sdram_controller:m0|s_addr_q[6]                                                                                    ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.669      ;
; 0.390 ; sdram_interface:m1|sdram_controller:m0|s_addr_q[3]          ; sdram_interface:m1|sdram_controller:m0|s_addr_q[3]                                                                                    ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.669      ;
; 0.391 ; sdram_interface:m1|sdram_controller:m0|state_q.delay        ; sdram_interface:m1|sdram_controller:m0|state_q.delay                                                                                  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; sdram_interface:m1|sdram_controller:m0|state_q.write_burst  ; sdram_interface:m1|sdram_controller:m0|state_q.write_burst                                                                            ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; sdram_interface:m1|sdram_controller:m0|nxt_q.start          ; sdram_interface:m1|sdram_controller:m0|nxt_q.start                                                                                    ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; sdram_interface:m1|sdram_controller:m0|nxt_q.refresh        ; sdram_interface:m1|sdram_controller:m0|nxt_q.refresh                                                                                  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; sdram_interface:m1|sdram_controller:m0|nxt_q.idle           ; sdram_interface:m1|sdram_controller:m0|nxt_q.idle                                                                                     ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; sdram_interface:m1|sdram_controller:m0|nxt_q.refresh_2      ; sdram_interface:m1|sdram_controller:m0|nxt_q.refresh_2                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; sdram_interface:m1|sdram_controller:m0|nxt_q.precharge_init ; sdram_interface:m1|sdram_controller:m0|nxt_q.precharge_init                                                                           ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; camera_interface:m0|asyn_fifo:m2|r_ptr_q[0]                 ; camera_interface:m0|asyn_fifo:m2|r_ptr_q[0]                                                                                           ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; camera_interface:m0|asyn_fifo:m2|r_ptr_q[2]                 ; camera_interface:m0|asyn_fifo:m2|r_ptr_q[2]                                                                                           ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; camera_interface:m0|asyn_fifo:m2|r_ptr_q[10]                ; camera_interface:m0|asyn_fifo:m2|r_ptr_q[10]                                                                                          ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.392 ; sdram_interface:m1|sdram_controller:m0|s_addr_q[12]         ; sdram_interface:m1|sdram_controller:m0|s_addr_q[12]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; sdram_interface:m1|sdram_controller:m0|s_addr_q[11]         ; sdram_interface:m1|sdram_controller:m0|s_addr_q[11]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; sdram_interface:m1|sdram_controller:m0|s_addr_q[9]          ; sdram_interface:m1|sdram_controller:m0|s_addr_q[9]                                                                                    ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; sdram_interface:m1|sdram_controller:m0|s_addr_q[7]          ; sdram_interface:m1|sdram_controller:m0|s_addr_q[7]                                                                                    ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; sdram_interface:m1|sdram_controller:m0|refresh_flag_q       ; sdram_interface:m1|sdram_controller:m0|refresh_flag_q                                                                                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; sdram_interface:m1|sdram_controller:m0|rw_en_q              ; sdram_interface:m1|sdram_controller:m0|rw_en_q                                                                                        ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; sdram_interface:m1|state_q                                  ; sdram_interface:m1|state_q                                                                                                            ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; camera_interface:m0|debounce_explicit:m3|state_reg.delay1   ; camera_interface:m0|debounce_explicit:m3|state_reg.delay1                                                                             ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; camera_interface:m0|debounce_explicit:m4|state_reg.one      ; camera_interface:m0|debounce_explicit:m4|state_reg.one                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; camera_interface:m0|debounce_explicit:m4|state_reg.idle     ; camera_interface:m0|debounce_explicit:m4|state_reg.idle                                                                               ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; camera_interface:m0|debounce_explicit:m6|state_reg.delay0   ; camera_interface:m0|debounce_explicit:m6|state_reg.delay0                                                                             ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; camera_interface:m0|debounce_explicit:m6|state_reg.delay1   ; camera_interface:m0|debounce_explicit:m6|state_reg.delay1                                                                             ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; camera_interface:m0|debounce_explicit:m5|state_reg.delay1   ; camera_interface:m0|debounce_explicit:m5|state_reg.delay1                                                                             ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; camera_interface:m0|debounce_explicit:m5|state_reg.delay0   ; camera_interface:m0|debounce_explicit:m5|state_reg.delay0                                                                             ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; camera_interface:m0|debounce_explicit:m5|state_reg.idle     ; camera_interface:m0|debounce_explicit:m5|state_reg.idle                                                                               ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; camera_interface:m0|debounce_explicit:m5|state_reg.one      ; camera_interface:m0|debounce_explicit:m5|state_reg.one                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.393 ; camera_interface:m0|debounce_explicit:m4|state_reg.delay0   ; camera_interface:m0|debounce_explicit:m4|state_reg.delay0                                                                             ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; camera_interface:m0|debounce_explicit:m4|state_reg.delay1   ; camera_interface:m0|debounce_explicit:m4|state_reg.delay1                                                                             ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[4]        ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~porta_datain_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.068      ;
; 0.404 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[10]       ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~porta_datain_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.070      ;
; 0.406 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[11]       ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_datain_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.074      ;
; 0.407 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[6]        ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_datain_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.075      ;
; 0.408 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[3]        ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~porta_datain_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.074      ;
; 0.411 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[8]        ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_datain_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.079      ;
; 0.414 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[12]       ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_datain_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.082      ;
; 0.414 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[13]       ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_datain_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.082      ;
; 0.432 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[2]        ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~porta_datain_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.098      ;
; 0.434 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[1]        ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~porta_datain_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.100      ;
; 0.436 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[9]        ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~porta_datain_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.102      ;
; 0.450 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[0]        ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~porta_datain_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.116      ;
; 0.460 ; sdram_interface:m1|sdram_controller:m0|f_addr_q[1]          ; sdram_interface:m1|sdram_controller:m0|s_ba_q[1]                                                                                      ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.737      ;
; 0.461 ; sdram_interface:m1|sdram_controller:m0|f_addr_q[0]          ; sdram_interface:m1|sdram_controller:m0|s_ba_q[0]                                                                                      ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.738      ;
; 0.589 ; sdram_interface:m1|sdram_controller:m0|f_addr_q[3]          ; sdram_interface:m1|sdram_controller:m0|s_addr_q[1]                                                                                    ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.866      ;
; 0.589 ; sdram_interface:m1|sdram_controller:m0|f_addr_q[2]          ; sdram_interface:m1|sdram_controller:m0|s_addr_q[0]                                                                                    ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.866      ;
; 0.600 ; sdram_interface:m1|sdram_controller:m0|nxt_q.read           ; sdram_interface:m1|sdram_controller:m0|state_q.read                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.583      ; 1.378      ;
; 0.613 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[4]                  ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_address_reg0 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.280      ;
; 0.613 ; sdram_interface:m1|sdram_controller:m0|nxt_q.write          ; sdram_interface:m1|sdram_controller:m0|tri_q                                                                                          ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.891      ;
; 0.617 ; sdram_interface:m1|rd_addr_q[14]                            ; sdram_interface:m1|rd_addr_q[14]                                                                                                      ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.895      ;
; 0.622 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[5]                  ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_address_reg0 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.289      ;
; 0.629 ; sdram_interface:m1|sdram_controller:m0|nxt_q.refresh        ; sdram_interface:m1|sdram_controller:m0|state_q.refresh                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.583      ; 1.407      ;
; 0.635 ; sdram_interface:m1|wr_addr_q[13]                            ; sdram_interface:m1|sdram_controller:m0|f_addr_q[13]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.913      ;
; 0.635 ; sdram_interface:m1|sdram_controller:m0|nxt_q.write          ; sdram_interface:m1|sdram_controller:m0|state_q.write                                                                                  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.583      ; 1.413      ;
; 0.635 ; camera_interface:m0|asyn_fifo:m2|w_grey_sync_temp[9]        ; camera_interface:m0|asyn_fifo:m2|w_grey_sync[9]                                                                                       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.913      ;
; 0.635 ; camera_interface:m0|asyn_fifo:m2|w_grey_sync_temp[6]        ; camera_interface:m0|asyn_fifo:m2|w_grey_sync[6]                                                                                       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.913      ;
; 0.636 ; camera_interface:m0|asyn_fifo:m2|w_grey_sync_temp[10]       ; camera_interface:m0|asyn_fifo:m2|w_grey_sync[10]                                                                                      ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.914      ;
; 0.636 ; camera_interface:m0|asyn_fifo:m2|w_grey_sync_temp[7]        ; camera_interface:m0|asyn_fifo:m2|w_grey_sync[7]                                                                                       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.914      ;
; 0.638 ; camera_interface:m0|asyn_fifo:m2|w_grey_sync_temp[5]        ; camera_interface:m0|asyn_fifo:m2|w_grey_sync[5]                                                                                       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.916      ;
; 0.644 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[6]                  ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_address_reg0 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.311      ;
; 0.654 ; sdram_interface:m1|wr_addr_q[11]                            ; sdram_interface:m1|sdram_controller:m0|f_addr_q[11]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.932      ;
; 0.665 ; sdram_interface:m1|sdram_controller:m0|nxt_q.start          ; sdram_interface:m1|sdram_controller:m0|state_q.start                                                                                  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.583      ; 1.443      ;
; 0.678 ; sdram_interface:m1|sdram_controller:m0|f_addr_q[14]         ; sdram_interface:m1|sdram_controller:m0|s_addr_q[12]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.955      ;
; 0.678 ; sdram_interface:m1|sdram_controller:m0|f_addr_q[9]          ; sdram_interface:m1|sdram_controller:m0|s_addr_q[7]                                                                                    ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.955      ;
; 0.680 ; sdram_interface:m1|sdram_controller:m0|f_addr_q[13]         ; sdram_interface:m1|sdram_controller:m0|s_addr_q[11]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.957      ;
; 0.681 ; sdram_interface:m1|sdram_controller:m0|burst_index_q[5]     ; sdram_interface:m1|sdram_controller:m0|burst_index_q[5]                                                                               ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.959      ;
; 0.681 ; sdram_interface:m1|sdram_controller:m0|burst_index_q[7]     ; sdram_interface:m1|sdram_controller:m0|burst_index_q[7]                                                                               ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.959      ;
; 0.681 ; camera_interface:m0|debounce_explicit:m3|timer_reg[5]       ; camera_interface:m0|debounce_explicit:m3|timer_reg[5]                                                                                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.958      ;
; 0.681 ; camera_interface:m0|debounce_explicit:m4|timer_reg[7]       ; camera_interface:m0|debounce_explicit:m4|timer_reg[7]                                                                                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.958      ;
; 0.682 ; camera_interface:m0|debounce_explicit:m3|timer_reg[7]       ; camera_interface:m0|debounce_explicit:m3|timer_reg[7]                                                                                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.959      ;
; 0.682 ; camera_interface:m0|debounce_explicit:m4|timer_reg[5]       ; camera_interface:m0|debounce_explicit:m4|timer_reg[5]                                                                                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.959      ;
; 0.682 ; camera_interface:m0|debounce_explicit:m6|timer_reg[15]      ; camera_interface:m0|debounce_explicit:m6|timer_reg[15]                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.959      ;
; 0.683 ; sdram_interface:m1|sdram_controller:m0|burst_index_q[9]     ; sdram_interface:m1|sdram_controller:m0|burst_index_q[9]                                                                               ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.961      ;
; 0.683 ; camera_interface:m0|debounce_explicit:m4|timer_reg[15]      ; camera_interface:m0|debounce_explicit:m4|timer_reg[15]                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.959      ;
; 0.683 ; camera_interface:m0|debounce_explicit:m4|timer_reg[13]      ; camera_interface:m0|debounce_explicit:m4|timer_reg[13]                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.959      ;
; 0.683 ; camera_interface:m0|debounce_explicit:m6|timer_reg[13]      ; camera_interface:m0|debounce_explicit:m6|timer_reg[13]                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.960      ;
; 0.683 ; camera_interface:m0|debounce_explicit:m6|timer_reg[5]       ; camera_interface:m0|debounce_explicit:m6|timer_reg[5]                                                                                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.959      ;
; 0.683 ; camera_interface:m0|debounce_explicit:m5|timer_reg[13]      ; camera_interface:m0|debounce_explicit:m5|timer_reg[13]                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.959      ;
; 0.684 ; sdram_interface:m1|sdram_controller:m0|refresh_ctr_q[3]     ; sdram_interface:m1|sdram_controller:m0|refresh_ctr_q[3]                                                                               ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.961      ;
; 0.684 ; camera_interface:m0|debounce_explicit:m5|timer_reg[3]       ; camera_interface:m0|debounce_explicit:m5|timer_reg[3]                                                                                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.962      ;
; 0.685 ; sdram_interface:m1|sdram_controller:m0|refresh_ctr_q[10]    ; sdram_interface:m1|sdram_controller:m0|refresh_ctr_q[10]                                                                              ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.962      ;
; 0.685 ; sdram_interface:m1|sdram_controller:m0|burst_index_q[1]     ; sdram_interface:m1|sdram_controller:m0|burst_index_q[1]                                                                               ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.963      ;
; 0.685 ; sdram_interface:m1|sdram_controller:m0|burst_index_q[3]     ; sdram_interface:m1|sdram_controller:m0|burst_index_q[3]                                                                               ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.963      ;
; 0.685 ; camera_interface:m0|debounce_explicit:m3|timer_reg[1]       ; camera_interface:m0|debounce_explicit:m3|timer_reg[1]                                                                                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.962      ;
; 0.685 ; camera_interface:m0|debounce_explicit:m3|timer_reg[3]       ; camera_interface:m0|debounce_explicit:m3|timer_reg[3]                                                                                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.962      ;
; 0.685 ; camera_interface:m0|debounce_explicit:m4|timer_reg[3]       ; camera_interface:m0|debounce_explicit:m4|timer_reg[3]                                                                                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.962      ;
; 0.686 ; sdram_interface:m1|sdram_controller:m0|refresh_ctr_q[5]     ; sdram_interface:m1|sdram_controller:m0|refresh_ctr_q[5]                                                                               ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.963      ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'm2|m1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                      ;
+-------+-----------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.373 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[10]         ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[10]          ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.669      ;
; 0.373 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[8]          ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[8]           ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.669      ;
; 0.373 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]          ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]           ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.669      ;
; 0.373 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[6]          ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[6]           ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.669      ;
; 0.373 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[3]          ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[3]           ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.669      ;
; 0.373 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[2]          ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[2]           ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.669      ;
; 0.373 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[1]          ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[1]           ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.669      ;
; 0.373 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[4]          ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[4]           ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.669      ;
; 0.391 ; camera_interface:m0|start_delay_q                   ; camera_interface:m0|start_delay_q                    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; camera_interface:m0|i2c_top:m0|state_q.stop_1       ; camera_interface:m0|i2c_top:m0|state_q.stop_1        ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; camera_interface:m0|i2c_top:m0|state_q.packet       ; camera_interface:m0|i2c_top:m0|state_q.packet        ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.392 ; sdram_interface:m1|asyn_fifo:m2|empty               ; sdram_interface:m1|asyn_fifo:m2|empty                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; vga_interface:m2|state_q.display                    ; vga_interface:m2|state_q.display                     ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; vga_interface:m2|state_q.idle                       ; vga_interface:m2|state_q.idle                        ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; camera_interface:m0|led_q[0]                        ; camera_interface:m0|led_q[0]                         ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; camera_interface:m0|state_q.byte1                   ; camera_interface:m0|state_q.byte1                    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; camera_interface:m0|state_q.write_address           ; camera_interface:m0|state_q.write_address            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; camera_interface:m0|state_q.vsync_fedge             ; camera_interface:m0|state_q.vsync_fedge              ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; camera_interface:m0|state_q.idle                    ; camera_interface:m0|state_q.idle                     ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; camera_interface:m0|i2c_top:m0|idx_q[1]             ; camera_interface:m0|i2c_top:m0|idx_q[1]              ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; camera_interface:m0|message_index_q[0]              ; camera_interface:m0|message_index_q[0]               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; camera_interface:m0|i2c_top:m0|scl_q                ; camera_interface:m0|i2c_top:m0|scl_q                 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; camera_interface:m0|i2c_top:m0|state_q.ack_master   ; camera_interface:m0|i2c_top:m0|state_q.ack_master    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.393 ; camera_interface:m0|i2c_top:m0|state_q.stop_2       ; camera_interface:m0|i2c_top:m0|state_q.stop_2        ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; camera_interface:m0|state_q.byte2                   ; camera_interface:m0|state_q.byte2                    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.684      ;
; 0.407 ; camera_interface:m0|i2c_top:m0|idx_q[0]             ; camera_interface:m0|i2c_top:m0|idx_q[0]              ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.684      ;
; 0.456 ; vga_interface:m2|state_q.delay                      ; vga_interface:m2|state_q.idle                        ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.733      ;
; 0.468 ; camera_interface:m0|pclk_1                          ; camera_interface:m0|pclk_2                           ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.744      ;
; 0.473 ; vga_interface:m2|vga_core:m0|vctr_q[9]              ; vga_interface:m2|vga_core:m0|vblank_q                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.750      ;
; 0.476 ; vga_interface:m2|state_q.delay                      ; vga_interface:m2|state_q.display                     ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.753      ;
; 0.494 ; camera_interface:m0|i2c_top:m0|idx_q[0]             ; camera_interface:m0|i2c_top:m0|idx_q[1]              ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.771      ;
; 0.615 ; camera_interface:m0|state_q.idle                    ; camera_interface:m0|start_delay_q                    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.894      ;
; 0.625 ; vga_interface:m2|vga_core:m0|hctr_q[11]             ; vga_interface:m2|vga_core:m0|hctr_q[11]              ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.902      ;
; 0.627 ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[4] ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync[4]       ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.552      ; 1.374      ;
; 0.628 ; vga_interface:m2|vga_core:m0|vctr_q[11]             ; vga_interface:m2|vga_core:m0|vctr_q[11]              ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.905      ;
; 0.646 ; camera_interface:m0|href_1                          ; camera_interface:m0|href_2                           ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.922      ;
; 0.654 ; sdram_interface:m1|asyn_fifo:m2|empty               ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[10]          ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.563      ; 1.412      ;
; 0.666 ; camera_interface:m0|state_q.write_data              ; camera_interface:m0|state_q.digest_loop              ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.943      ;
; 0.674 ; camera_interface:m0|delay_q[3]                      ; camera_interface:m0|delay_q[3]                       ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.951      ;
; 0.675 ; camera_interface:m0|delay_q[12]                     ; camera_interface:m0|delay_q[12]                      ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.952      ;
; 0.675 ; camera_interface:m0|delay_q[19]                     ; camera_interface:m0|delay_q[19]                      ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.952      ;
; 0.676 ; camera_interface:m0|delay_q[2]                      ; camera_interface:m0|delay_q[2]                       ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.953      ;
; 0.676 ; camera_interface:m0|delay_q[10]                     ; camera_interface:m0|delay_q[10]                      ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.953      ;
; 0.676 ; camera_interface:m0|delay_q[11]                     ; camera_interface:m0|delay_q[11]                      ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.953      ;
; 0.676 ; camera_interface:m0|delay_q[13]                     ; camera_interface:m0|delay_q[13]                      ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.953      ;
; 0.677 ; camera_interface:m0|delay_q[1]                      ; camera_interface:m0|delay_q[1]                       ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.954      ;
; 0.677 ; camera_interface:m0|delay_q[5]                      ; camera_interface:m0|delay_q[5]                       ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.954      ;
; 0.677 ; camera_interface:m0|delay_q[7]                      ; camera_interface:m0|delay_q[7]                       ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.954      ;
; 0.677 ; camera_interface:m0|delay_q[8]                      ; camera_interface:m0|delay_q[8]                       ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.954      ;
; 0.677 ; camera_interface:m0|delay_q[9]                      ; camera_interface:m0|delay_q[9]                       ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.954      ;
; 0.677 ; camera_interface:m0|delay_q[15]                     ; camera_interface:m0|delay_q[15]                      ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.954      ;
; 0.677 ; camera_interface:m0|delay_q[18]                     ; camera_interface:m0|delay_q[18]                      ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.954      ;
; 0.678 ; camera_interface:m0|delay_q[17]                     ; camera_interface:m0|delay_q[17]                      ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.955      ;
; 0.678 ; camera_interface:m0|delay_q[23]                     ; camera_interface:m0|delay_q[23]                      ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.955      ;
; 0.678 ; camera_interface:m0|delay_q[24]                     ; camera_interface:m0|delay_q[24]                      ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.955      ;
; 0.678 ; camera_interface:m0|delay_q[25]                     ; camera_interface:m0|delay_q[25]                      ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.955      ;
; 0.679 ; camera_interface:m0|delay_q[14]                     ; camera_interface:m0|delay_q[14]                      ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.956      ;
; 0.679 ; camera_interface:m0|delay_q[21]                     ; camera_interface:m0|delay_q[21]                      ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.956      ;
; 0.679 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[9]          ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[8]  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 1.136      ; 2.190      ;
; 0.680 ; camera_interface:m0|delay_q[4]                      ; camera_interface:m0|delay_q[4]                       ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.957      ;
; 0.680 ; camera_interface:m0|delay_q[6]                      ; camera_interface:m0|delay_q[6]                       ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.957      ;
; 0.681 ; camera_interface:m0|delay_q[20]                     ; camera_interface:m0|delay_q[20]                      ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.958      ;
; 0.681 ; camera_interface:m0|delay_q[22]                     ; camera_interface:m0|delay_q[22]                      ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.958      ;
; 0.694 ; vga_interface:m2|vga_core:m0|hctr_q[4]              ; vga_interface:m2|vga_core:m0|hctr_q[4]               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.971      ;
; 0.695 ; vga_interface:m2|vga_core:m0|hctr_q[6]              ; vga_interface:m2|vga_core:m0|hctr_q[6]               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.972      ;
; 0.697 ; sdram_interface:m1|asyn_fifo:m2|empty               ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[2]           ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.562      ; 1.454      ;
; 0.698 ; camera_interface:m0|delay_q[16]                     ; camera_interface:m0|delay_q[16]                      ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.975      ;
; 0.698 ; camera_interface:m0|i2c_top:m0|start_q              ; camera_interface:m0|i2c_top:m0|state_q.renew_data    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.976      ;
; 0.699 ; sdram_interface:m1|asyn_fifo:m2|empty               ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[1]           ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.562      ; 1.456      ;
; 0.699 ; camera_interface:m0|delay_q[0]                      ; camera_interface:m0|delay_q[0]                       ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.976      ;
; 0.699 ; camera_interface:m0|vsync_1                         ; camera_interface:m0|vsync_2                          ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.976      ;
; 0.700 ; vga_interface:m2|vga_core:m0|hctr_q[1]              ; vga_interface:m2|vga_core:m0|hctr_q[1]               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.977      ;
; 0.700 ; camera_interface:m0|delay_q[26]                     ; camera_interface:m0|delay_q[26]                      ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.977      ;
; 0.701 ; sdram_interface:m1|asyn_fifo:m2|empty               ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[3]           ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.562      ; 1.458      ;
; 0.701 ; camera_interface:m0|contrast_q[3]                   ; camera_interface:m0|contrast_q[3]                    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.978      ;
; 0.701 ; camera_interface:m0|contrast_q[1]                   ; camera_interface:m0|contrast_q[1]                    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.978      ;
; 0.702 ; vga_interface:m2|vga_core:m0|hctr_q[3]              ; vga_interface:m2|vga_core:m0|hctr_q[3]               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.979      ;
; 0.704 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[1]          ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[0]  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 1.136      ; 2.215      ;
; 0.705 ; vga_interface:m2|vga_core:m0|vctr_q[5]              ; vga_interface:m2|vga_core:m0|vctr_q[5]               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.982      ;
; 0.705 ; camera_interface:m0|contrast_q[7]                   ; camera_interface:m0|contrast_q[7]                    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.982      ;
; 0.707 ; vga_interface:m2|vga_core:m0|hctr_q[2]              ; vga_interface:m2|vga_core:m0|hctr_q[2]               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.984      ;
; 0.712 ; camera_interface:m0|message_index_q[7]              ; camera_interface:m0|message_index_q[7]               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.989      ;
; 0.716 ; camera_interface:m0|message_index_q[6]              ; camera_interface:m0|message_index_q[6]               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.993      ;
; 0.717 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[10]         ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[10] ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 1.136      ; 2.228      ;
; 0.721 ; camera_interface:m0|i2c_top:m0|counter_q[0]         ; camera_interface:m0|i2c_top:m0|counter_q[0]          ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.998      ;
; 0.723 ; camera_interface:m0|message_index_q[2]              ; camera_interface:m0|message_index_q[2]               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.000      ;
; 0.724 ; vga_interface:m2|vga_core:m0|hctr_q[0]              ; vga_interface:m2|vga_core:m0|hctr_q[0]               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.001      ;
; 0.728 ; camera_interface:m0|message_index_q[5]              ; camera_interface:m0|message_index_q[5]               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.005      ;
; 0.732 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[7]          ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[7]  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 1.136      ; 2.243      ;
; 0.750 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[3]          ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[2]  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 1.136      ; 2.261      ;
; 0.751 ; camera_interface:m0|state_q.fifo_write              ; camera_interface:m0|state_q.byte1                    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.028      ;
; 0.751 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[3]          ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[3]  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 1.136      ; 2.262      ;
; 0.756 ; camera_interface:m0|message_index_q[3]              ; camera_interface:m0|message_index_q[3]               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.033      ;
; 0.757 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[4]          ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[3]  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 1.136      ; 2.268      ;
; 0.759 ; camera_interface:m0|state_q.fifo_write              ; camera_interface:m0|state_q.write_address            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.036      ;
; 0.768 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[6]          ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[6]  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 1.136      ; 2.279      ;
; 0.770 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[2]          ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[2]  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 1.136      ; 2.281      ;
; 0.771 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[2]          ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[1]  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 1.136      ; 2.282      ;
; 0.773 ; camera_interface:m0|message_index_q[1]              ; camera_interface:m0|message_index_q[1]               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.050      ;
; 0.776 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[0]          ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[0]  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 1.136      ; 2.287      ;
+-------+-----------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 32
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 5.151 ns




+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; m3|altpll_component|auto_generated|pll1|clk[0]    ; -1.596 ; -24.275       ;
; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; -1.521 ; -66.564       ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.039 ; 0.000         ;
; m3|altpll_component|auto_generated|pll1|clk[0]    ; 0.137 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; m3|altpll_component|auto_generated|pll1|clk[0]    ; 2.781  ; 0.000         ;
; clk                                               ; 9.572  ; 0.000         ;
; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 19.761 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'm3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                             ;
+--------+------------------------------------------------+--------------------------------------------------+---------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                          ; Launch Clock                                      ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+--------------------------------------------------+---------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -1.596 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[0] ; camera_interface:m0|asyn_fifo:m2|data_count_r[8] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.954      ;
; -1.504 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[0] ; camera_interface:m0|asyn_fifo:m2|data_count_r[5] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.862      ;
; -1.490 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[0] ; camera_interface:m0|asyn_fifo:m2|data_count_r[9] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.848      ;
; -1.441 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[0]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[8] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.799      ;
; -1.427 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[4]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[8] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.785      ;
; -1.424 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[5] ; camera_interface:m0|asyn_fifo:m2|data_count_r[6] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.782      ;
; -1.424 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[5] ; camera_interface:m0|asyn_fifo:m2|data_count_r[5] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.782      ;
; -1.424 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[5] ; camera_interface:m0|asyn_fifo:m2|data_count_r[4] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.782      ;
; -1.424 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[5] ; camera_interface:m0|asyn_fifo:m2|data_count_r[7] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.782      ;
; -1.424 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[5] ; camera_interface:m0|asyn_fifo:m2|data_count_r[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.782      ;
; -1.424 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[5] ; camera_interface:m0|asyn_fifo:m2|data_count_r[1] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.782      ;
; -1.424 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[5] ; camera_interface:m0|asyn_fifo:m2|data_count_r[3] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.782      ;
; -1.424 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[5] ; camera_interface:m0|asyn_fifo:m2|data_count_r[2] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.782      ;
; -1.424 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[5] ; camera_interface:m0|asyn_fifo:m2|data_count_r[8] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.782      ;
; -1.424 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[5] ; camera_interface:m0|asyn_fifo:m2|data_count_r[9] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.782      ;
; -1.417 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[3]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[8] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.688     ; 1.776      ;
; -1.413 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[1] ; camera_interface:m0|asyn_fifo:m2|data_count_r[8] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.771      ;
; -1.402 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[1]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[8] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.688     ; 1.761      ;
; -1.357 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[2]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[8] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.715      ;
; -1.338 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[5]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[8] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.688     ; 1.697      ;
; -1.338 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[2] ; camera_interface:m0|asyn_fifo:m2|data_count_r[6] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.688     ; 1.697      ;
; -1.338 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[2] ; camera_interface:m0|asyn_fifo:m2|data_count_r[5] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.688     ; 1.697      ;
; -1.338 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[2] ; camera_interface:m0|asyn_fifo:m2|data_count_r[4] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.688     ; 1.697      ;
; -1.338 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[2] ; camera_interface:m0|asyn_fifo:m2|data_count_r[7] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.688     ; 1.697      ;
; -1.338 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[2] ; camera_interface:m0|asyn_fifo:m2|data_count_r[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.688     ; 1.697      ;
; -1.338 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[2] ; camera_interface:m0|asyn_fifo:m2|data_count_r[1] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.688     ; 1.697      ;
; -1.338 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[2] ; camera_interface:m0|asyn_fifo:m2|data_count_r[3] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.688     ; 1.697      ;
; -1.338 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[2] ; camera_interface:m0|asyn_fifo:m2|data_count_r[2] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.688     ; 1.697      ;
; -1.338 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[2] ; camera_interface:m0|asyn_fifo:m2|data_count_r[8] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.688     ; 1.697      ;
; -1.338 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[2] ; camera_interface:m0|asyn_fifo:m2|data_count_r[9] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.688     ; 1.697      ;
; -1.330 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[3] ; camera_interface:m0|asyn_fifo:m2|data_count_r[8] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.688      ;
; -1.320 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[2]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[6] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.678      ;
; -1.320 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[2]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[5] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.678      ;
; -1.320 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[2]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[4] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.678      ;
; -1.320 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[2]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[7] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.678      ;
; -1.320 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[2]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.678      ;
; -1.320 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[2]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[1] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.678      ;
; -1.320 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[2]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[3] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.678      ;
; -1.320 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[2]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[2] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.678      ;
; -1.320 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[2]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[9] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.678      ;
; -1.313 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[0] ; camera_interface:m0|asyn_fifo:m2|data_count_r[7] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.671      ;
; -1.313 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[0]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[5] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.671      ;
; -1.300 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[6] ; camera_interface:m0|asyn_fifo:m2|data_count_r[8] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.658      ;
; -1.299 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[0]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[9] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.657      ;
; -1.292 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[1] ; camera_interface:m0|asyn_fifo:m2|data_count_r[5] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.650      ;
; -1.291 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[4]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[5] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.649      ;
; -1.278 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[1] ; camera_interface:m0|asyn_fifo:m2|data_count_r[9] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.636      ;
; -1.277 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[4]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[9] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.635      ;
; -1.267 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[4] ; camera_interface:m0|asyn_fifo:m2|data_count_r[8] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.688     ; 1.626      ;
; -1.265 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[3]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[5] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.688     ; 1.624      ;
; -1.261 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[6]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[8] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.619      ;
; -1.251 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[3]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[9] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.688     ; 1.610      ;
; -1.250 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[1]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[5] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.688     ; 1.609      ;
; -1.246 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[0] ; camera_interface:m0|asyn_fifo:m2|data_count_r[6] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.604      ;
; -1.243 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[1]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[6] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.688     ; 1.602      ;
; -1.243 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[1]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[4] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.688     ; 1.602      ;
; -1.243 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[1]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[7] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.688     ; 1.602      ;
; -1.243 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[1]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.688     ; 1.602      ;
; -1.243 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[1]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[1] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.688     ; 1.602      ;
; -1.243 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[1]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[3] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.688     ; 1.602      ;
; -1.243 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[1]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[2] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.688     ; 1.602      ;
; -1.243 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[1]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[9] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.688     ; 1.602      ;
; -1.228 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[1] ; camera_interface:m0|asyn_fifo:m2|data_count_r[6] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.586      ;
; -1.228 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[1] ; camera_interface:m0|asyn_fifo:m2|data_count_r[4] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.586      ;
; -1.228 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[1] ; camera_interface:m0|asyn_fifo:m2|data_count_r[7] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.586      ;
; -1.228 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[1] ; camera_interface:m0|asyn_fifo:m2|data_count_r[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.586      ;
; -1.228 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[1] ; camera_interface:m0|asyn_fifo:m2|data_count_r[1] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.586      ;
; -1.228 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[1] ; camera_interface:m0|asyn_fifo:m2|data_count_r[3] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.586      ;
; -1.228 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[1] ; camera_interface:m0|asyn_fifo:m2|data_count_r[2] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.586      ;
; -1.225 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[0] ; camera_interface:m0|asyn_fifo:m2|data_count_r[4] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.583      ;
; -1.210 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[3] ; camera_interface:m0|asyn_fifo:m2|data_count_r[5] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.568      ;
; -1.200 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[7] ; camera_interface:m0|asyn_fifo:m2|data_count_r[8] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.558      ;
; -1.199 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[5]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[6] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.688     ; 1.558      ;
; -1.199 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[5]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[5] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.688     ; 1.558      ;
; -1.199 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[5]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[4] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.688     ; 1.558      ;
; -1.199 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[5]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[7] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.688     ; 1.558      ;
; -1.199 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[5]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.688     ; 1.558      ;
; -1.199 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[5]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[1] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.688     ; 1.558      ;
; -1.199 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[5]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[3] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.688     ; 1.558      ;
; -1.199 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[5]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[2] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.688     ; 1.558      ;
; -1.199 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[5]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[9] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.688     ; 1.558      ;
; -1.198 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[0]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[6] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.556      ;
; -1.198 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[0]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[4] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.556      ;
; -1.198 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[0]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[7] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.556      ;
; -1.198 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[0]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.556      ;
; -1.198 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[0]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[1] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.556      ;
; -1.198 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[0]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[3] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.556      ;
; -1.198 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[0]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[2] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.556      ;
; -1.196 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[3] ; camera_interface:m0|asyn_fifo:m2|data_count_r[9] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.554      ;
; -1.195 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[7]    ; camera_interface:m0|asyn_fifo:m2|data_count_r[8] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.688     ; 1.554      ;
; -1.194 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[6] ; camera_interface:m0|asyn_fifo:m2|data_count_r[9] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.552      ;
; -1.191 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[0] ; camera_interface:m0|asyn_fifo:m2|data_count_r[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.549      ;
; -1.191 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[0] ; camera_interface:m0|asyn_fifo:m2|data_count_r[1] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.549      ;
; -1.191 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[0] ; camera_interface:m0|asyn_fifo:m2|data_count_r[3] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.549      ;
; -1.191 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[0] ; camera_interface:m0|asyn_fifo:m2|data_count_r[2] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.549      ;
; -1.175 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[4] ; camera_interface:m0|asyn_fifo:m2|data_count_r[5] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.688     ; 1.534      ;
; -1.161 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[4] ; camera_interface:m0|asyn_fifo:m2|data_count_r[9] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.688     ; 1.520      ;
; -1.160 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[3] ; camera_interface:m0|asyn_fifo:m2|data_count_r[6] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.518      ;
; -1.160 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[3] ; camera_interface:m0|asyn_fifo:m2|data_count_r[4] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.518      ;
; -1.160 ; camera_interface:m0|asyn_fifo:m2|r_ptr_sync[3] ; camera_interface:m0|asyn_fifo:m2|data_count_r[7] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; -0.689     ; 1.518      ;
+--------+------------------------------------------------+--------------------------------------------------+---------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'm2|m1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                               ;
+--------+--------------------------------------------------------+-----------------------------------------------+------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                       ; Launch Clock                                   ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+-----------------------------------------------+------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.521 ; camera_interface:m0|debounce_explicit:m6|timer_reg[5]  ; camera_interface:m0|data_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.158      ; 2.746      ;
; -1.521 ; camera_interface:m0|debounce_explicit:m6|timer_reg[5]  ; camera_interface:m0|addr_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.158      ; 2.746      ;
; -1.517 ; camera_interface:m0|debounce_explicit:m6|timer_reg[4]  ; camera_interface:m0|data_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.158      ; 2.742      ;
; -1.517 ; camera_interface:m0|debounce_explicit:m6|timer_reg[4]  ; camera_interface:m0|addr_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.158      ; 2.742      ;
; -1.516 ; camera_interface:m0|debounce_explicit:m5|timer_reg[5]  ; camera_interface:m0|data_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.148      ; 2.731      ;
; -1.516 ; camera_interface:m0|debounce_explicit:m5|timer_reg[5]  ; camera_interface:m0|addr_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.148      ; 2.731      ;
; -1.513 ; camera_interface:m0|debounce_explicit:m5|timer_reg[4]  ; camera_interface:m0|data_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.148      ; 2.728      ;
; -1.513 ; camera_interface:m0|debounce_explicit:m5|timer_reg[4]  ; camera_interface:m0|addr_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.148      ; 2.728      ;
; -1.479 ; camera_interface:m0|debounce_explicit:m5|timer_reg[12] ; camera_interface:m0|data_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.162      ; 2.708      ;
; -1.479 ; camera_interface:m0|debounce_explicit:m5|timer_reg[12] ; camera_interface:m0|addr_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.162      ; 2.708      ;
; -1.477 ; camera_interface:m0|debounce_explicit:m5|timer_reg[13] ; camera_interface:m0|data_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.162      ; 2.706      ;
; -1.477 ; camera_interface:m0|debounce_explicit:m5|timer_reg[13] ; camera_interface:m0|addr_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.162      ; 2.706      ;
; -1.469 ; camera_interface:m0|debounce_explicit:m4|timer_reg[10] ; camera_interface:m0|data_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.165      ; 2.701      ;
; -1.469 ; camera_interface:m0|debounce_explicit:m4|timer_reg[10] ; camera_interface:m0|addr_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.165      ; 2.701      ;
; -1.463 ; camera_interface:m0|debounce_explicit:m4|timer_reg[9]  ; camera_interface:m0|data_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.157      ; 2.687      ;
; -1.463 ; camera_interface:m0|debounce_explicit:m4|timer_reg[9]  ; camera_interface:m0|addr_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.157      ; 2.687      ;
; -1.462 ; camera_interface:m0|debounce_explicit:m6|timer_reg[7]  ; camera_interface:m0|data_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.158      ; 2.687      ;
; -1.462 ; camera_interface:m0|debounce_explicit:m6|timer_reg[7]  ; camera_interface:m0|addr_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.158      ; 2.687      ;
; -1.456 ; camera_interface:m0|debounce_explicit:m6|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|idx_q[1]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.153      ; 2.676      ;
; -1.456 ; camera_interface:m0|debounce_explicit:m6|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|idx_q[0]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.153      ; 2.676      ;
; -1.456 ; camera_interface:m0|debounce_explicit:m6|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|idx_q[2]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.153      ; 2.676      ;
; -1.456 ; camera_interface:m0|debounce_explicit:m6|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|idx_q[3]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.153      ; 2.676      ;
; -1.452 ; camera_interface:m0|debounce_explicit:m5|timer_reg[7]  ; camera_interface:m0|data_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.148      ; 2.667      ;
; -1.452 ; camera_interface:m0|debounce_explicit:m5|timer_reg[7]  ; camera_interface:m0|addr_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.148      ; 2.667      ;
; -1.452 ; camera_interface:m0|debounce_explicit:m6|timer_reg[4]  ; camera_interface:m0|i2c_top:m0|idx_q[1]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.153      ; 2.672      ;
; -1.452 ; camera_interface:m0|debounce_explicit:m6|timer_reg[4]  ; camera_interface:m0|i2c_top:m0|idx_q[0]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.153      ; 2.672      ;
; -1.452 ; camera_interface:m0|debounce_explicit:m6|timer_reg[4]  ; camera_interface:m0|i2c_top:m0|idx_q[2]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.153      ; 2.672      ;
; -1.452 ; camera_interface:m0|debounce_explicit:m6|timer_reg[4]  ; camera_interface:m0|i2c_top:m0|idx_q[3]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.153      ; 2.672      ;
; -1.451 ; camera_interface:m0|debounce_explicit:m6|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|wr_data_q[2]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.154      ; 2.672      ;
; -1.451 ; camera_interface:m0|debounce_explicit:m5|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|idx_q[1]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.143      ; 2.661      ;
; -1.451 ; camera_interface:m0|debounce_explicit:m5|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|idx_q[0]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.143      ; 2.661      ;
; -1.451 ; camera_interface:m0|debounce_explicit:m5|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|idx_q[2]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.143      ; 2.661      ;
; -1.451 ; camera_interface:m0|debounce_explicit:m5|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|idx_q[3]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.143      ; 2.661      ;
; -1.450 ; camera_interface:m0|debounce_explicit:m6|timer_reg[9]  ; camera_interface:m0|data_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.158      ; 2.675      ;
; -1.450 ; camera_interface:m0|debounce_explicit:m6|timer_reg[9]  ; camera_interface:m0|addr_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.158      ; 2.675      ;
; -1.448 ; camera_interface:m0|debounce_explicit:m5|timer_reg[4]  ; camera_interface:m0|i2c_top:m0|idx_q[1]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.143      ; 2.658      ;
; -1.448 ; camera_interface:m0|debounce_explicit:m5|timer_reg[4]  ; camera_interface:m0|i2c_top:m0|idx_q[0]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.143      ; 2.658      ;
; -1.448 ; camera_interface:m0|debounce_explicit:m5|timer_reg[4]  ; camera_interface:m0|i2c_top:m0|idx_q[2]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.143      ; 2.658      ;
; -1.448 ; camera_interface:m0|debounce_explicit:m5|timer_reg[4]  ; camera_interface:m0|i2c_top:m0|idx_q[3]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.143      ; 2.658      ;
; -1.447 ; camera_interface:m0|debounce_explicit:m6|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|wr_data_q[7]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.154      ; 2.668      ;
; -1.447 ; camera_interface:m0|debounce_explicit:m6|timer_reg[4]  ; camera_interface:m0|i2c_top:m0|wr_data_q[2]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.154      ; 2.668      ;
; -1.446 ; camera_interface:m0|debounce_explicit:m5|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|wr_data_q[2]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.144      ; 2.657      ;
; -1.444 ; camera_interface:m0|debounce_explicit:m4|timer_reg[10] ; camera_interface:m0|contrast_q[6]             ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.163      ; 2.674      ;
; -1.444 ; camera_interface:m0|debounce_explicit:m6|timer_reg[8]  ; camera_interface:m0|data_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.158      ; 2.669      ;
; -1.444 ; camera_interface:m0|debounce_explicit:m6|timer_reg[8]  ; camera_interface:m0|addr_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.158      ; 2.669      ;
; -1.443 ; camera_interface:m0|debounce_explicit:m6|timer_reg[4]  ; camera_interface:m0|i2c_top:m0|wr_data_q[7]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.154      ; 2.664      ;
; -1.443 ; camera_interface:m0|debounce_explicit:m5|timer_reg[4]  ; camera_interface:m0|i2c_top:m0|wr_data_q[2]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.144      ; 2.654      ;
; -1.442 ; camera_interface:m0|debounce_explicit:m6|timer_reg[5]  ; camera_interface:m0|sccb_state_q.sccb_address ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.159      ; 2.668      ;
; -1.442 ; camera_interface:m0|debounce_explicit:m6|timer_reg[0]  ; camera_interface:m0|data_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.158      ; 2.667      ;
; -1.442 ; camera_interface:m0|debounce_explicit:m6|timer_reg[0]  ; camera_interface:m0|addr_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.158      ; 2.667      ;
; -1.442 ; camera_interface:m0|debounce_explicit:m5|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|wr_data_q[7]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.144      ; 2.653      ;
; -1.441 ; camera_interface:m0|debounce_explicit:m6|timer_reg[3]  ; camera_interface:m0|data_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.158      ; 2.666      ;
; -1.441 ; camera_interface:m0|debounce_explicit:m6|timer_reg[3]  ; camera_interface:m0|addr_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.158      ; 2.666      ;
; -1.439 ; camera_interface:m0|debounce_explicit:m5|timer_reg[4]  ; camera_interface:m0|i2c_top:m0|wr_data_q[7]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.144      ; 2.650      ;
; -1.438 ; camera_interface:m0|debounce_explicit:m4|timer_reg[9]  ; camera_interface:m0|contrast_q[6]             ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.155      ; 2.660      ;
; -1.438 ; camera_interface:m0|debounce_explicit:m6|timer_reg[4]  ; camera_interface:m0|sccb_state_q.sccb_address ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.159      ; 2.664      ;
; -1.435 ; camera_interface:m0|debounce_explicit:m6|timer_reg[5]  ; camera_interface:m0|sccb_state_q.wait_init    ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.157      ; 2.659      ;
; -1.431 ; camera_interface:m0|debounce_explicit:m6|timer_reg[4]  ; camera_interface:m0|sccb_state_q.wait_init    ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.157      ; 2.655      ;
; -1.427 ; camera_interface:m0|debounce_explicit:m6|timer_reg[13] ; camera_interface:m0|data_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.153      ; 2.647      ;
; -1.427 ; camera_interface:m0|debounce_explicit:m6|timer_reg[13] ; camera_interface:m0|addr_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.153      ; 2.647      ;
; -1.425 ; camera_interface:m0|debounce_explicit:m6|timer_reg[10] ; camera_interface:m0|data_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.153      ; 2.645      ;
; -1.425 ; camera_interface:m0|debounce_explicit:m6|timer_reg[10] ; camera_interface:m0|addr_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.153      ; 2.645      ;
; -1.424 ; camera_interface:m0|debounce_explicit:m6|timer_reg[12] ; camera_interface:m0|data_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.153      ; 2.644      ;
; -1.424 ; camera_interface:m0|debounce_explicit:m6|timer_reg[12] ; camera_interface:m0|addr_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.153      ; 2.644      ;
; -1.417 ; camera_interface:m0|debounce_explicit:m5|timer_reg[0]  ; camera_interface:m0|data_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.148      ; 2.632      ;
; -1.417 ; camera_interface:m0|debounce_explicit:m5|timer_reg[0]  ; camera_interface:m0|addr_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.148      ; 2.632      ;
; -1.417 ; camera_interface:m0|debounce_explicit:m5|timer_reg[14] ; camera_interface:m0|data_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.162      ; 2.646      ;
; -1.417 ; camera_interface:m0|debounce_explicit:m5|timer_reg[14] ; camera_interface:m0|addr_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.162      ; 2.646      ;
; -1.417 ; camera_interface:m0|debounce_explicit:m4|timer_reg[11] ; camera_interface:m0|data_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.165      ; 2.649      ;
; -1.417 ; camera_interface:m0|debounce_explicit:m4|timer_reg[11] ; camera_interface:m0|addr_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.165      ; 2.649      ;
; -1.416 ; camera_interface:m0|debounce_explicit:m6|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|wr_data_q[8]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.154      ; 2.637      ;
; -1.416 ; camera_interface:m0|debounce_explicit:m6|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|wr_data_q[6]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.154      ; 2.637      ;
; -1.416 ; camera_interface:m0|debounce_explicit:m6|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|wr_data_q[4]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.154      ; 2.637      ;
; -1.416 ; camera_interface:m0|debounce_explicit:m6|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|wr_data_q[5]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.154      ; 2.637      ;
; -1.416 ; camera_interface:m0|debounce_explicit:m6|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|wr_data_q[3]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.154      ; 2.637      ;
; -1.416 ; camera_interface:m0|debounce_explicit:m5|timer_reg[3]  ; camera_interface:m0|data_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.148      ; 2.631      ;
; -1.416 ; camera_interface:m0|debounce_explicit:m5|timer_reg[3]  ; camera_interface:m0|addr_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.148      ; 2.631      ;
; -1.414 ; camera_interface:m0|debounce_explicit:m5|timer_reg[12] ; camera_interface:m0|i2c_top:m0|idx_q[1]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.157      ; 2.638      ;
; -1.414 ; camera_interface:m0|debounce_explicit:m5|timer_reg[12] ; camera_interface:m0|i2c_top:m0|idx_q[0]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.157      ; 2.638      ;
; -1.414 ; camera_interface:m0|debounce_explicit:m5|timer_reg[12] ; camera_interface:m0|i2c_top:m0|idx_q[2]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.157      ; 2.638      ;
; -1.414 ; camera_interface:m0|debounce_explicit:m5|timer_reg[12] ; camera_interface:m0|i2c_top:m0|idx_q[3]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.157      ; 2.638      ;
; -1.413 ; camera_interface:m0|debounce_explicit:m6|timer_reg[11] ; camera_interface:m0|data_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.153      ; 2.633      ;
; -1.413 ; camera_interface:m0|debounce_explicit:m6|timer_reg[11] ; camera_interface:m0|addr_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.153      ; 2.633      ;
; -1.412 ; camera_interface:m0|debounce_explicit:m6|timer_reg[4]  ; camera_interface:m0|i2c_top:m0|wr_data_q[8]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.154      ; 2.633      ;
; -1.412 ; camera_interface:m0|debounce_explicit:m6|timer_reg[4]  ; camera_interface:m0|i2c_top:m0|wr_data_q[6]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.154      ; 2.633      ;
; -1.412 ; camera_interface:m0|debounce_explicit:m6|timer_reg[4]  ; camera_interface:m0|i2c_top:m0|wr_data_q[4]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.154      ; 2.633      ;
; -1.412 ; camera_interface:m0|debounce_explicit:m6|timer_reg[4]  ; camera_interface:m0|i2c_top:m0|wr_data_q[5]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.154      ; 2.633      ;
; -1.412 ; camera_interface:m0|debounce_explicit:m6|timer_reg[4]  ; camera_interface:m0|i2c_top:m0|wr_data_q[3]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.154      ; 2.633      ;
; -1.412 ; camera_interface:m0|debounce_explicit:m5|timer_reg[13] ; camera_interface:m0|i2c_top:m0|idx_q[1]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.157      ; 2.636      ;
; -1.412 ; camera_interface:m0|debounce_explicit:m5|timer_reg[13] ; camera_interface:m0|i2c_top:m0|idx_q[0]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.157      ; 2.636      ;
; -1.412 ; camera_interface:m0|debounce_explicit:m5|timer_reg[13] ; camera_interface:m0|i2c_top:m0|idx_q[2]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.157      ; 2.636      ;
; -1.412 ; camera_interface:m0|debounce_explicit:m5|timer_reg[13] ; camera_interface:m0|i2c_top:m0|idx_q[3]       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.157      ; 2.636      ;
; -1.411 ; camera_interface:m0|debounce_explicit:m4|timer_reg[5]  ; camera_interface:m0|data_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.157      ; 2.635      ;
; -1.411 ; camera_interface:m0|debounce_explicit:m4|timer_reg[5]  ; camera_interface:m0|addr_q[1]                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.157      ; 2.635      ;
; -1.411 ; camera_interface:m0|debounce_explicit:m5|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|wr_data_q[8]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.144      ; 2.622      ;
; -1.411 ; camera_interface:m0|debounce_explicit:m5|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|wr_data_q[6]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.144      ; 2.622      ;
; -1.411 ; camera_interface:m0|debounce_explicit:m5|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|wr_data_q[4]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.144      ; 2.622      ;
; -1.411 ; camera_interface:m0|debounce_explicit:m5|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|wr_data_q[5]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.144      ; 2.622      ;
; -1.411 ; camera_interface:m0|debounce_explicit:m5|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|wr_data_q[3]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.144      ; 2.622      ;
; -1.409 ; camera_interface:m0|debounce_explicit:m5|timer_reg[12] ; camera_interface:m0|i2c_top:m0|wr_data_q[2]   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; 0.158      ; 2.634      ;
+--------+--------------------------------------------------------+-----------------------------------------------+------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'm2|m1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                          ;
+-------+--------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                               ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.039 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[9]             ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[8]   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 0.690      ; 0.993      ;
; 0.056 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[10]            ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[10]  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 0.690      ; 1.010      ;
; 0.063 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[7]             ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[7]   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 0.690      ; 1.017      ;
; 0.081 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[1]             ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[0]   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 0.690      ; 1.035      ;
; 0.102 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[0]             ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[0]   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 0.690      ; 1.056      ;
; 0.103 ; camera_interface:m0|asyn_fifo:m2|r_ptr_q[3]            ; camera_interface:m0|asyn_fifo:m2|r_grey_sync_temp[2]  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 0.696      ; 1.063      ;
; 0.113 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[4]             ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[3]   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 0.690      ; 1.067      ;
; 0.114 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[4]             ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[4]   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 0.690      ; 1.068      ;
; 0.114 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[2]             ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[2]   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 0.690      ; 1.068      ;
; 0.114 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[2]             ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[1]   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 0.690      ; 1.068      ;
; 0.117 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[3]             ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[2]   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 0.690      ; 1.071      ;
; 0.118 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[3]             ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[3]   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 0.690      ; 1.072      ;
; 0.120 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[5]             ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[4]   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 0.690      ; 1.074      ;
; 0.121 ; camera_interface:m0|asyn_fifo:m2|r_ptr_q[2]            ; camera_interface:m0|asyn_fifo:m2|r_grey_sync_temp[2]  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 0.696      ; 1.081      ;
; 0.132 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[9]             ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[9]   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 0.690      ; 1.086      ;
; 0.133 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[6]             ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[6]   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 0.691      ; 1.088      ;
; 0.137 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[7]             ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[6]   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 0.690      ; 1.091      ;
; 0.138 ; camera_interface:m0|asyn_fifo:m2|r_ptr_q[4]            ; camera_interface:m0|asyn_fifo:m2|r_grey_sync_temp[4]  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 0.694      ; 1.096      ;
; 0.153 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[1]             ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[1]   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 0.690      ; 1.107      ;
; 0.157 ; camera_interface:m0|debounce_explicit:m6|timer_reg[20] ; camera_interface:m0|addr_q[1]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 0.689      ; 1.110      ;
; 0.157 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[8]             ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[7]   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 0.691      ; 1.112      ;
; 0.163 ; camera_interface:m0|asyn_fifo:m2|r_ptr_q[8]            ; camera_interface:m0|asyn_fifo:m2|r_grey_sync_temp[7]  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 0.694      ; 1.121      ;
; 0.167 ; camera_interface:m0|debounce_explicit:m5|timer_reg[20] ; camera_interface:m0|contrast_q[2]                     ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 0.698      ; 1.129      ;
; 0.167 ; camera_interface:m0|debounce_explicit:m5|timer_reg[20] ; camera_interface:m0|contrast_q[4]                     ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 0.698      ; 1.129      ;
; 0.168 ; camera_interface:m0|debounce_explicit:m5|timer_reg[20] ; camera_interface:m0|contrast_q[1]                     ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 0.698      ; 1.130      ;
; 0.168 ; camera_interface:m0|debounce_explicit:m5|timer_reg[20] ; camera_interface:m0|contrast_q[3]                     ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 0.698      ; 1.130      ;
; 0.168 ; camera_interface:m0|debounce_explicit:m5|timer_reg[20] ; camera_interface:m0|contrast_q[5]                     ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 0.698      ; 1.130      ;
; 0.169 ; camera_interface:m0|debounce_explicit:m5|timer_reg[20] ; camera_interface:m0|contrast_q[7]                     ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 0.698      ; 1.131      ;
; 0.173 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[10]            ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[10]           ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[8]             ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[8]            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]             ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[6]             ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[6]            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[3]             ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[3]            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[2]             ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[2]            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[1]             ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[1]            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[4]             ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[4]            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; camera_interface:m0|asyn_fifo:m2|r_ptr_q[1]            ; camera_interface:m0|asyn_fifo:m2|r_grey_sync_temp[1]  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 0.696      ; 1.133      ;
; 0.174 ; camera_interface:m0|asyn_fifo:m2|r_ptr_q[4]            ; camera_interface:m0|asyn_fifo:m2|r_grey_sync_temp[3]  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 0.696      ; 1.134      ;
; 0.181 ; sdram_interface:m1|asyn_fifo:m2|empty                  ; sdram_interface:m1|asyn_fifo:m2|empty                 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; vga_interface:m2|state_q.display                       ; vga_interface:m2|state_q.display                      ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; vga_interface:m2|state_q.idle                          ; vga_interface:m2|state_q.idle                         ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; camera_interface:m0|led_q[0]                           ; camera_interface:m0|led_q[0]                          ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; camera_interface:m0|state_q.vsync_fedge                ; camera_interface:m0|state_q.vsync_fedge               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; camera_interface:m0|state_q.idle                       ; camera_interface:m0|state_q.idle                      ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; camera_interface:m0|start_delay_q                      ; camera_interface:m0|start_delay_q                     ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; camera_interface:m0|i2c_top:m0|idx_q[1]                ; camera_interface:m0|i2c_top:m0|idx_q[1]               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; camera_interface:m0|i2c_top:m0|state_q.stop_1          ; camera_interface:m0|i2c_top:m0|state_q.stop_1         ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; camera_interface:m0|message_index_q[0]                 ; camera_interface:m0|message_index_q[0]                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; camera_interface:m0|i2c_top:m0|scl_q                   ; camera_interface:m0|i2c_top:m0|scl_q                  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; camera_interface:m0|i2c_top:m0|state_q.packet          ; camera_interface:m0|i2c_top:m0|state_q.packet         ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; camera_interface:m0|i2c_top:m0|state_q.ack_master      ; camera_interface:m0|i2c_top:m0|state_q.ack_master     ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; camera_interface:m0|i2c_top:m0|state_q.stop_2          ; camera_interface:m0|i2c_top:m0|state_q.stop_2         ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; camera_interface:m0|state_q.byte1                      ; camera_interface:m0|state_q.byte1                     ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; camera_interface:m0|state_q.write_address              ; camera_interface:m0|state_q.write_address             ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; camera_interface:m0|state_q.byte2                      ; camera_interface:m0|state_q.byte2                     ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; camera_interface:m0|i2c_top:m0|idx_q[0]                ; camera_interface:m0|i2c_top:m0|idx_q[0]               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.191 ; camera_interface:m0|asyn_fifo:m2|r_ptr_q[2]            ; camera_interface:m0|asyn_fifo:m2|r_grey_sync_temp[1]  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 0.696      ; 1.151      ;
; 0.192 ; camera_interface:m0|pclk_1                             ; camera_interface:m0|pclk_2                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.195 ; camera_interface:m0|asyn_fifo:m2|r_ptr_q[6]            ; camera_interface:m0|asyn_fifo:m2|r_grey_sync_temp[5]  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 0.696      ; 1.155      ;
; 0.196 ; vga_interface:m2|state_q.delay                         ; vga_interface:m2|state_q.display                      ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.322      ;
; 0.196 ; camera_interface:m0|asyn_fifo:m2|r_ptr_q[6]            ; camera_interface:m0|asyn_fifo:m2|r_grey_sync_temp[6]  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 0.696      ; 1.156      ;
; 0.198 ; camera_interface:m0|asyn_fifo:m2|r_ptr_q[5]            ; camera_interface:m0|asyn_fifo:m2|r_grey_sync_temp[4]  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 0.696      ; 1.158      ;
; 0.203 ; vga_interface:m2|state_q.delay                         ; vga_interface:m2|state_q.idle                         ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.329      ;
; 0.203 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[8]             ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[8]   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 0.690      ; 1.157      ;
; 0.210 ; camera_interface:m0|asyn_fifo:m2|r_ptr_q[9]            ; camera_interface:m0|asyn_fifo:m2|r_grey_sync_temp[9]  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 0.695      ; 1.169      ;
; 0.210 ; camera_interface:m0|asyn_fifo:m2|r_ptr_q[9]            ; camera_interface:m0|asyn_fifo:m2|r_grey_sync_temp[8]  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 0.695      ; 1.169      ;
; 0.211 ; vga_interface:m2|vga_core:m0|vctr_q[9]                 ; vga_interface:m2|vga_core:m0|vblank_q                 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.337      ;
; 0.213 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[6]             ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[5]   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 0.690      ; 1.167      ;
; 0.216 ; camera_interface:m0|debounce_explicit:m5|timer_reg[20] ; camera_interface:m0|addr_q[1]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 0.698      ; 1.178      ;
; 0.220 ; camera_interface:m0|i2c_top:m0|idx_q[0]                ; camera_interface:m0|i2c_top:m0|idx_q[1]               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.346      ;
; 0.220 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[10]            ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[9]   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 0.690      ; 1.174      ;
; 0.228 ; camera_interface:m0|debounce_explicit:m5|timer_reg[20] ; camera_interface:m0|addr_q[0]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 0.683      ; 1.175      ;
; 0.229 ; camera_interface:m0|asyn_fifo:m2|r_ptr_q[0]            ; camera_interface:m0|asyn_fifo:m2|r_grey_sync_temp[0]  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 0.696      ; 1.189      ;
; 0.230 ; camera_interface:m0|asyn_fifo:m2|r_ptr_q[3]            ; camera_interface:m0|asyn_fifo:m2|r_grey_sync_temp[3]  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 0.695      ; 1.189      ;
; 0.238 ; camera_interface:m0|asyn_fifo:m2|r_ptr_q[8]            ; camera_interface:m0|asyn_fifo:m2|r_grey_sync_temp[8]  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 0.695      ; 1.197      ;
; 0.244 ; camera_interface:m0|debounce_explicit:m4|timer_reg[20] ; camera_interface:m0|addr_q[1]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 0.700      ; 1.208      ;
; 0.245 ; camera_interface:m0|asyn_fifo:m2|r_ptr_q[1]            ; camera_interface:m0|asyn_fifo:m2|r_grey_sync_temp[0]  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 0.696      ; 1.205      ;
; 0.251 ; camera_interface:m0|debounce_explicit:m4|timer_reg[20] ; camera_interface:m0|brightness_q[0]                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 0.686      ; 1.201      ;
; 0.256 ; camera_interface:m0|asyn_fifo:m2|r_ptr_q[5]            ; camera_interface:m0|asyn_fifo:m2|r_grey_sync_temp[5]  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 0.696      ; 1.216      ;
; 0.259 ; camera_interface:m0|asyn_fifo:m2|r_ptr_q[7]            ; camera_interface:m0|asyn_fifo:m2|r_grey_sync_temp[7]  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 0.696      ; 1.219      ;
; 0.263 ; camera_interface:m0|state_q.idle                       ; camera_interface:m0|start_delay_q                     ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.391      ;
; 0.266 ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[4]    ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync[4]        ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.593      ;
; 0.266 ; vga_interface:m2|vga_core:m0|hctr_q[11]                ; vga_interface:m2|vga_core:m0|hctr_q[11]               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.392      ;
; 0.267 ; camera_interface:m0|href_1                             ; camera_interface:m0|href_2                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.393      ;
; 0.267 ; camera_interface:m0|debounce_explicit:m4|timer_reg[20] ; camera_interface:m0|brightness_q[3]                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 0.685      ; 1.216      ;
; 0.267 ; camera_interface:m0|debounce_explicit:m4|timer_reg[20] ; camera_interface:m0|addr_q[0]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 0.685      ; 1.216      ;
; 0.268 ; camera_interface:m0|debounce_explicit:m4|timer_reg[20] ; camera_interface:m0|brightness_q[2]                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 0.685      ; 1.217      ;
; 0.268 ; camera_interface:m0|debounce_explicit:m4|timer_reg[20] ; camera_interface:m0|brightness_q[6]                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 0.685      ; 1.217      ;
; 0.269 ; vga_interface:m2|vga_core:m0|vctr_q[11]                ; vga_interface:m2|vga_core:m0|vctr_q[11]               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.395      ;
; 0.277 ; camera_interface:m0|state_q.write_data                 ; camera_interface:m0|state_q.digest_loop               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.403      ;
; 0.279 ; camera_interface:m0|asyn_fifo:m2|r_ptr_q[10]           ; camera_interface:m0|asyn_fifo:m2|r_grey_sync_temp[10] ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 0.695      ; 1.238      ;
; 0.287 ; camera_interface:m0|delay_q[3]                         ; camera_interface:m0|delay_q[3]                        ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.413      ;
; 0.287 ; camera_interface:m0|delay_q[12]                        ; camera_interface:m0|delay_q[12]                       ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.413      ;
; 0.287 ; camera_interface:m0|debounce_explicit:m6|timer_reg[20] ; camera_interface:m0|addr_q[0]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 0.674      ; 1.225      ;
; 0.288 ; camera_interface:m0|delay_q[1]                         ; camera_interface:m0|delay_q[1]                        ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.414      ;
; 0.288 ; camera_interface:m0|delay_q[2]                         ; camera_interface:m0|delay_q[2]                        ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.414      ;
; 0.288 ; camera_interface:m0|delay_q[5]                         ; camera_interface:m0|delay_q[5]                        ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.414      ;
; 0.288 ; camera_interface:m0|delay_q[8]                         ; camera_interface:m0|delay_q[8]                        ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.414      ;
; 0.288 ; camera_interface:m0|delay_q[9]                         ; camera_interface:m0|delay_q[9]                        ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.414      ;
; 0.288 ; camera_interface:m0|delay_q[10]                        ; camera_interface:m0|delay_q[10]                       ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.414      ;
+-------+--------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'm3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.137 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[4]        ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~porta_datain_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.468      ;
; 0.138 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[5]        ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_datain_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.470      ;
; 0.140 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[10]       ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~porta_datain_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.471      ;
; 0.145 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[14]       ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_datain_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.477      ;
; 0.145 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[15]       ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_datain_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.477      ;
; 0.146 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[7]        ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_datain_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.478      ;
; 0.147 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[3]        ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~porta_datain_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.478      ;
; 0.147 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[6]        ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_datain_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.479      ;
; 0.147 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[11]       ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_datain_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.479      ;
; 0.151 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[2]        ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~porta_datain_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.482      ;
; 0.152 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[1]        ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~porta_datain_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.483      ;
; 0.154 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[9]        ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~porta_datain_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.485      ;
; 0.156 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[8]        ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_datain_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.488      ;
; 0.157 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[0]        ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~porta_datain_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.488      ;
; 0.157 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[13]       ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_datain_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.489      ;
; 0.158 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[12]       ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_datain_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.490      ;
; 0.173 ; sdram_interface:m1|sdram_controller:m0|nxt_q.load_mode_reg  ; sdram_interface:m1|sdram_controller:m0|nxt_q.load_mode_reg                                                                            ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; sdram_interface:m1|sdram_controller:m0|nxt_q.refresh_1      ; sdram_interface:m1|sdram_controller:m0|nxt_q.refresh_1                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; sdram_interface:m1|sdram_controller:m0|nxt_q.read_data      ; sdram_interface:m1|sdram_controller:m0|nxt_q.read_data                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; camera_interface:m0|debounce_explicit:m3|state_reg.one      ; camera_interface:m0|debounce_explicit:m3|state_reg.one                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; camera_interface:m0|debounce_explicit:m3|state_reg.delay0   ; camera_interface:m0|debounce_explicit:m3|state_reg.delay0                                                                             ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; camera_interface:m0|debounce_explicit:m3|state_reg.idle     ; camera_interface:m0|debounce_explicit:m3|state_reg.idle                                                                               ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.174 ; camera_interface:m0|debounce_explicit:m6|state_reg.one      ; camera_interface:m0|debounce_explicit:m6|state_reg.one                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; camera_interface:m0|debounce_explicit:m6|state_reg.idle     ; camera_interface:m0|debounce_explicit:m6|state_reg.idle                                                                               ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.180 ; sdram_interface:m1|sdram_controller:m0|s_addr_q[8]          ; sdram_interface:m1|sdram_controller:m0|s_addr_q[8]                                                                                    ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sdram_interface:m1|sdram_controller:m0|s_addr_q[6]          ; sdram_interface:m1|sdram_controller:m0|s_addr_q[6]                                                                                    ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sdram_interface:m1|sdram_controller:m0|s_addr_q[3]          ; sdram_interface:m1|sdram_controller:m0|s_addr_q[3]                                                                                    ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sdram_interface:m1|sdram_controller:m0|state_q.delay        ; sdram_interface:m1|sdram_controller:m0|state_q.delay                                                                                  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sdram_interface:m1|sdram_controller:m0|state_q.write_burst  ; sdram_interface:m1|sdram_controller:m0|state_q.write_burst                                                                            ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sdram_interface:m1|sdram_controller:m0|nxt_q.start          ; sdram_interface:m1|sdram_controller:m0|nxt_q.start                                                                                    ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sdram_interface:m1|sdram_controller:m0|nxt_q.refresh        ; sdram_interface:m1|sdram_controller:m0|nxt_q.refresh                                                                                  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; sdram_interface:m1|sdram_controller:m0|s_addr_q[12]         ; sdram_interface:m1|sdram_controller:m0|s_addr_q[12]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sdram_interface:m1|sdram_controller:m0|s_addr_q[11]         ; sdram_interface:m1|sdram_controller:m0|s_addr_q[11]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sdram_interface:m1|sdram_controller:m0|s_addr_q[9]          ; sdram_interface:m1|sdram_controller:m0|s_addr_q[9]                                                                                    ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sdram_interface:m1|sdram_controller:m0|s_addr_q[7]          ; sdram_interface:m1|sdram_controller:m0|s_addr_q[7]                                                                                    ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sdram_interface:m1|sdram_controller:m0|refresh_flag_q       ; sdram_interface:m1|sdram_controller:m0|refresh_flag_q                                                                                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sdram_interface:m1|sdram_controller:m0|rw_en_q              ; sdram_interface:m1|sdram_controller:m0|rw_en_q                                                                                        ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sdram_interface:m1|state_q                                  ; sdram_interface:m1|state_q                                                                                                            ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sdram_interface:m1|sdram_controller:m0|nxt_q.idle           ; sdram_interface:m1|sdram_controller:m0|nxt_q.idle                                                                                     ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sdram_interface:m1|sdram_controller:m0|nxt_q.refresh_2      ; sdram_interface:m1|sdram_controller:m0|nxt_q.refresh_2                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sdram_interface:m1|sdram_controller:m0|nxt_q.precharge_init ; sdram_interface:m1|sdram_controller:m0|nxt_q.precharge_init                                                                           ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; camera_interface:m0|asyn_fifo:m2|r_ptr_q[0]                 ; camera_interface:m0|asyn_fifo:m2|r_ptr_q[0]                                                                                           ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; camera_interface:m0|asyn_fifo:m2|r_ptr_q[2]                 ; camera_interface:m0|asyn_fifo:m2|r_ptr_q[2]                                                                                           ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; camera_interface:m0|asyn_fifo:m2|r_ptr_q[10]                ; camera_interface:m0|asyn_fifo:m2|r_ptr_q[10]                                                                                          ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; camera_interface:m0|debounce_explicit:m4|state_reg.one      ; camera_interface:m0|debounce_explicit:m4|state_reg.one                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; camera_interface:m0|debounce_explicit:m4|state_reg.idle     ; camera_interface:m0|debounce_explicit:m4|state_reg.idle                                                                               ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; camera_interface:m0|debounce_explicit:m6|state_reg.delay0   ; camera_interface:m0|debounce_explicit:m6|state_reg.delay0                                                                             ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; camera_interface:m0|debounce_explicit:m6|state_reg.delay1   ; camera_interface:m0|debounce_explicit:m6|state_reg.delay1                                                                             ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; camera_interface:m0|debounce_explicit:m5|state_reg.delay1   ; camera_interface:m0|debounce_explicit:m5|state_reg.delay1                                                                             ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; camera_interface:m0|debounce_explicit:m5|state_reg.delay0   ; camera_interface:m0|debounce_explicit:m5|state_reg.delay0                                                                             ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; camera_interface:m0|debounce_explicit:m5|state_reg.idle     ; camera_interface:m0|debounce_explicit:m5|state_reg.idle                                                                               ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; camera_interface:m0|debounce_explicit:m5|state_reg.one      ; camera_interface:m0|debounce_explicit:m5|state_reg.one                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; camera_interface:m0|debounce_explicit:m3|state_reg.delay1   ; camera_interface:m0|debounce_explicit:m3|state_reg.delay1                                                                             ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; camera_interface:m0|debounce_explicit:m4|state_reg.delay0   ; camera_interface:m0|debounce_explicit:m4|state_reg.delay0                                                                             ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; camera_interface:m0|debounce_explicit:m4|state_reg.delay1   ; camera_interface:m0|debounce_explicit:m4|state_reg.delay1                                                                             ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; sdram_interface:m1|sdram_controller:m0|f_addr_q[1]          ; sdram_interface:m1|sdram_controller:m0|s_ba_q[1]                                                                                      ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; sdram_interface:m1|sdram_controller:m0|f_addr_q[0]          ; sdram_interface:m1|sdram_controller:m0|s_ba_q[0]                                                                                      ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.247 ; sdram_interface:m1|sdram_controller:m0|f_addr_q[3]          ; sdram_interface:m1|sdram_controller:m0|s_addr_q[1]                                                                                    ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; sdram_interface:m1|sdram_controller:m0|f_addr_q[2]          ; sdram_interface:m1|sdram_controller:m0|s_addr_q[0]                                                                                    ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.373      ;
; 0.251 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[4]                  ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_address_reg0 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.587      ;
; 0.254 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[5]                  ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_address_reg0 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.590      ;
; 0.258 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[6]                  ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_address_reg0 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.594      ;
; 0.260 ; sdram_interface:m1|sdram_controller:m0|nxt_q.write          ; sdram_interface:m1|sdram_controller:m0|tri_q                                                                                          ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.387      ;
; 0.260 ; camera_interface:m0|asyn_fifo:m2|w_grey_sync_temp[6]        ; camera_interface:m0|asyn_fifo:m2|w_grey_sync[6]                                                                                       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.387      ;
; 0.260 ; camera_interface:m0|asyn_fifo:m2|w_grey_sync_temp[7]        ; camera_interface:m0|asyn_fifo:m2|w_grey_sync[7]                                                                                       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.387      ;
; 0.261 ; camera_interface:m0|asyn_fifo:m2|w_grey_sync_temp[9]        ; camera_interface:m0|asyn_fifo:m2|w_grey_sync[9]                                                                                       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.387      ;
; 0.262 ; sdram_interface:m1|rd_addr_q[14]                            ; sdram_interface:m1|rd_addr_q[14]                                                                                                      ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.388      ;
; 0.262 ; camera_interface:m0|asyn_fifo:m2|w_grey_sync_temp[10]       ; camera_interface:m0|asyn_fifo:m2|w_grey_sync[10]                                                                                      ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.388      ;
; 0.263 ; camera_interface:m0|asyn_fifo:m2|w_grey_sync_temp[5]        ; camera_interface:m0|asyn_fifo:m2|w_grey_sync[5]                                                                                       ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.390      ;
; 0.269 ; sdram_interface:m1|wr_addr_q[13]                            ; sdram_interface:m1|sdram_controller:m0|f_addr_q[13]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.395      ;
; 0.276 ; sdram_interface:m1|sdram_controller:m0|nxt_q.read           ; sdram_interface:m1|sdram_controller:m0|state_q.read                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.261      ; 0.621      ;
; 0.277 ; sdram_interface:m1|wr_addr_q[11]                            ; sdram_interface:m1|sdram_controller:m0|f_addr_q[11]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.403      ;
; 0.284 ; sdram_interface:m1|sdram_controller:m0|nxt_q.refresh        ; sdram_interface:m1|sdram_controller:m0|state_q.refresh                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.261      ; 0.629      ;
; 0.288 ; sdram_interface:m1|sdram_controller:m0|f_addr_q[14]         ; sdram_interface:m1|sdram_controller:m0|s_addr_q[12]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.414      ;
; 0.288 ; sdram_interface:m1|sdram_controller:m0|f_addr_q[9]          ; sdram_interface:m1|sdram_controller:m0|s_addr_q[7]                                                                                    ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.414      ;
; 0.290 ; sdram_interface:m1|sdram_controller:m0|f_addr_q[13]         ; sdram_interface:m1|sdram_controller:m0|s_addr_q[11]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.416      ;
; 0.290 ; sdram_interface:m1|sdram_controller:m0|nxt_q.write          ; sdram_interface:m1|sdram_controller:m0|state_q.write                                                                                  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.261      ; 0.635      ;
; 0.290 ; sdram_interface:m1|sdram_controller:m0|nxt_q.start          ; sdram_interface:m1|sdram_controller:m0|state_q.start                                                                                  ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.261      ; 0.635      ;
; 0.290 ; sdram_interface:m1|sdram_controller:m0|burst_index_q[9]     ; sdram_interface:m1|sdram_controller:m0|burst_index_q[9]                                                                               ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.417      ;
; 0.291 ; sdram_interface:m1|sdram_controller:m0|burst_index_q[5]     ; sdram_interface:m1|sdram_controller:m0|burst_index_q[5]                                                                               ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.418      ;
; 0.291 ; sdram_interface:m1|sdram_controller:m0|burst_index_q[7]     ; sdram_interface:m1|sdram_controller:m0|burst_index_q[7]                                                                               ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.418      ;
; 0.292 ; sdram_interface:m1|sdram_controller:m0|refresh_ctr_q[10]    ; sdram_interface:m1|sdram_controller:m0|refresh_ctr_q[10]                                                                              ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; sdram_interface:m1|sdram_controller:m0|burst_index_q[1]     ; sdram_interface:m1|sdram_controller:m0|burst_index_q[1]                                                                               ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.419      ;
; 0.292 ; sdram_interface:m1|sdram_controller:m0|burst_index_q[2]     ; sdram_interface:m1|sdram_controller:m0|burst_index_q[2]                                                                               ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.419      ;
; 0.292 ; sdram_interface:m1|sdram_controller:m0|burst_index_q[3]     ; sdram_interface:m1|sdram_controller:m0|burst_index_q[3]                                                                               ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.419      ;
; 0.292 ; sdram_interface:m1|sdram_controller:m0|burst_index_q[8]     ; sdram_interface:m1|sdram_controller:m0|burst_index_q[8]                                                                               ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.419      ;
; 0.292 ; camera_interface:m0|debounce_explicit:m3|timer_reg[7]       ; camera_interface:m0|debounce_explicit:m3|timer_reg[7]                                                                                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.417      ;
; 0.292 ; camera_interface:m0|debounce_explicit:m4|timer_reg[15]      ; camera_interface:m0|debounce_explicit:m4|timer_reg[15]                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.417      ;
; 0.292 ; camera_interface:m0|debounce_explicit:m4|timer_reg[7]       ; camera_interface:m0|debounce_explicit:m4|timer_reg[7]                                                                                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.417      ;
; 0.292 ; camera_interface:m0|debounce_explicit:m6|timer_reg[15]      ; camera_interface:m0|debounce_explicit:m6|timer_reg[15]                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; camera_interface:m0|debounce_explicit:m6|timer_reg[13]      ; camera_interface:m0|debounce_explicit:m6|timer_reg[13]                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; camera_interface:m0|debounce_explicit:m5|timer_reg[13]      ; camera_interface:m0|debounce_explicit:m5|timer_reg[13]                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.418      ;
; 0.293 ; sdram_interface:m1|sdram_controller:m0|refresh_ctr_q[5]     ; sdram_interface:m1|sdram_controller:m0|refresh_ctr_q[5]                                                                               ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; sdram_interface:m1|sdram_controller:m0|refresh_ctr_q[3]     ; sdram_interface:m1|sdram_controller:m0|refresh_ctr_q[3]                                                                               ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; sdram_interface:m1|sdram_controller:m0|burst_index_q[4]     ; sdram_interface:m1|sdram_controller:m0|burst_index_q[4]                                                                               ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.420      ;
; 0.293 ; sdram_interface:m1|sdram_controller:m0|burst_index_q[6]     ; sdram_interface:m1|sdram_controller:m0|burst_index_q[6]                                                                               ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.420      ;
; 0.293 ; camera_interface:m0|debounce_explicit:m3|timer_reg[5]       ; camera_interface:m0|debounce_explicit:m3|timer_reg[5]                                                                                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; camera_interface:m0|debounce_explicit:m4|timer_reg[5]       ; camera_interface:m0|debounce_explicit:m4|timer_reg[5]                                                                                 ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; camera_interface:m0|debounce_explicit:m4|timer_reg[13]      ; camera_interface:m0|debounce_explicit:m4|timer_reg[13]                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; camera_interface:m0|debounce_explicit:m6|timer_reg[19]      ; camera_interface:m0|debounce_explicit:m6|timer_reg[19]                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.419      ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 32
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 5.622 ns




+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+----------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                              ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; -5.109   ; 0.039 ; N/A      ; N/A     ; 1.859               ;
;  clk                                               ; N/A      ; N/A   ; N/A      ; N/A     ; 9.572               ;
;  m2|m1|altpll_component|auto_generated|pll1|clk[0] ; -5.109   ; 0.039 ; N/A      ; N/A     ; 19.629              ;
;  m3|altpll_component|auto_generated|pll1|clk[0]    ; -4.799   ; 0.137 ; N/A      ; N/A     ; 1.859               ;
; Design-wide TNS                                    ; -366.239 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                               ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  m2|m1|altpll_component|auto_generated|pll1|clk[0] ; -262.659 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  m3|altpll_component|auto_generated|pll1|clk[0]    ; -103.580 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; cmos_rst_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cmos_pwdn      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cmos_xclk      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledt[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledt[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledt[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledt[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledtt          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_r[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_r[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_r[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_r[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_r[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_r[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_r[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_r[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_g[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_g[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_g[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_g[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_g[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_g[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_g[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_g[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_b[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_b[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_b[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_b[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_b[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_b[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_b[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_b[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_vs     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_hs     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_bl     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_sy     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clk_out        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cmos_sda       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cmos_scl       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; cmos_sda                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_scl                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_pclk               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_href               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_vsync              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_db[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_db[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_db[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_db[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_db[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_db[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_db[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_db[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cmos_rst_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cmos_pwdn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cmos_xclk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ledt[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ledt[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ledt[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ledt[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ledtt          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_r[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_r[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_r[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_r[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_r[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_r[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_r[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_r[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_g[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_g[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_g[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_g[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_g[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_g[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_g[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_g[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_b[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_b[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_b[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_b[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_b[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_b[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_b[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_b[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_vs     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_hs     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_bl     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_sy     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; clk_out        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cmos_sda       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cmos_scl       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cmos_rst_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cmos_pwdn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cmos_xclk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ledt[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ledt[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ledt[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ledt[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ledtt          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_r[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_r[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_r[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_r[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_r[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_r[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_r[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_r[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_g[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_g[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_g[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_g[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_g[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_g[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_g[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_g[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_b[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_b[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_b[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_b[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_b[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_b[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_b[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_b[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_vs     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_hs     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_bl     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_sy     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; clk_out        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cmos_sda       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cmos_scl       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cmos_rst_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cmos_pwdn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cmos_xclk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledt[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledt[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledt[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledt[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledtt          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vga_out_r[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_r[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_r[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_r[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_r[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_r[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_r[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_r[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_g[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_g[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_g[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_g[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_g[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_g[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_g[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_g[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_b[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_b[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_b[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_b[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_b[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_b[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_b[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_b[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_vs     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_hs     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_bl     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_sy     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; clk_out        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cmos_sda       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cmos_scl       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 7206     ; 0        ; 0        ; 0        ;
; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 7500     ; 0        ; 0        ; 0        ;
; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0]    ; 482      ; 0        ; 0        ; 0        ;
; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0]    ; 12793    ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 7206     ; 0        ; 0        ; 0        ;
; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 7500     ; 0        ; 0        ; 0        ;
; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0]    ; 482      ; 0        ; 0        ; 0        ;
; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0]    ; 12793    ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 33    ; 33   ;
; Unconstrained Input Port Paths  ; 849   ; 849  ;
; Unconstrained Output Ports      ; 63    ; 63   ;
; Unconstrained Output Port Paths ; 542   ; 542  ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                            ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; Target                                            ; Clock                                             ; Type      ; Status      ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; clk                                               ; clk                                               ; Base      ; Constrained ;
; m0|m1|altpll_component|auto_generated|pll1|clk[0] ; m0|m1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0]    ; Generated ; Constrained ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; cmos_db[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_db[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_db[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_db[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_db[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_db[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_db[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_db[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_href    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_pclk    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_sda     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_vsync   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; clk_out        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_scl       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_sda       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_xclk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledt[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledt[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledtt          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ba[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ba[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_cas_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_cs_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ras_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_we_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_b[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_b[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_b[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_b[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_b[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_bl     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_g[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_g[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_g[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_g[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_g[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_g[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_hs     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_r[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_r[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_r[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_r[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_r[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_sy     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_vs     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; cmos_db[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_db[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_db[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_db[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_db[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_db[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_db[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_db[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_href    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_pclk    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_sda     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_vsync   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; clk_out        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_scl       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_sda       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_xclk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledt[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledt[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledtt          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ba[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ba[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_cas_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_cs_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ras_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_we_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_b[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_b[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_b[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_b[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_b[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_bl     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_g[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_g[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_g[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_g[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_g[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_g[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_hs     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_r[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_r[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_r[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_r[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_r[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_sy     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_vs     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Oct 17 19:38:55 2022
Info: Command: quartus_sta camera_test -c camera_test
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'camera_test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {m0|m1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name {m0|m1|altpll_component|auto_generated|pll1|clk[0]} {m0|m1|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {m2|m1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {m2|m1|altpll_component|auto_generated|pll1|clk[0]} {m2|m1|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {m3|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -multiply_by 33 -duty_cycle 50.00 -name {m3|altpll_component|auto_generated|pll1|clk[0]} {m3|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: m0|m1|altpll_component|auto_generated|pll1|clk[0] with master clock period: 40.000 found on PLL node: m0|m1|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.109
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.109            -262.659 m2|m1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.799            -103.580 m3|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 m3|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.422               0.000 m2|m1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.859
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.859               0.000 m3|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.944               0.000 clk 
    Info (332119):    19.644               0.000 m2|m1|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 32 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 32
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 5.144 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: m0|m1|altpll_component|auto_generated|pll1|clk[0] with master clock period: 40.000 found on PLL node: m0|m1|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.717
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.717            -241.584 m2|m1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.331             -79.044 m3|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.372
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.372               0.000 m3|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.373               0.000 m2|m1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.859
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.859               0.000 m3|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.938               0.000 clk 
    Info (332119):    19.629               0.000 m2|m1|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 32 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 32
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 5.151 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: m0|m1|altpll_component|auto_generated|pll1|clk[0] with master clock period: 40.000 found on PLL node: m0|m1|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.596
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.596             -24.275 m3|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.521             -66.564 m2|m1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.039
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.039               0.000 m2|m1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.137               0.000 m3|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.781
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.781               0.000 m3|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.572               0.000 clk 
    Info (332119):    19.761               0.000 m2|m1|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 32 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 32
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 5.622 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 4873 megabytes
    Info: Processing ended: Mon Oct 17 19:38:58 2022
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


