/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  reg [12:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [10:0] celloutsig_1_15z;
  wire [13:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [4:0] celloutsig_1_18z;
  wire [14:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [12:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[31] ^ in_data[76]);
  assign celloutsig_1_5z = ~(celloutsig_1_0z ^ celloutsig_1_4z[10]);
  assign celloutsig_1_6z = ~(celloutsig_1_0z ^ celloutsig_1_3z);
  assign celloutsig_1_7z = ~(celloutsig_1_2z ^ celloutsig_1_6z);
  assign celloutsig_1_14z = ~(celloutsig_1_11z ^ celloutsig_1_1z);
  always_ff @(posedge clkin_data[64], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 4'h0;
    else _00_ <= celloutsig_0_4z[4:1];
  assign celloutsig_0_9z = { _00_, celloutsig_0_2z } <= { celloutsig_0_3z[5], _00_ };
  assign celloutsig_0_11z = celloutsig_0_3z[7:4] <= celloutsig_0_7z[5:2];
  assign celloutsig_1_0z = in_data[136:134] <= in_data[133:131];
  assign celloutsig_1_17z = { celloutsig_1_15z[4:0], celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_1z } <= { celloutsig_1_4z[8:5], celloutsig_1_14z, celloutsig_1_14z, celloutsig_1_10z, celloutsig_1_8z };
  assign celloutsig_1_1z = { in_data[148:147], celloutsig_1_0z } < { in_data[159:158], celloutsig_1_0z };
  assign celloutsig_1_3z = in_data[177:156] < { in_data[128:109], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_9z = celloutsig_1_4z[10:7] < { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_1_11z = { celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_7z } < { celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_1z };
  assign celloutsig_1_2z = celloutsig_1_1z != in_data[105];
  assign celloutsig_1_8z = celloutsig_1_4z[2:0] != { in_data[152:151], celloutsig_1_1z };
  assign celloutsig_0_2z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } != { in_data[77:70], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_10z = { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z } != { in_data[127:118], celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_6z };
  assign celloutsig_0_4z = { celloutsig_0_3z[6:3], celloutsig_0_0z } - celloutsig_0_1z[6:2];
  assign celloutsig_0_6z = in_data[28:25] - { in_data[64:62], celloutsig_0_2z };
  assign celloutsig_0_12z = { celloutsig_0_8z[3:0], celloutsig_0_9z } - { celloutsig_0_6z, celloutsig_0_11z };
  assign celloutsig_1_12z = { celloutsig_1_4z[12:11], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z } - { celloutsig_1_4z[2:0], celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_7z };
  assign celloutsig_1_16z = { celloutsig_1_15z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_11z } - { in_data[121:109], celloutsig_1_14z };
  assign celloutsig_1_19z = in_data[168:154] ~^ { celloutsig_1_16z[12:1], celloutsig_1_17z, celloutsig_1_7z, celloutsig_1_9z };
  assign celloutsig_0_7z = { celloutsig_0_4z[2:0], celloutsig_0_4z } ~^ { celloutsig_0_3z[12:7], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_8z = { celloutsig_0_7z[6], celloutsig_0_4z } ~^ celloutsig_0_1z[6:1];
  assign celloutsig_0_1z = in_data[63:57] ~^ in_data[87:81];
  assign celloutsig_1_4z = in_data[108:96] ~^ { in_data[118:108], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_15z = { celloutsig_1_12z[3:1], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_10z } ~^ { celloutsig_1_4z[11:2], celloutsig_1_5z };
  assign celloutsig_1_18z = { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_3z } ~^ { celloutsig_1_4z[10:8], celloutsig_1_2z, celloutsig_1_7z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_3z = 13'h0000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_3z = { celloutsig_0_1z[6:5], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign { out_data[132:128], out_data[110:96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_11z, celloutsig_0_12z };
endmodule
