{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622113501308 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622113501319 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 27 13:05:01 2021 " "Processing started: Thu May 27 13:05:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622113501319 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622113501319 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Procesor -c Procesor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Procesor -c Procesor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622113501320 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622113501851 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622113501851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-rtl " "Found design unit 1: ALU-rtl" {  } { { "ALU.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/ALU.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622113514731 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622113514731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622113514731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rejestry.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rejestry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rejestry-rtl " "Found design unit 1: Rejestry-rtl" {  } { { "Rejestry.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Rejestry.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622113514734 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rejestry " "Found entity 1: Rejestry" {  } { { "Rejestry.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Rejestry.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622113514734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622113514734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mmu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mmu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MMU-rtl " "Found design unit 1: MMU-rtl" {  } { { "MMU.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/MMU.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622113514736 ""} { "Info" "ISGN_ENTITY_NAME" "1 MMU " "Found entity 1: MMU" {  } { { "MMU.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/MMU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622113514736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622113514736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jednostka_sterujaca.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jednostka_sterujaca.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Jednostka_Sterujaca-rtl " "Found design unit 1: Jednostka_Sterujaca-rtl" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622113514740 ""} { "Info" "ISGN_ENTITY_NAME" "1 Jednostka_Sterujaca " "Found entity 1: Jednostka_Sterujaca" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622113514740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622113514740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file procesor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 procesor-arch " "Found design unit 1: procesor-arch" {  } { { "Procesor.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Procesor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622113514743 ""} { "Info" "ISGN_ENTITY_NAME" "1 procesor " "Found entity 1: procesor" {  } { { "Procesor.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Procesor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622113514743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622113514743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-arch " "Found design unit 1: ram-arch" {  } { { "Ram.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Ram.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622113514746 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "Ram.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622113514746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622113514746 ""}
{ "Error" "EVRFX_VHDL_WRONG_VAR_ASSIGN_ERR" "CS MMU.vhd(85) " "VHDL Variable Assignment Statement error at MMU.vhd(85): Variable Assignment Statement must use := to assign value to variable \"CS\"" {  } { { "MMU.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/MMU.vhd" 85 0 0 } }  } 0 10527 "VHDL Variable Assignment Statement error at %2!s!: Variable Assignment Statement must use := to assign value to variable \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622113514748 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622113514882 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 27 13:05:14 2021 " "Processing ended: Thu May 27 13:05:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622113514882 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622113514882 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622113514882 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622113514882 ""}
