+define+SDR_32BIT \
+define+S50 \
+define+VERBOSE \
+incdir+../../rtl/core \
+incdir+../../rtl/interfaces \
../../rtl/interfaces/wbinterface.sv \
../../rtl/interfaces/cfg_if.sv \
../model/mt48lc2m32b2_SYNTH.v \
../../rtl/top/sdrc_top.v \
../../rtl/wb2sdrc/wb2sdrc.v \
../../rtl/lib/async_fifo.v  \
../../rtl/core/sdrc_core.v \
../../rtl/core/sdrc_bank_ctl.v \
../../rtl/core/sdrc_bank_fsm.v \
../../rtl/core/sdrc_bs_convert.v \
../../rtl/core/sdrc_req_gen.v \
../../rtl/core/sdrc_xfr_ctl.v \
../tb/top_hdl.sv \
