{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699834691997 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699834691997 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 12 18:18:11 2023 " "Processing started: Sun Nov 12 18:18:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699834691997 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699834691997 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699834691997 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699834692215 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699834692216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ArchALU " "Found design unit 1: ALU-ArchALU" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699834705232 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699834705232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699834705232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LeftShifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LeftShifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LeftShifter-ArchLeftShifter " "Found design unit 1: LeftShifter-ArchLeftShifter" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699834705233 ""} { "Info" "ISGN_ENTITY_NAME" "1 LeftShifter " "Found entity 1: LeftShifter" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699834705233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699834705233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ArithmeticShiftRight.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ArithmeticShiftRight.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ArithmeticShiftRight-ArchArithmeticShiftRight " "Found design unit 1: ArithmeticShiftRight-ArchArithmeticShiftRight" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699834705234 ""} { "Info" "ISGN_ENTITY_NAME" "1 ArithmeticShiftRight " "Found entity 1: ArithmeticShiftRight" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699834705234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699834705234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Complement2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Complement2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complement2-ArchComplement2 " "Found design unit 1: Complement2-ArchComplement2" {  } { { "Complement2.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Complement2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699834705235 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complement2 " "Found entity 1: Complement2" {  } { { "Complement2.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Complement2.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699834705235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699834705235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BinaryToBCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BinaryToBCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinaryToBCD-Behavioral " "Found design unit 1: BinaryToBCD-Behavioral" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699834705236 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinaryToBCD " "Found entity 1: BinaryToBCD" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699834705236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699834705236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display-ArchShifterDisplay " "Found design unit 1: Display-ArchShifterDisplay" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699834705237 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699834705237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699834705237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecoderBCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DecoderBCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecoderBCD-ArchDecoder " "Found design unit 1: DecoderBCD-ArchDecoder" {  } { { "DecoderBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/DecoderBCD.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699834705238 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecoderBCD " "Found entity 1: DecoderBCD" {  } { { "DecoderBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/DecoderBCD.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699834705238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699834705238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FullAdder3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FullAdder3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder3-ArchFullAdder " "Found design unit 1: FullAdder3-ArchFullAdder" {  } { { "FullAdder3.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FullAdder3.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699834705238 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder3 " "Found entity 1: FullAdder3" {  } { { "FullAdder3.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FullAdder3.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699834705238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699834705238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplier-ArchMultiplier " "Found design unit 1: Multiplier-ArchMultiplier" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Multiplier.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699834705239 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Multiplier.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699834705239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699834705239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FetchCycle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FetchCycle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FetchCycle-ArchFetchCycle " "Found design unit 1: FetchCycle-ArchFetchCycle" {  } { { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699834705240 ""} { "Info" "ISGN_ENTITY_NAME" "1 FetchCycle " "Found entity 1: FetchCycle" {  } { { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699834705240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699834705240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-ArchROM " "Found design unit 1: ROM-ArchROM" {  } { { "ROM.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ROM.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699834705240 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699834705240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699834705240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Comparison.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Comparison.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparison-ArchComparison " "Found design unit 1: Comparison-ArchComparison" {  } { { "Comparison.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Comparison.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699834705241 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparison " "Found entity 1: Comparison" {  } { { "Comparison.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Comparison.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699834705241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699834705241 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699834705310 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "B ALU.vhd(23) " "VHDL Signal Declaration warning at ALU.vhd(23): used explicit default value for signal \"B\" because signal was never assigned a value" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1699834705313 "|ALU"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "A ALU.vhd(24) " "VHDL Signal Declaration warning at ALU.vhd(24): used explicit default value for signal \"A\" because signal was never assigned a value" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1699834705313 "|ALU"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cons ALU.vhd(31) " "VHDL Signal Declaration warning at ALU.vhd(31): used explicit default value for signal \"cons\" because signal was never assigned a value" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1699834705313 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leftShifterOutput ALU.vhd(123) " "VHDL Process Statement warning at ALU.vhd(123): signal \"leftShifterOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705319 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitsOutput2 ALU.vhd(123) " "VHDL Process Statement warning at ALU.vhd(123): signal \"digitsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705319 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentsOutput2 ALU.vhd(123) " "VHDL Process Statement warning at ALU.vhd(123): signal \"segmentsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705319 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "asrShifterOutput ALU.vhd(124) " "VHDL Process Statement warning at ALU.vhd(124): signal \"asrShifterOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705319 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitsOutput2 ALU.vhd(124) " "VHDL Process Statement warning at ALU.vhd(124): signal \"digitsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705319 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentsOutput2 ALU.vhd(124) " "VHDL Process Statement warning at ALU.vhd(124): signal \"segmentsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705319 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(126) " "VHDL Process Statement warning at ALU.vhd(126): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705320 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitsOutput2 ALU.vhd(126) " "VHDL Process Statement warning at ALU.vhd(126): signal \"digitsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705320 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentsOutput2 ALU.vhd(126) " "VHDL Process Statement warning at ALU.vhd(126): signal \"segmentsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705320 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "complementOutput ALU.vhd(127) " "VHDL Process Statement warning at ALU.vhd(127): signal \"complementOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705320 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitsOutput2 ALU.vhd(127) " "VHDL Process Statement warning at ALU.vhd(127): signal \"digitsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705320 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentsOutput2 ALU.vhd(127) " "VHDL Process Statement warning at ALU.vhd(127): signal \"segmentsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705320 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(128) " "VHDL Process Statement warning at ALU.vhd(128): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705320 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ALU.vhd(128) " "VHDL Process Statement warning at ALU.vhd(128): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705320 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitsOutput2 ALU.vhd(128) " "VHDL Process Statement warning at ALU.vhd(128): signal \"digitsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705320 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentsOutput2 ALU.vhd(128) " "VHDL Process Statement warning at ALU.vhd(128): signal \"segmentsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705320 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(129) " "VHDL Process Statement warning at ALU.vhd(129): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705320 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ALU.vhd(129) " "VHDL Process Statement warning at ALU.vhd(129): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705320 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitsOutput2 ALU.vhd(129) " "VHDL Process Statement warning at ALU.vhd(129): signal \"digitsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705320 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentsOutput2 ALU.vhd(129) " "VHDL Process Statement warning at ALU.vhd(129): signal \"segmentsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705320 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(133) " "VHDL Process Statement warning at ALU.vhd(133): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705321 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ALU.vhd(133) " "VHDL Process Statement warning at ALU.vhd(133): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705321 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cons ALU.vhd(133) " "VHDL Process Statement warning at ALU.vhd(133): signal \"cons\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705321 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(134) " "VHDL Process Statement warning at ALU.vhd(134): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705321 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ALU.vhd(134) " "VHDL Process Statement warning at ALU.vhd(134): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705321 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cons ALU.vhd(134) " "VHDL Process Statement warning at ALU.vhd(134): signal \"cons\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705321 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(135) " "VHDL Process Statement warning at ALU.vhd(135): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705321 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ALU.vhd(135) " "VHDL Process Statement warning at ALU.vhd(135): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705321 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cons ALU.vhd(135) " "VHDL Process Statement warning at ALU.vhd(135): signal \"cons\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705321 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(136) " "VHDL Process Statement warning at ALU.vhd(136): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705321 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ALU.vhd(136) " "VHDL Process Statement warning at ALU.vhd(136): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705321 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cons ALU.vhd(136) " "VHDL Process Statement warning at ALU.vhd(136): signal \"cons\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705321 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "partialSumABLSB ALU.vhd(143) " "VHDL Process Statement warning at ALU.vhd(143): signal \"partialSumABLSB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705321 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitsOutput ALU.vhd(144) " "VHDL Process Statement warning at ALU.vhd(144): signal \"digitsOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705321 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentsOutput ALU.vhd(145) " "VHDL Process Statement warning at ALU.vhd(145): signal \"segmentsOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705321 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(151) " "VHDL Process Statement warning at ALU.vhd(151): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705322 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ALU.vhd(151) " "VHDL Process Statement warning at ALU.vhd(151): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705322 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(152) " "VHDL Process Statement warning at ALU.vhd(152): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705322 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ALU.vhd(152) " "VHDL Process Statement warning at ALU.vhd(152): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705322 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(153) " "VHDL Process Statement warning at ALU.vhd(153): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705322 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ALU.vhd(153) " "VHDL Process Statement warning at ALU.vhd(153): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705322 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "partialSubABLSB ALU.vhd(155) " "VHDL Process Statement warning at ALU.vhd(155): signal \"partialSubABLSB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705322 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitsOutput ALU.vhd(156) " "VHDL Process Statement warning at ALU.vhd(156): signal \"digitsOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705322 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentsOutput ALU.vhd(157) " "VHDL Process Statement warning at ALU.vhd(157): signal \"segmentsOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705322 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "productResult ALU.vhd(163) " "VHDL Process Statement warning at ALU.vhd(163): signal \"productResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705322 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitsOutput ALU.vhd(164) " "VHDL Process Statement warning at ALU.vhd(164): signal \"digitsOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705322 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentsOutput ALU.vhd(165) " "VHDL Process Statement warning at ALU.vhd(165): signal \"segmentsOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705323 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fetchResult ALU.vhd(173) " "VHDL Process Statement warning at ALU.vhd(173): signal \"fetchResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705323 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitsOutput ALU.vhd(174) " "VHDL Process Statement warning at ALU.vhd(174): signal \"digitsOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705323 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentsOutput ALU.vhd(175) " "VHDL Process Statement warning at ALU.vhd(175): signal \"segmentsOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705327 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fetchResult ALU.vhd(181) " "VHDL Process Statement warning at ALU.vhd(181): signal \"fetchResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705327 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitsOutput ALU.vhd(182) " "VHDL Process Statement warning at ALU.vhd(182): signal \"digitsOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705327 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentsOutput ALU.vhd(183) " "VHDL Process Statement warning at ALU.vhd(183): signal \"segmentsOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705327 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fetchResult ALU.vhd(189) " "VHDL Process Statement warning at ALU.vhd(189): signal \"fetchResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705327 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitsOutput ALU.vhd(190) " "VHDL Process Statement warning at ALU.vhd(190): signal \"digitsOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705327 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentsOutput ALU.vhd(191) " "VHDL Process Statement warning at ALU.vhd(191): signal \"segmentsOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705327 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fetchResult ALU.vhd(197) " "VHDL Process Statement warning at ALU.vhd(197): signal \"fetchResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705327 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitsOutput ALU.vhd(198) " "VHDL Process Statement warning at ALU.vhd(198): signal \"digitsOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705327 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentsOutput ALU.vhd(199) " "VHDL Process Statement warning at ALU.vhd(199): signal \"segmentsOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705327 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(209) " "VHDL Process Statement warning at ALU.vhd(209): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705327 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ALU.vhd(211) " "VHDL Process Statement warning at ALU.vhd(211): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705328 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ALU.vhd(213) " "VHDL Process Statement warning at ALU.vhd(213): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705328 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "equal ALU.vhd(224) " "VHDL Process Statement warning at ALU.vhd(224): signal \"equal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705328 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "higherInput ALU.vhd(226) " "VHDL Process Statement warning at ALU.vhd(226): signal \"higherInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705328 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitsOutput2 ALU.vhd(232) " "VHDL Process Statement warning at ALU.vhd(232): signal \"digitsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705328 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentsOutput2 ALU.vhd(233) " "VHDL Process Statement warning at ALU.vhd(233): signal \"segmentsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 233 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705328 "|ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "auxAdderCarryOut ALU.vhd(117) " "VHDL Process Statement warning at ALU.vhd(117): inferring latch(es) for signal or variable \"auxAdderCarryOut\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 117 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699834705330 "|ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "arithResult ALU.vhd(117) " "VHDL Process Statement warning at ALU.vhd(117): inferring latch(es) for signal or variable \"arithResult\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 117 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699834705330 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithResult\[0\] ALU.vhd(117) " "Inferred latch for \"arithResult\[0\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699834705335 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithResult\[1\] ALU.vhd(117) " "Inferred latch for \"arithResult\[1\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699834705338 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithResult\[2\] ALU.vhd(117) " "Inferred latch for \"arithResult\[2\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699834705338 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithResult\[3\] ALU.vhd(117) " "Inferred latch for \"arithResult\[3\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699834705338 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithResult\[4\] ALU.vhd(117) " "Inferred latch for \"arithResult\[4\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699834705338 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithResult\[5\] ALU.vhd(117) " "Inferred latch for \"arithResult\[5\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699834705338 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithResult\[6\] ALU.vhd(117) " "Inferred latch for \"arithResult\[6\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699834705338 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithResult\[7\] ALU.vhd(117) " "Inferred latch for \"arithResult\[7\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699834705338 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithResult\[8\] ALU.vhd(117) " "Inferred latch for \"arithResult\[8\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699834705338 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithResult\[9\] ALU.vhd(117) " "Inferred latch for \"arithResult\[9\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699834705339 "|ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LeftShifter LeftShifter:LfShift " "Elaborating entity \"LeftShifter\" for hierarchy \"LeftShifter:LfShift\"" {  } { { "ALU.vhd" "LfShift" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699834705361 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A LeftShifter.vhd(19) " "VHDL Process Statement warning at LeftShifter.vhd(19): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705365 "|ALU|LeftShifter:LfShift"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ArithmeticShiftRight ArithmeticShiftRight:ASRShift " "Elaborating entity \"ArithmeticShiftRight\" for hierarchy \"ArithmeticShiftRight:ASRShift\"" {  } { { "ALU.vhd" "ASRShift" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699834705365 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ArithmeticShiftRight.vhd(20) " "VHDL Process Statement warning at ArithmeticShiftRight.vhd(20): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705367 "|ALU|ArithmeticShiftRight:ASRShift"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Complement2 Complement2:Comp2 " "Elaborating entity \"Complement2\" for hierarchy \"Complement2:Comp2\"" {  } { { "ALU.vhd" "Comp2" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699834705368 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "notA Complement2.vhd(11) " "VHDL Signal Declaration warning at Complement2.vhd(11): used explicit default value for signal \"notA\" because signal was never assigned a value" {  } { { "Complement2.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Complement2.vhd" 11 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1699834705368 "|ALU|Complement2:Comp2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "B Complement2.vhd(12) " "VHDL Signal Declaration warning at Complement2.vhd(12): used explicit default value for signal \"B\" because signal was never assigned a value" {  } { { "Complement2.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Complement2.vhd" 12 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1699834705368 "|ALU|Complement2:Comp2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder3 Complement2:Comp2\|FullAdder3:\\adder1:0:FullAdder1 " "Elaborating entity \"FullAdder3\" for hierarchy \"Complement2:Comp2\|FullAdder3:\\adder1:0:FullAdder1\"" {  } { { "Complement2.vhd" "\\adder1:0:FullAdder1" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Complement2.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699834705369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier Multiplier:Mult " "Elaborating entity \"Multiplier\" for hierarchy \"Multiplier:Mult\"" {  } { { "ALU.vhd" "Mult" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699834705371 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BProdAMSB Multiplier.vhd(21) " "Verilog HDL or VHDL warning at Multiplier.vhd(21): object \"BProdAMSB\" assigned a value but never read" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Multiplier.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699834705372 "|ALU|Multiplier:Mult"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BProdAlsb Multiplier.vhd(21) " "Verilog HDL or VHDL warning at Multiplier.vhd(21): object \"BProdAlsb\" assigned a value but never read" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Multiplier.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699834705372 "|ALU|Multiplier:Mult"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "product Multiplier.vhd(25) " "Verilog HDL or VHDL warning at Multiplier.vhd(25): object \"product\" assigned a value but never read" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Multiplier.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699834705372 "|ALU|Multiplier:Mult"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FetchCycle FetchCycle:Fetch " "Elaborating entity \"FetchCycle\" for hierarchy \"FetchCycle:Fetch\"" {  } { { "ALU.vhd" "Fetch" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699834705377 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memValue1 FetchCycle.vhd(29) " "VHDL Process Statement warning at FetchCycle.vhd(29): signal \"memValue1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705379 "|ALU|FetchCycle:Fetch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memValue2 FetchCycle.vhd(30) " "VHDL Process Statement warning at FetchCycle.vhd(30): signal \"memValue2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705379 "|ALU|FetchCycle:Fetch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memValue3 FetchCycle.vhd(31) " "VHDL Process Statement warning at FetchCycle.vhd(31): signal \"memValue3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705379 "|ALU|FetchCycle:Fetch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memValue4 FetchCycle.vhd(32) " "VHDL Process Statement warning at FetchCycle.vhd(32): signal \"memValue4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705379 "|ALU|FetchCycle:Fetch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X1 FetchCycle.vhd(34) " "VHDL Process Statement warning at FetchCycle.vhd(34): signal \"X1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705379 "|ALU|FetchCycle:Fetch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y1 FetchCycle.vhd(35) " "VHDL Process Statement warning at FetchCycle.vhd(35): signal \"Y1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705379 "|ALU|FetchCycle:Fetch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z1 FetchCycle.vhd(36) " "VHDL Process Statement warning at FetchCycle.vhd(36): signal \"Z1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705379 "|ALU|FetchCycle:Fetch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W1 FetchCycle.vhd(37) " "VHDL Process Statement warning at FetchCycle.vhd(37): signal \"W1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705379 "|ALU|FetchCycle:Fetch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x FetchCycle.vhd(41) " "VHDL Process Statement warning at FetchCycle.vhd(41): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705380 "|ALU|FetchCycle:Fetch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y FetchCycle.vhd(41) " "VHDL Process Statement warning at FetchCycle.vhd(41): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705380 "|ALU|FetchCycle:Fetch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "w FetchCycle.vhd(41) " "VHDL Process Statement warning at FetchCycle.vhd(41): signal \"w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705380 "|ALU|FetchCycle:Fetch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x FetchCycle.vhd(44) " "VHDL Process Statement warning at FetchCycle.vhd(44): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705380 "|ALU|FetchCycle:Fetch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z FetchCycle.vhd(44) " "VHDL Process Statement warning at FetchCycle.vhd(44): signal \"z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705380 "|ALU|FetchCycle:Fetch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x FetchCycle.vhd(47) " "VHDL Process Statement warning at FetchCycle.vhd(47): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705380 "|ALU|FetchCycle:Fetch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z FetchCycle.vhd(47) " "VHDL Process Statement warning at FetchCycle.vhd(47): signal \"z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705380 "|ALU|FetchCycle:Fetch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "w FetchCycle.vhd(47) " "VHDL Process Statement warning at FetchCycle.vhd(47): signal \"w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705380 "|ALU|FetchCycle:Fetch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM FetchCycle:Fetch\|ROM:Op1Value " "Elaborating entity \"ROM\" for hierarchy \"FetchCycle:Fetch\|ROM:Op1Value\"" {  } { { "FetchCycle.vhd" "Op1Value" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699834705380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Display:PrintMessage " "Elaborating entity \"Display\" for hierarchy \"Display:PrintMessage\"" {  } { { "ALU.vhd" "PrintMessage" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699834705383 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "NoneMessage Display.vhd(14) " "VHDL Signal Declaration warning at Display.vhd(14): used explicit default value for signal \"NoneMessage\" because signal was never assigned a value" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 14 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1699834705389 "|ALU|Display:PrintArithResult"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aux Display.vhd(34) " "Verilog HDL or VHDL warning at Display.vhd(34): object \"aux\" assigned a value but never read" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699834705389 "|ALU|Display:PrintArithResult"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputMessage Display.vhd(37) " "VHDL Process Statement warning at Display.vhd(37): signal \"inputMessage\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705389 "|ALU|Display:PrintArithResult"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparison Comparison:\\compare:0:Compare " "Elaborating entity \"Comparison\" for hierarchy \"Comparison:\\compare:0:Compare\"" {  } { { "ALU.vhd" "\\compare:0:Compare" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699834705390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinaryToBCD BinaryToBCD:BCD " "Elaborating entity \"BinaryToBCD\" for hierarchy \"BinaryToBCD:BCD\"" {  } { { "ALU.vhd" "BCD" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699834705396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecoderBCD DecoderBCD:Decoder " "Elaborating entity \"DecoderBCD\" for hierarchy \"DecoderBCD:Decoder\"" {  } { { "ALU.vhd" "Decoder" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699834705397 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter DecoderBCD.vhd(11) " "Verilog HDL or VHDL warning at DecoderBCD.vhd(11): object \"counter\" assigned a value but never read" {  } { { "DecoderBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/DecoderBCD.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699834705399 "|ALU|DecoderBCD:Decoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "decodedMessage DecoderBCD.vhd(39) " "VHDL Process Statement warning at DecoderBCD.vhd(39): signal \"decodedMessage\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DecoderBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/DecoderBCD.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699834705399 "|ALU|DecoderBCD:Decoder"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BCD\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BCD\|Div1\"" {  } { { "BinaryToBCD.vhd" "Div1" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699834706372 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BCD\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BCD\|Mod0\"" {  } { { "BinaryToBCD.vhd" "Mod0" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699834706372 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BCD\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BCD\|Div0\"" {  } { { "BinaryToBCD.vhd" "Div0" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699834706372 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BCD\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BCD\|Div2\"" {  } { { "BinaryToBCD.vhd" "Div2" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699834706372 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BCD\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BCD\|Mod1\"" {  } { { "BinaryToBCD.vhd" "Mod1" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699834706372 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BCD\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BCD\|Mod2\"" {  } { { "BinaryToBCD.vhd" "Mod2" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699834706372 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1699834706372 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:BCD\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"BinaryToBCD:BCD\|lpm_divide:Div1\"" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699834706411 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:BCD\|lpm_divide:Div1 " "Instantiated megafunction \"BinaryToBCD:BCD\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699834706411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699834706411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699834706411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699834706411 ""}  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699834706411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vim " "Found entity 1: lpm_divide_vim" {  } { { "db/lpm_divide_vim.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/lpm_divide_vim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699834706457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699834706457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699834706463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699834706463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/alt_u_div_27f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699834706474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699834706474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699834706523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699834706523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699834706560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699834706560 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:BCD\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"BinaryToBCD:BCD\|lpm_divide:Mod0\"" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699834706566 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:BCD\|lpm_divide:Mod0 " "Instantiated megafunction \"BinaryToBCD:BCD\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699834706566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699834706566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699834706566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699834706566 ""}  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699834706566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ccm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ccm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ccm " "Found entity 1: lpm_divide_ccm" {  } { { "db/lpm_divide_ccm.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/lpm_divide_ccm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699834706616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699834706616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_1nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_1nh " "Found entity 1: sign_div_unsign_1nh" {  } { { "db/sign_div_unsign_1nh.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/sign_div_unsign_1nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699834706621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699834706621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_m9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m9f " "Found entity 1: alt_u_div_m9f" {  } { { "db/alt_u_div_m9f.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/alt_u_div_m9f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699834706634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699834706634 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:BCD\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"BinaryToBCD:BCD\|lpm_divide:Div0\"" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699834706644 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:BCD\|lpm_divide:Div0 " "Instantiated megafunction \"BinaryToBCD:BCD\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699834706644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699834706644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699834706644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699834706644 ""}  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699834706644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9km.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9km.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9km " "Found entity 1: lpm_divide_9km" {  } { { "db/lpm_divide_9km.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/lpm_divide_9km.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699834706682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699834706682 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:BCD\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"BinaryToBCD:BCD\|lpm_divide:Div2\"" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699834706691 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:BCD\|lpm_divide:Div2 " "Instantiated megafunction \"BinaryToBCD:BCD\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699834706691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699834706691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699834706691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699834706691 ""}  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699834706691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_sim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_sim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_sim " "Found entity 1: lpm_divide_sim" {  } { { "db/lpm_divide_sim.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/lpm_divide_sim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699834706736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699834706736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/sign_div_unsign_klh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699834706741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699834706741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s6f " "Found entity 1: alt_u_div_s6f" {  } { { "db/alt_u_div_s6f.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/alt_u_div_s6f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699834706749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699834706749 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "arithResult\[5\] arithResult\[9\] " "Duplicate LATCH primitive \"arithResult\[5\]\" merged with LATCH primitive \"arithResult\[9\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 117 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1699834707100 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "arithResult\[7\] arithResult\[9\] " "Duplicate LATCH primitive \"arithResult\[7\]\" merged with LATCH primitive \"arithResult\[9\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 117 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1699834707100 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "arithResult\[4\] arithResult\[8\] " "Duplicate LATCH primitive \"arithResult\[4\]\" merged with LATCH primitive \"arithResult\[8\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 117 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1699834707100 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1699834707100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithResult\[0\] " "Latch arithResult\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[3\] " "Ports D and ENA on the latch are fed by the same signal selector\[3\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699834707101 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 117 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699834707101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithResult\[1\] " "Latch arithResult\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[3\] " "Ports D and ENA on the latch are fed by the same signal selector\[3\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699834707101 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 117 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699834707101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithResult\[2\] " "Latch arithResult\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[1\] " "Ports D and ENA on the latch are fed by the same signal selector\[1\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699834707101 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 117 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699834707101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithResult\[3\] " "Latch arithResult\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[2\] " "Ports D and ENA on the latch are fed by the same signal selector\[2\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699834707101 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 117 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699834707101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithResult\[9\] " "Latch arithResult\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[0\] " "Ports D and ENA on the latch are fed by the same signal selector\[0\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699834707101 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 117 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699834707101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithResult\[8\] " "Latch arithResult\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[0\] " "Ports D and ENA on the latch are fed by the same signal selector\[0\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699834707101 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 117 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699834707101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithResult\[6\] " "Latch arithResult\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[3\] " "Ports D and ENA on the latch are fed by the same signal selector\[3\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699834707101 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 117 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699834707101 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } } { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 18 -1 0 } } { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 19 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1699834707106 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1699834707107 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[14\] Display:PrintArithResult\|message\[14\]~_emulated Display:PrintArithResult\|message\[14\]~1 " "Register \"Display:PrintArithResult\|message\[14\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[14\]~_emulated\" and latch \"Display:PrintArithResult\|message\[14\]~1\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699834707110 "|ALU|Display:PrintArithResult|message[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[0\] Display:PrintArithResult\|message\[0\]~_emulated Display:PrintArithResult\|message\[0\]~5 " "Register \"Display:PrintArithResult\|message\[0\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[0\]~_emulated\" and latch \"Display:PrintArithResult\|message\[0\]~5\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699834707110 "|ALU|Display:PrintArithResult|message[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[21\] Display:PrintArithResult\|message\[21\]~_emulated Display:PrintArithResult\|message\[21\]~9 " "Register \"Display:PrintArithResult\|message\[21\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[21\]~_emulated\" and latch \"Display:PrintArithResult\|message\[21\]~9\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699834707110 "|ALU|Display:PrintArithResult|message[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[7\] Display:PrintArithResult\|message\[7\]~_emulated Display:PrintArithResult\|message\[7\]~13 " "Register \"Display:PrintArithResult\|message\[7\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[7\]~_emulated\" and latch \"Display:PrintArithResult\|message\[7\]~13\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699834707110 "|ALU|Display:PrintArithResult|message[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[14\] Display:PrintMessage\|message\[14\]~_emulated Display:PrintArithResult\|message\[14\]~1 " "Register \"Display:PrintMessage\|message\[14\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[14\]~_emulated\" and latch \"Display:PrintArithResult\|message\[14\]~1\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699834707110 "|ALU|Display:PrintMessage|message[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[0\] Display:PrintMessage\|message\[0\]~_emulated Display:PrintArithResult\|message\[0\]~5 " "Register \"Display:PrintMessage\|message\[0\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[0\]~_emulated\" and latch \"Display:PrintArithResult\|message\[0\]~5\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699834707110 "|ALU|Display:PrintMessage|message[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[21\] Display:PrintMessage\|message\[21\]~_emulated Display:PrintArithResult\|message\[21\]~9 " "Register \"Display:PrintMessage\|message\[21\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[21\]~_emulated\" and latch \"Display:PrintArithResult\|message\[21\]~9\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699834707110 "|ALU|Display:PrintMessage|message[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[7\] Display:PrintMessage\|message\[7\]~_emulated Display:PrintArithResult\|message\[7\]~13 " "Register \"Display:PrintMessage\|message\[7\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[7\]~_emulated\" and latch \"Display:PrintArithResult\|message\[7\]~13\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699834707110 "|ALU|Display:PrintMessage|message[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[1\] Display:PrintArithResult\|message\[1\]~_emulated Display:PrintArithResult\|message\[1\]~17 " "Register \"Display:PrintArithResult\|message\[1\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[1\]~_emulated\" and latch \"Display:PrintArithResult\|message\[1\]~17\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699834707110 "|ALU|Display:PrintArithResult|message[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[15\] Display:PrintArithResult\|message\[15\]~_emulated Display:PrintArithResult\|message\[15\]~21 " "Register \"Display:PrintArithResult\|message\[15\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[15\]~_emulated\" and latch \"Display:PrintArithResult\|message\[15\]~21\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699834707110 "|ALU|Display:PrintArithResult|message[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[22\] Display:PrintArithResult\|message\[22\]~_emulated Display:PrintArithResult\|message\[22\]~25 " "Register \"Display:PrintArithResult\|message\[22\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[22\]~_emulated\" and latch \"Display:PrintArithResult\|message\[22\]~25\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699834707110 "|ALU|Display:PrintArithResult|message[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[8\] Display:PrintArithResult\|message\[8\]~_emulated Display:PrintArithResult\|message\[8\]~29 " "Register \"Display:PrintArithResult\|message\[8\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[8\]~_emulated\" and latch \"Display:PrintArithResult\|message\[8\]~29\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699834707110 "|ALU|Display:PrintArithResult|message[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[1\] Display:PrintMessage\|message\[1\]~_emulated Display:PrintArithResult\|message\[1\]~17 " "Register \"Display:PrintMessage\|message\[1\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[1\]~_emulated\" and latch \"Display:PrintArithResult\|message\[1\]~17\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699834707110 "|ALU|Display:PrintMessage|message[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[15\] Display:PrintMessage\|message\[15\]~_emulated Display:PrintArithResult\|message\[15\]~21 " "Register \"Display:PrintMessage\|message\[15\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[15\]~_emulated\" and latch \"Display:PrintArithResult\|message\[15\]~21\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699834707110 "|ALU|Display:PrintMessage|message[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[22\] Display:PrintMessage\|message\[22\]~_emulated Display:PrintArithResult\|message\[22\]~25 " "Register \"Display:PrintMessage\|message\[22\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[22\]~_emulated\" and latch \"Display:PrintArithResult\|message\[22\]~25\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699834707110 "|ALU|Display:PrintMessage|message[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[8\] Display:PrintMessage\|message\[8\]~_emulated Display:PrintArithResult\|message\[8\]~29 " "Register \"Display:PrintMessage\|message\[8\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[8\]~_emulated\" and latch \"Display:PrintArithResult\|message\[8\]~29\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699834707110 "|ALU|Display:PrintMessage|message[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[16\] Display:PrintArithResult\|message\[16\]~_emulated Display:PrintArithResult\|message\[16\]~33 " "Register \"Display:PrintArithResult\|message\[16\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[16\]~_emulated\" and latch \"Display:PrintArithResult\|message\[16\]~33\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699834707110 "|ALU|Display:PrintArithResult|message[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[2\] Display:PrintArithResult\|message\[2\]~_emulated Display:PrintArithResult\|message\[2\]~37 " "Register \"Display:PrintArithResult\|message\[2\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[2\]~_emulated\" and latch \"Display:PrintArithResult\|message\[2\]~37\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699834707110 "|ALU|Display:PrintArithResult|message[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[23\] Display:PrintArithResult\|message\[23\]~_emulated Display:PrintArithResult\|message\[23\]~41 " "Register \"Display:PrintArithResult\|message\[23\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[23\]~_emulated\" and latch \"Display:PrintArithResult\|message\[23\]~41\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699834707110 "|ALU|Display:PrintArithResult|message[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[9\] Display:PrintArithResult\|message\[9\]~_emulated Display:PrintArithResult\|message\[9\]~45 " "Register \"Display:PrintArithResult\|message\[9\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[9\]~_emulated\" and latch \"Display:PrintArithResult\|message\[9\]~45\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699834707110 "|ALU|Display:PrintArithResult|message[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[16\] Display:PrintMessage\|message\[16\]~_emulated Display:PrintArithResult\|message\[16\]~33 " "Register \"Display:PrintMessage\|message\[16\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[16\]~_emulated\" and latch \"Display:PrintArithResult\|message\[16\]~33\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699834707110 "|ALU|Display:PrintMessage|message[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[2\] Display:PrintMessage\|message\[2\]~_emulated Display:PrintArithResult\|message\[2\]~37 " "Register \"Display:PrintMessage\|message\[2\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[2\]~_emulated\" and latch \"Display:PrintArithResult\|message\[2\]~37\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699834707110 "|ALU|Display:PrintMessage|message[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[23\] Display:PrintMessage\|message\[23\]~_emulated Display:PrintArithResult\|message\[23\]~41 " "Register \"Display:PrintMessage\|message\[23\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[23\]~_emulated\" and latch \"Display:PrintArithResult\|message\[23\]~41\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699834707110 "|ALU|Display:PrintMessage|message[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[9\] Display:PrintMessage\|message\[9\]~_emulated Display:PrintArithResult\|message\[9\]~45 " "Register \"Display:PrintMessage\|message\[9\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[9\]~_emulated\" and latch \"Display:PrintArithResult\|message\[9\]~45\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699834707110 "|ALU|Display:PrintMessage|message[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[3\] Display:PrintArithResult\|message\[3\]~_emulated Display:PrintArithResult\|message\[3\]~49 " "Register \"Display:PrintArithResult\|message\[3\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[3\]~_emulated\" and latch \"Display:PrintArithResult\|message\[3\]~49\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699834707110 "|ALU|Display:PrintArithResult|message[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[17\] Display:PrintArithResult\|message\[17\]~_emulated Display:PrintArithResult\|message\[17\]~53 " "Register \"Display:PrintArithResult\|message\[17\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[17\]~_emulated\" and latch \"Display:PrintArithResult\|message\[17\]~53\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699834707110 "|ALU|Display:PrintArithResult|message[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[24\] Display:PrintArithResult\|message\[24\]~_emulated Display:PrintArithResult\|message\[24\]~57 " "Register \"Display:PrintArithResult\|message\[24\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[24\]~_emulated\" and latch \"Display:PrintArithResult\|message\[24\]~57\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699834707110 "|ALU|Display:PrintArithResult|message[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[10\] Display:PrintArithResult\|message\[10\]~_emulated Display:PrintArithResult\|message\[10\]~61 " "Register \"Display:PrintArithResult\|message\[10\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[10\]~_emulated\" and latch \"Display:PrintArithResult\|message\[10\]~61\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699834707110 "|ALU|Display:PrintArithResult|message[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[3\] Display:PrintMessage\|message\[3\]~_emulated Display:PrintArithResult\|message\[3\]~49 " "Register \"Display:PrintMessage\|message\[3\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[3\]~_emulated\" and latch \"Display:PrintArithResult\|message\[3\]~49\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699834707110 "|ALU|Display:PrintMessage|message[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[17\] Display:PrintMessage\|message\[17\]~_emulated Display:PrintArithResult\|message\[17\]~53 " "Register \"Display:PrintMessage\|message\[17\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[17\]~_emulated\" and latch \"Display:PrintArithResult\|message\[17\]~53\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699834707110 "|ALU|Display:PrintMessage|message[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[24\] Display:PrintMessage\|message\[24\]~_emulated Display:PrintArithResult\|message\[24\]~57 " "Register \"Display:PrintMessage\|message\[24\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[24\]~_emulated\" and latch \"Display:PrintArithResult\|message\[24\]~57\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699834707110 "|ALU|Display:PrintMessage|message[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[10\] Display:PrintMessage\|message\[10\]~_emulated Display:PrintArithResult\|message\[10\]~61 " "Register \"Display:PrintMessage\|message\[10\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[10\]~_emulated\" and latch \"Display:PrintArithResult\|message\[10\]~61\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699834707110 "|ALU|Display:PrintMessage|message[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[18\] Display:PrintArithResult\|message\[18\]~_emulated Display:PrintArithResult\|message\[18\]~65 " "Register \"Display:PrintArithResult\|message\[18\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[18\]~_emulated\" and latch \"Display:PrintArithResult\|message\[18\]~65\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699834707110 "|ALU|Display:PrintArithResult|message[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[4\] Display:PrintArithResult\|message\[4\]~_emulated Display:PrintArithResult\|message\[4\]~69 " "Register \"Display:PrintArithResult\|message\[4\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[4\]~_emulated\" and latch \"Display:PrintArithResult\|message\[4\]~69\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699834707110 "|ALU|Display:PrintArithResult|message[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[25\] Display:PrintArithResult\|message\[25\]~_emulated Display:PrintArithResult\|message\[25\]~73 " "Register \"Display:PrintArithResult\|message\[25\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[25\]~_emulated\" and latch \"Display:PrintArithResult\|message\[25\]~73\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699834707110 "|ALU|Display:PrintArithResult|message[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[11\] Display:PrintArithResult\|message\[11\]~_emulated Display:PrintArithResult\|message\[11\]~77 " "Register \"Display:PrintArithResult\|message\[11\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[11\]~_emulated\" and latch \"Display:PrintArithResult\|message\[11\]~77\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699834707110 "|ALU|Display:PrintArithResult|message[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[18\] Display:PrintMessage\|message\[18\]~_emulated Display:PrintArithResult\|message\[18\]~65 " "Register \"Display:PrintMessage\|message\[18\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[18\]~_emulated\" and latch \"Display:PrintArithResult\|message\[18\]~65\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699834707110 "|ALU|Display:PrintMessage|message[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[4\] Display:PrintMessage\|message\[4\]~_emulated Display:PrintArithResult\|message\[4\]~69 " "Register \"Display:PrintMessage\|message\[4\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[4\]~_emulated\" and latch \"Display:PrintArithResult\|message\[4\]~69\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699834707110 "|ALU|Display:PrintMessage|message[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[25\] Display:PrintMessage\|message\[25\]~_emulated Display:PrintArithResult\|message\[25\]~73 " "Register \"Display:PrintMessage\|message\[25\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[25\]~_emulated\" and latch \"Display:PrintArithResult\|message\[25\]~73\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699834707110 "|ALU|Display:PrintMessage|message[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[11\] Display:PrintMessage\|message\[11\]~_emulated Display:PrintArithResult\|message\[11\]~77 " "Register \"Display:PrintMessage\|message\[11\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[11\]~_emulated\" and latch \"Display:PrintArithResult\|message\[11\]~77\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699834707110 "|ALU|Display:PrintMessage|message[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[5\] Display:PrintArithResult\|message\[5\]~_emulated Display:PrintArithResult\|message\[5\]~81 " "Register \"Display:PrintArithResult\|message\[5\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[5\]~_emulated\" and latch \"Display:PrintArithResult\|message\[5\]~81\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699834707110 "|ALU|Display:PrintArithResult|message[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[19\] Display:PrintArithResult\|message\[19\]~_emulated Display:PrintArithResult\|message\[14\]~1 " "Register \"Display:PrintArithResult\|message\[19\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[19\]~_emulated\" and latch \"Display:PrintArithResult\|message\[14\]~1\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699834707110 "|ALU|Display:PrintArithResult|message[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[26\] Display:PrintArithResult\|message\[26\]~_emulated Display:PrintArithResult\|message\[26\]~87 " "Register \"Display:PrintArithResult\|message\[26\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[26\]~_emulated\" and latch \"Display:PrintArithResult\|message\[26\]~87\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699834707110 "|ALU|Display:PrintArithResult|message[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[12\] Display:PrintArithResult\|message\[12\]~_emulated Display:PrintArithResult\|message\[12\]~91 " "Register \"Display:PrintArithResult\|message\[12\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[12\]~_emulated\" and latch \"Display:PrintArithResult\|message\[12\]~91\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699834707110 "|ALU|Display:PrintArithResult|message[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[5\] Display:PrintMessage\|message\[5\]~_emulated Display:PrintArithResult\|message\[5\]~81 " "Register \"Display:PrintMessage\|message\[5\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[5\]~_emulated\" and latch \"Display:PrintArithResult\|message\[5\]~81\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699834707110 "|ALU|Display:PrintMessage|message[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[26\] Display:PrintMessage\|message\[26\]~_emulated Display:PrintArithResult\|message\[26\]~87 " "Register \"Display:PrintMessage\|message\[26\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[26\]~_emulated\" and latch \"Display:PrintArithResult\|message\[26\]~87\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699834707110 "|ALU|Display:PrintMessage|message[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[12\] Display:PrintMessage\|message\[12\]~_emulated Display:PrintArithResult\|message\[12\]~91 " "Register \"Display:PrintMessage\|message\[12\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[12\]~_emulated\" and latch \"Display:PrintArithResult\|message\[12\]~91\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699834707110 "|ALU|Display:PrintMessage|message[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[20\] Display:PrintArithResult\|message\[20\]~_emulated Display:PrintArithResult\|message\[20\]~95 " "Register \"Display:PrintArithResult\|message\[20\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[20\]~_emulated\" and latch \"Display:PrintArithResult\|message\[20\]~95\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699834707110 "|ALU|Display:PrintArithResult|message[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[6\] Display:PrintArithResult\|message\[6\]~_emulated Display:PrintArithResult\|message\[6\]~99 " "Register \"Display:PrintArithResult\|message\[6\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[6\]~_emulated\" and latch \"Display:PrintArithResult\|message\[6\]~99\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699834707110 "|ALU|Display:PrintArithResult|message[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[27\] Display:PrintArithResult\|message\[27\]~_emulated Display:PrintArithResult\|message\[27\]~103 " "Register \"Display:PrintArithResult\|message\[27\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[27\]~_emulated\" and latch \"Display:PrintArithResult\|message\[27\]~103\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699834707110 "|ALU|Display:PrintArithResult|message[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[13\] Display:PrintArithResult\|message\[13\]~_emulated Display:PrintArithResult\|message\[13\]~107 " "Register \"Display:PrintArithResult\|message\[13\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[13\]~_emulated\" and latch \"Display:PrintArithResult\|message\[13\]~107\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699834707110 "|ALU|Display:PrintArithResult|message[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[20\] Display:PrintMessage\|message\[20\]~_emulated Display:PrintArithResult\|message\[20\]~95 " "Register \"Display:PrintMessage\|message\[20\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[20\]~_emulated\" and latch \"Display:PrintArithResult\|message\[20\]~95\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699834707110 "|ALU|Display:PrintMessage|message[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[6\] Display:PrintMessage\|message\[6\]~_emulated Display:PrintArithResult\|message\[6\]~99 " "Register \"Display:PrintMessage\|message\[6\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[6\]~_emulated\" and latch \"Display:PrintArithResult\|message\[6\]~99\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699834707110 "|ALU|Display:PrintMessage|message[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[27\] Display:PrintMessage\|message\[27\]~_emulated Display:PrintArithResult\|message\[27\]~103 " "Register \"Display:PrintMessage\|message\[27\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[27\]~_emulated\" and latch \"Display:PrintArithResult\|message\[27\]~103\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699834707110 "|ALU|Display:PrintMessage|message[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[13\] Display:PrintMessage\|message\[13\]~_emulated Display:PrintArithResult\|message\[13\]~107 " "Register \"Display:PrintMessage\|message\[13\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[13\]~_emulated\" and latch \"Display:PrintArithResult\|message\[13\]~107\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699834707110 "|ALU|Display:PrintMessage|message[13]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1699834707110 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699834707581 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BCD\|lpm_divide:Mod0\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|op_8~0 " "Logic cell \"BinaryToBCD:BCD\|lpm_divide:Mod0\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|op_8~0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699834708194 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BCD\|lpm_divide:Mod1\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_9_result_int\[0\]~0 " "Logic cell \"BinaryToBCD:BCD\|lpm_divide:Mod1\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_9_result_int\[0\]~0\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_9_result_int\[0\]~0" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/alt_u_div_m9f.tdf" 72 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699834708194 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BCD\|lpm_divide:Mod1\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"BinaryToBCD:BCD\|lpm_divide:Mod1\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_6_result_int\[0\]~14" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/alt_u_div_m9f.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699834708194 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BCD\|lpm_divide:Mod1\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"BinaryToBCD:BCD\|lpm_divide:Mod1\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_7_result_int\[0\]~16" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/alt_u_div_m9f.tdf" 62 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699834708194 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BCD\|lpm_divide:Mod1\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"BinaryToBCD:BCD\|lpm_divide:Mod1\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_8_result_int\[0\]~18" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/alt_u_div_m9f.tdf" 67 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699834708194 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1699834708194 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699834708355 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699834708355 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputSelector " "No output dependent on input pin \"inputSelector\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699834708457 "|ALU|inputSelector"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1699834708457 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1101 " "Implemented 1101 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699834708457 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699834708457 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1073 " "Implemented 1073 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699834708457 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699834708457 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 172 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 172 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "439 " "Peak virtual memory: 439 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699834708474 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 12 18:18:28 2023 " "Processing ended: Sun Nov 12 18:18:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699834708474 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699834708474 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699834708474 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699834708474 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1699834709985 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699834709985 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 12 18:18:29 2023 " "Processing started: Sun Nov 12 18:18:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699834709985 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1699834709985 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ALU -c ALU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1699834709985 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1699834710019 ""}
{ "Info" "0" "" "Project  = ALU" {  } {  } 0 0 "Project  = ALU" 0 0 "Fitter" 0 0 1699834710020 ""}
{ "Info" "0" "" "Revision = ALU" {  } {  } 0 0 "Revision = ALU" 0 0 "Fitter" 0 0 1699834710020 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1699834710063 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1699834710064 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "ALU EP4CE6E22C6 " "Automatically selected device EP4CE6E22C6 for design ALU" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1699834710179 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1699834710219 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1699834710219 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1699834710355 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1699834710362 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C6 " "Device EP4CE10E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699834710435 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C6 " "Device EP4CE15E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699834710435 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C6 " "Device EP4CE22E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699834710435 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1699834710435 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/" { { 0 { 0 ""} 0 2329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699834710442 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/" { { 0 { 0 ""} 0 2331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699834710442 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/" { { 0 { 0 ""} 0 2333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699834710442 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/" { { 0 { 0 ""} 0 2335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699834710442 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/" { { 0 { 0 ""} 0 2337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699834710442 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1699834710442 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1699834710444 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 28 " "No exact pin location assignment(s) for 1 pins of 28 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1699834710686 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "34 " "The Timing Analyzer is analyzing 34 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1699834711009 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ALU.sdc " "Synopsys Design Constraints File file not found: 'ALU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1699834711012 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1699834711013 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1699834711028 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1699834711030 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1699834711031 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clock~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1699834711171 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/" { { 0 { 0 ""} 0 2324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699834711171 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) " "Automatically promoted node reset~input (placed in PIN 25 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1699834711172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ArithmeticShiftRight:ASRShift\|counter2\[1\] " "Destination node ArithmeticShiftRight:ASRShift\|counter2\[1\]" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/" { { 0 { 0 ""} 0 317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1699834711172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ArithmeticShiftRight:ASRShift\|counter2\[0\] " "Destination node ArithmeticShiftRight:ASRShift\|counter2\[0\]" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/" { { 0 { 0 ""} 0 318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1699834711172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ArithmeticShiftRight:ASRShift\|counter2\[2\] " "Destination node ArithmeticShiftRight:ASRShift\|counter2\[2\]" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/" { { 0 { 0 ""} 0 316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1699834711172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ArithmeticShiftRight:ASRShift\|counter2\[3\] " "Destination node ArithmeticShiftRight:ASRShift\|counter2\[3\]" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/" { { 0 { 0 ""} 0 315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1699834711172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ArithmeticShiftRight:ASRShift\|shifterResult\[3\]~0 " "Destination node ArithmeticShiftRight:ASRShift\|shifterResult\[3\]~0" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/" { { 0 { 0 ""} 0 1138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1699834711172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LeftShifter:LfShift\|counter2\[1\] " "Destination node LeftShifter:LfShift\|counter2\[1\]" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1699834711172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LeftShifter:LfShift\|counter2\[0\] " "Destination node LeftShifter:LfShift\|counter2\[0\]" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/" { { 0 { 0 ""} 0 384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1699834711172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LeftShifter:LfShift\|counter2\[2\] " "Destination node LeftShifter:LfShift\|counter2\[2\]" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1699834711172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LeftShifter:LfShift\|counter2\[3\] " "Destination node LeftShifter:LfShift\|counter2\[3\]" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1699834711172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LeftShifter:LfShift\|shifterResult\[0\]~0 " "Destination node LeftShifter:LfShift\|shifterResult\[0\]~0" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/" { { 0 { 0 ""} 0 1140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1699834711172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1699834711172 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1699834711172 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/" { { 0 { 0 ""} 0 2323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699834711172 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Display:PrintArithResult\|thirdClock  " "Automatically promoted node Display:PrintArithResult\|thirdClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1699834711172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Display:PrintArithResult\|thirdClock~0 " "Destination node Display:PrintArithResult\|thirdClock~0" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/" { { 0 { 0 ""} 0 2294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1699834711172 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1699834711172 ""}  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/" { { 0 { 0 ""} 0 590 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699834711172 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Display:PrintMessage\|thirdClock  " "Automatically promoted node Display:PrintMessage\|thirdClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1699834711172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Display:PrintMessage\|thirdClock~0 " "Destination node Display:PrintMessage\|thirdClock~0" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/" { { 0 { 0 ""} 0 2295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1699834711172 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1699834711172 ""}  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/" { { 0 { 0 ""} 0 301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699834711172 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LeftShifter:LfShift\|secondClock  " "Automatically promoted node LeftShifter:LfShift\|secondClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1699834711172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LeftShifter:LfShift\|secondClock~0 " "Destination node LeftShifter:LfShift\|secondClock~0" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/" { { 0 { 0 ""} 0 1294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1699834711172 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1699834711172 ""}  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699834711172 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ArithmeticShiftRight:ASRShift\|secondClock  " "Automatically promoted node ArithmeticShiftRight:ASRShift\|secondClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1699834711172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ArithmeticShiftRight:ASRShift\|secondClock~0 " "Destination node ArithmeticShiftRight:ASRShift\|secondClock~0" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/" { { 0 { 0 ""} 0 1288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1699834711172 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1699834711172 ""}  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699834711172 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux1~0  " "Automatically promoted node Mux1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1699834711173 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 121 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/" { { 0 { 0 ""} 0 2194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699834711173 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1699834711528 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1699834711530 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1699834711531 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1699834711535 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1699834711539 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1699834711543 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1699834711543 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1699834711545 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1699834711545 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1699834711546 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1699834711546 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1699834711549 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1699834711549 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1699834711549 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 8 3 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1699834711549 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1699834711549 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1699834711549 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1699834711549 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 11 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1699834711549 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 3 7 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1699834711549 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 8 5 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1699834711549 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 10 2 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 10 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1699834711549 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1699834711549 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1699834711549 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[0\] " "Node \"A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699834711609 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[1\] " "Node \"A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699834711609 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[2\] " "Node \"A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699834711609 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[3\] " "Node \"A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699834711609 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[4\] " "Node \"A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699834711609 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[5\] " "Node \"A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699834711609 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[6\] " "Node \"A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699834711609 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[7\] " "Node \"A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699834711609 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[8\] " "Node \"A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699834711609 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[9\] " "Node \"A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699834711609 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1699834711609 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699834711610 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1699834711615 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1699834712282 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699834712756 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1699834712778 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1699834715895 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699834715895 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1699834716395 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 12 { 0 ""} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1699834718061 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1699834718061 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1699834721045 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1699834721045 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699834721048 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.48 " "Total time spent on timing analysis during the Fitter is 1.48 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1699834721209 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1699834721227 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1699834721567 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1699834721568 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1699834721888 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699834722663 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1699834723009 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/output_files/ALU.fit.smsg " "Generated suppressed messages file /mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/output_files/ALU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1699834723130 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 18 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "713 " "Peak virtual memory: 713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699834723552 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 12 18:18:43 2023 " "Processing ended: Sun Nov 12 18:18:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699834723552 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699834723552 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699834723552 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1699834723552 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1699834725200 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699834725201 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 12 18:18:45 2023 " "Processing started: Sun Nov 12 18:18:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699834725201 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1699834725201 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ALU -c ALU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1699834725201 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1699834725391 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1699834725789 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1699834725805 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "351 " "Peak virtual memory: 351 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699834725885 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 12 18:18:45 2023 " "Processing ended: Sun Nov 12 18:18:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699834725885 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699834725885 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699834725885 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1699834725885 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1699834726632 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1699834727472 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699834727472 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 12 18:18:47 2023 " "Processing started: Sun Nov 12 18:18:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699834727472 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1699834727472 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ALU -c ALU " "Command: quartus_sta ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1699834727472 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1699834727525 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1699834727655 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1699834727655 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1699834727701 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1699834727701 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "34 " "The Timing Analyzer is analyzing 34 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1699834727916 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ALU.sdc " "Synopsys Design Constraints File file not found: 'ALU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1699834727952 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1699834727952 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Display:PrintArithResult\|thirdClock Display:PrintArithResult\|thirdClock " "create_clock -period 1.000 -name Display:PrintArithResult\|thirdClock Display:PrintArithResult\|thirdClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699834727959 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699834727959 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Display:PrintMessage\|thirdClock Display:PrintMessage\|thirdClock " "create_clock -period 1.000 -name Display:PrintMessage\|thirdClock Display:PrintMessage\|thirdClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699834727959 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name selector\[0\] selector\[0\] " "create_clock -period 1.000 -name selector\[0\] selector\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699834727959 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ArithmeticShiftRight:ASRShift\|secondClock ArithmeticShiftRight:ASRShift\|secondClock " "create_clock -period 1.000 -name ArithmeticShiftRight:ASRShift\|secondClock ArithmeticShiftRight:ASRShift\|secondClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699834727959 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LeftShifter:LfShift\|secondClock LeftShifter:LfShift\|secondClock " "create_clock -period 1.000 -name LeftShifter:LfShift\|secondClock LeftShifter:LfShift\|secondClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699834727959 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699834727959 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699834727959 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1699834727967 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699834727969 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1699834727970 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1699834727976 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1699834728047 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699834728047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.033 " "Worst-case setup slack is -16.033" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.033            -280.184 clock  " "  -16.033            -280.184 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.938            -491.427 Display:PrintArithResult\|thirdClock  " "   -5.938            -491.427 Display:PrintArithResult\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.354            -333.477 Display:PrintMessage\|thirdClock  " "   -5.354            -333.477 Display:PrintMessage\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.234             -52.215 reset  " "   -2.234             -52.215 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.044             -26.902 ArithmeticShiftRight:ASRShift\|secondClock  " "   -2.044             -26.902 ArithmeticShiftRight:ASRShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.814             -28.030 LeftShifter:LfShift\|secondClock  " "   -1.814             -28.030 LeftShifter:LfShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.712              -9.320 selector\[0\]  " "   -1.712              -9.320 selector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699834728049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.081 " "Worst-case hold slack is 0.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.081               0.000 Display:PrintMessage\|thirdClock  " "    0.081               0.000 Display:PrintMessage\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.086               0.000 Display:PrintArithResult\|thirdClock  " "    0.086               0.000 Display:PrintArithResult\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 ArithmeticShiftRight:ASRShift\|secondClock  " "    0.357               0.000 ArithmeticShiftRight:ASRShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 LeftShifter:LfShift\|secondClock  " "    0.357               0.000 LeftShifter:LfShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 clock  " "    0.370               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 selector\[0\]  " "    0.373               0.000 selector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.183               0.000 reset  " "    1.183               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728068 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699834728068 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.005 " "Worst-case recovery slack is 0.005" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.005               0.000 clock  " "    0.005               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.081               0.000 Display:PrintArithResult\|thirdClock  " "    0.081               0.000 Display:PrintArithResult\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.088               0.000 Display:PrintMessage\|thirdClock  " "    0.088               0.000 Display:PrintMessage\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191               0.000 LeftShifter:LfShift\|secondClock  " "    0.191               0.000 LeftShifter:LfShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 ArithmeticShiftRight:ASRShift\|secondClock  " "    0.199               0.000 ArithmeticShiftRight:ASRShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699834728071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.280 " "Worst-case removal slack is -0.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.280              -2.520 ArithmeticShiftRight:ASRShift\|secondClock  " "   -0.280              -2.520 ArithmeticShiftRight:ASRShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.273              -2.730 LeftShifter:LfShift\|secondClock  " "   -0.273              -2.730 LeftShifter:LfShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.166             -13.060 Display:PrintMessage\|thirdClock  " "   -0.166             -13.060 Display:PrintMessage\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.159             -12.693 Display:PrintArithResult\|thirdClock  " "   -0.159             -12.693 Display:PrintArithResult\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.090              -7.245 clock  " "   -0.090              -7.245 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728076 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699834728076 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -107.000 clock  " "   -3.000            -107.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 reset  " "   -3.000              -3.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 selector\[0\]  " "   -3.000              -3.000 selector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -107.000 Display:PrintArithResult\|thirdClock  " "   -1.000            -107.000 Display:PrintArithResult\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -80.000 Display:PrintMessage\|thirdClock  " "   -1.000             -80.000 Display:PrintMessage\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -24.000 LeftShifter:LfShift\|secondClock  " "   -1.000             -24.000 LeftShifter:LfShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -22.000 ArithmeticShiftRight:ASRShift\|secondClock  " "   -1.000             -22.000 ArithmeticShiftRight:ASRShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728078 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699834728078 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699834728270 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699834728270 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1699834728279 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1699834728303 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1699834728818 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699834728926 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1699834728950 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699834728950 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.185 " "Worst-case setup slack is -14.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.185            -238.582 clock  " "  -14.185            -238.582 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.250            -436.449 Display:PrintArithResult\|thirdClock  " "   -5.250            -436.449 Display:PrintArithResult\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.766            -293.883 Display:PrintMessage\|thirdClock  " "   -4.766            -293.883 Display:PrintMessage\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.039             -47.649 reset  " "   -2.039             -47.649 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.783             -22.810 ArithmeticShiftRight:ASRShift\|secondClock  " "   -1.783             -22.810 ArithmeticShiftRight:ASRShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.593              -8.533 selector\[0\]  " "   -1.593              -8.533 selector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.572             -23.680 LeftShifter:LfShift\|secondClock  " "   -1.572             -23.680 LeftShifter:LfShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728956 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699834728956 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.096 " "Worst-case hold slack is 0.096" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 Display:PrintMessage\|thirdClock  " "    0.096               0.000 Display:PrintMessage\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.097               0.000 Display:PrintArithResult\|thirdClock  " "    0.097               0.000 Display:PrintArithResult\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 ArithmeticShiftRight:ASRShift\|secondClock  " "    0.311               0.000 ArithmeticShiftRight:ASRShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 LeftShifter:LfShift\|secondClock  " "    0.311               0.000 LeftShifter:LfShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 clock  " "    0.330               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 selector\[0\]  " "    0.419               0.000 selector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.076               0.000 reset  " "    1.076               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699834728969 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.077 " "Worst-case recovery slack is 0.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 clock  " "    0.077               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.118               0.000 Display:PrintArithResult\|thirdClock  " "    0.118               0.000 Display:PrintArithResult\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.122               0.000 Display:PrintMessage\|thirdClock  " "    0.122               0.000 Display:PrintMessage\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.232               0.000 ArithmeticShiftRight:ASRShift\|secondClock  " "    0.232               0.000 ArithmeticShiftRight:ASRShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 LeftShifter:LfShift\|secondClock  " "    0.234               0.000 LeftShifter:LfShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728977 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699834728977 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.243 " "Worst-case removal slack is -0.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.243              -2.430 LeftShifter:LfShift\|secondClock  " "   -0.243              -2.430 LeftShifter:LfShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.242              -2.178 ArithmeticShiftRight:ASRShift\|secondClock  " "   -0.242              -2.178 ArithmeticShiftRight:ASRShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.127              -9.958 Display:PrintMessage\|thirdClock  " "   -0.127              -9.958 Display:PrintMessage\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.123              -9.780 Display:PrintArithResult\|thirdClock  " "   -0.123              -9.780 Display:PrintArithResult\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.089              -7.248 clock  " "   -0.089              -7.248 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728988 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699834728988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -107.000 clock  " "   -3.000            -107.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 reset  " "   -3.000              -3.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 selector\[0\]  " "   -3.000              -3.000 selector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -107.000 Display:PrintArithResult\|thirdClock  " "   -1.000            -107.000 Display:PrintArithResult\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -80.000 Display:PrintMessage\|thirdClock  " "   -1.000             -80.000 Display:PrintMessage\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -24.000 LeftShifter:LfShift\|secondClock  " "   -1.000             -24.000 LeftShifter:LfShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -22.000 ArithmeticShiftRight:ASRShift\|secondClock  " "   -1.000             -22.000 ArithmeticShiftRight:ASRShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834728994 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699834728994 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699834729322 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699834729322 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699834729322 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699834729322 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.341 ns " "Worst Case Available Settling Time: 0.341 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699834729322 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699834729322 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699834729322 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1699834729336 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699834729451 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1699834729460 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699834729460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.593 " "Worst-case setup slack is -8.593" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834729476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834729476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.593            -117.551 clock  " "   -8.593            -117.551 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834729476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.878            -231.612 Display:PrintArithResult\|thirdClock  " "   -2.878            -231.612 Display:PrintArithResult\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834729476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.543            -151.010 Display:PrintMessage\|thirdClock  " "   -2.543            -151.010 Display:PrintMessage\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834729476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.335             -30.839 reset  " "   -1.335             -30.839 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834729476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.088              -5.832 selector\[0\]  " "   -1.088              -5.832 selector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834729476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.673              -8.161 ArithmeticShiftRight:ASRShift\|secondClock  " "   -0.673              -8.161 ArithmeticShiftRight:ASRShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834729476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.612              -7.860 LeftShifter:LfShift\|secondClock  " "   -0.612              -7.860 LeftShifter:LfShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834729476 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699834729476 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.004 " "Worst-case hold slack is 0.004" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834729495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834729495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.004               0.000 Display:PrintArithResult\|thirdClock  " "    0.004               0.000 Display:PrintArithResult\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834729495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.005               0.000 Display:PrintMessage\|thirdClock  " "    0.005               0.000 Display:PrintMessage\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834729495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 ArithmeticShiftRight:ASRShift\|secondClock  " "    0.186               0.000 ArithmeticShiftRight:ASRShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834729495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 LeftShifter:LfShift\|secondClock  " "    0.187               0.000 LeftShifter:LfShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834729495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.198               0.000 clock  " "    0.198               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834729495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.224               0.000 selector\[0\]  " "    0.224               0.000 selector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834729495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.697               0.000 reset  " "    0.697               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834729495 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699834729495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.097 " "Worst-case recovery slack is -0.097" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834729513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834729513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.097              -8.398 clock  " "   -0.097              -8.398 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834729513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.039              -3.019 Display:PrintArithResult\|thirdClock  " "   -0.039              -3.019 Display:PrintArithResult\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834729513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.034              -2.654 Display:PrintMessage\|thirdClock  " "   -0.034              -2.654 Display:PrintMessage\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834729513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.008               0.000 LeftShifter:LfShift\|secondClock  " "    0.008               0.000 LeftShifter:LfShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834729513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.012               0.000 ArithmeticShiftRight:ASRShift\|secondClock  " "    0.012               0.000 ArithmeticShiftRight:ASRShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834729513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699834729513 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.173 " "Worst-case removal slack is -0.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834729525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834729525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.173              -1.557 ArithmeticShiftRight:ASRShift\|secondClock  " "   -0.173              -1.557 ArithmeticShiftRight:ASRShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834729525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.169              -1.690 LeftShifter:LfShift\|secondClock  " "   -0.169              -1.690 LeftShifter:LfShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834729525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.124              -9.743 Display:PrintMessage\|thirdClock  " "   -0.124              -9.743 Display:PrintMessage\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834729525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.121              -9.661 Display:PrintArithResult\|thirdClock  " "   -0.121              -9.661 Display:PrintArithResult\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834729525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.075              -6.120 clock  " "   -0.075              -6.120 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834729525 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699834729525 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834729535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834729535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -113.981 clock  " "   -3.000            -113.981 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834729535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 reset  " "   -3.000              -3.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834729535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 selector\[0\]  " "   -3.000              -3.000 selector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834729535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -107.000 Display:PrintArithResult\|thirdClock  " "   -1.000            -107.000 Display:PrintArithResult\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834729535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -80.000 Display:PrintMessage\|thirdClock  " "   -1.000             -80.000 Display:PrintMessage\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834729535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -24.000 LeftShifter:LfShift\|secondClock  " "   -1.000             -24.000 LeftShifter:LfShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834729535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -22.000 ArithmeticShiftRight:ASRShift\|secondClock  " "   -1.000             -22.000 ArithmeticShiftRight:ASRShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699834729535 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699834729535 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699834729951 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699834729951 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699834729951 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699834729951 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.993 ns " "Worst Case Available Settling Time: 0.993 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699834729951 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699834729951 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699834729951 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1699834730422 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1699834730423 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "443 " "Peak virtual memory: 443 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699834730598 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 12 18:18:50 2023 " "Processing ended: Sun Nov 12 18:18:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699834730598 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699834730598 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699834730598 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1699834730598 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1699834732415 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699834732416 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 12 18:18:52 2023 " "Processing started: Sun Nov 12 18:18:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699834732416 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1699834732416 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ALU -c ALU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1699834732416 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1699834732656 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ALU.vo /mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/simulation/questa/ simulation " "Generated file ALU.vo in folder \"/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1699834732934 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "602 " "Peak virtual memory: 602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699834732957 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 12 18:18:52 2023 " "Processing ended: Sun Nov 12 18:18:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699834732957 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699834732957 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699834732957 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1699834732957 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 198 s " "Quartus Prime Full Compilation was successful. 0 errors, 198 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1699834733674 ""}
