// Seed: 2586986211
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
  assign id_2 = 1 ? id_2 : id_3.id_3;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    input tri0 id_2,
    input tri0 id_3,
    inout wor  id_4
);
  assign id_4 = 1'b0;
  wire id_6;
  module_0(
      id_6, id_6, id_6, id_6
  ); id_7(
      .id_0(1), .id_1(id_3 + ((id_1))), .id_2(1), .id_3(id_4), .id_4(id_0), .id_5(1), .id_6(id_3)
  );
endmodule
