

================================================================
== Synthesis Summary Report of 'krnl_LZW'
================================================================
+ General Information: 
    * Date:           Fri Dec  1 23:01:26 2023
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
    * Project:        LZW_HW
    * Solution:       solution1 (Vitis Kernel Flow Target)
    * Product family: zynquplus
    * Target device:  xczu3eg-sbva484-1-i
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+----------+----+-------------+-------------+-----+
    |              Modules             |  Issue |       | Latency |  Latency  | Iteration|         |  Trip |          |          |    |             |             |     |
    |              & Loops             |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|   BRAM   | DSP|      FF     |     LUT     | URAM|
    +----------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+----------+----+-------------+-------------+-----+
    |+ krnl_LZW*                       |  Timing|   0.00|  1269894|  8.466e+06|         -|  1269751|      -|  dataflow|  76 (17%)|   -|  80046 (56%)|  25946 (36%)|    -|
    | + grp_compute_LZW_fu_148         |  Timing|   0.00|  1269750|  8.465e+06|         -|  1269750|      -|        no|  68 (15%)|   -|  76733 (54%)|  21340 (30%)|    -|
    |  o VITIS_LOOP_68_1               |       -|  -4.87|    32768|  2.185e+05|         1|        1|  32768|       yes|         -|   -|            -|            -|    -|
    |  o VITIS_LOOP_94_4               |       -|  -4.87|  1203930|  8.027e+06|       147|        -|   8190|        no|         -|   -|            -|            -|    -|
    |   o VITIS_LOOP_12_1              |       -|  -4.87|       21|    140.007|         1|        1|     21|       yes|         -|   -|            -|            -|    -|
    |   o VITIS_LOOP_130_6             |       -|  -4.87|       72|    480.024|         1|        1|     72|       yes|         -|   -|            -|            -|    -|
    |   o VITIS_LOOP_12_1              |       -|  -4.87|       21|    140.007|         1|        1|     21|       yes|         -|   -|            -|            -|    -|
    |   o VITIS_LOOP_12_1              |       -|  -4.87|       21|    140.007|         1|        1|     21|       yes|         -|   -|            -|            -|    -|
    |  o Loop 3                        |       -|  -4.87|    32836|  2.189e+05|        71|        1|  32767|       yes|         -|   -|            -|            -|    -|
    |  o Loop 4                        |       -|  -4.87|       70|    466.690|        71|        1|      1|       yes|         -|   -|            -|            -|    -|
    | + grp_Block_split1_proc5_fu_161  |  Timing|   0.00|       71|    473.357|         -|       71|      -|        no|         -|   -|     87 (~0%)|    453 (~0%)|    -|
    | + grp_read_input_fu_175          |  Timing|   0.00|    65608|  4.374e+05|         -|    65608|      -|        no|         -|   -|    177 (~0%)|    535 (~0%)|    -|
    |  o mem_rd                        |       -|  -4.87|    65536|  4.369e+05|         3|        1|  65535|       yes|         -|   -|            -|            -|    -|
    +----------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+----------+----+-------------+-------------+-----+

