

================================================================
== Vivado HLS Report for 'zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_s'
================================================================
* Date:           Mon Aug 12 13:34:48 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.78 ns | 2.431 ns |   0.35 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      927|      927| 2.575 us | 2.575 us |  927|  927|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- PadTopWidth     |       66|       66|         1|          -|          -|    66|    no    |
        |- PadMain         |      792|      792|        66|          -|          -|    12|    no    |
        | + CopyMain       |       64|       64|         1|          -|          -|    64|    no    |
        |- PadBottomWidth  |       66|       66|         1|          -|          -|    66|    no    |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 5 
4 --> 4 3 
5 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str857, i32 0, i32 0, [1 x i8]* @p_str858, [1 x i8]* @p_str859, [1 x i8]* @p_str860, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str861, [1 x i8]* @p_str862)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str850, i32 0, i32 0, [1 x i8]* @p_str851, [1 x i8]* @p_str852, [1 x i8]* @p_str853, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str854, [1 x i8]* @p_str855)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str97) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:51]   --->   Operation 8 'specloopname' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str97)" [firmware/nnet_utils/nnet_padding_stream.h:51]   --->   Operation 9 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.60ns)   --->   "br label %0" [firmware/nnet_utils/nnet_padding_stream.h:53]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.21>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%j_0 = phi i7 [ 0, %PadTop_begin ], [ %j, %1 ]"   --->   Operation 11 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.59ns)   --->   "%icmp_ln53 = icmp eq i7 %j_0, -62" [firmware/nnet_utils/nnet_padding_stream.h:53]   --->   Operation 12 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 66, i64 66, i64 66)"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.40ns)   --->   "%j = add i7 %j_0, 1" [firmware/nnet_utils/nnet_padding_stream.h:53]   --->   Operation 14 'add' 'j' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln53, label %PadTop_end, label %1" [firmware/nnet_utils/nnet_padding_stream.h:53]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str98) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:53]   --->   Operation 16 'specloopname' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %res_V_data_V, i8 0)" [firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:54]   --->   Operation 17 'write' <Predicate = (!icmp_ln53)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br label %0" [firmware/nnet_utils/nnet_padding_stream.h:53]   --->   Operation 18 'br' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str97, i32 %tmp)" [firmware/nnet_utils/nnet_padding_stream.h:56]   --->   Operation 19 'specregionend' 'empty_71' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.60ns)   --->   "br label %.preheader3" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 20 'br' <Predicate = (icmp_ln53)> <Delay = 0.60>

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%i1_0 = phi i4 [ %i, %PadMain_end ], [ 0, %PadTop_end ]"   --->   Operation 21 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.65ns)   --->   "%icmp_ln59 = icmp eq i4 %i1_0, -4" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 22 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 23 'speclooptripcount' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.33ns)   --->   "%i = add i4 %i1_0, 1" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 24 'add' 'i' <Predicate = true> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln59, label %PadBottom_begin, label %PadMain_begin" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str99) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 26 'specloopname' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str99)" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 27 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str100) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:61]   --->   Operation 28 'specloopname' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %res_V_data_V, i8 0)" [firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62]   --->   Operation 29 'write' <Predicate = (!icmp_ln59)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_3 : Operation 30 [1/1] (0.60ns)   --->   "br label %.preheader2" [firmware/nnet_utils/nnet_padding_stream.h:65]   --->   Operation 30 'br' <Predicate = (!icmp_ln59)> <Delay = 0.60>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str103) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:75]   --->   Operation 31 'specloopname' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str103)" [firmware/nnet_utils/nnet_padding_stream.h:75]   --->   Operation 32 'specregionbegin' 'tmp_s' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.60ns)   --->   "br label %3" [firmware/nnet_utils/nnet_padding_stream.h:77]   --->   Operation 33 'br' <Predicate = (icmp_ln59)> <Delay = 0.60>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%j3_0 = phi i7 [ %j_15, %2 ], [ 0, %PadMain_begin ]"   --->   Operation 34 'phi' 'j3_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.59ns)   --->   "%icmp_ln65 = icmp eq i7 %j3_0, -64" [firmware/nnet_utils/nnet_padding_stream.h:65]   --->   Operation 35 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 36 'speclooptripcount' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.40ns)   --->   "%j_15 = add i7 %j3_0, 1" [firmware/nnet_utils/nnet_padding_stream.h:65]   --->   Operation 37 'add' 'j_15' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %icmp_ln65, label %PadMain_end, label %2" [firmware/nnet_utils/nnet_padding_stream.h:65]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str101) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:65]   --->   Operation 39 'specloopname' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.21ns)   --->   "%tmp_data_0_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %data_V_data_V)" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 40 'read' 'tmp_data_0_V' <Predicate = (!icmp_ln65)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_4 : Operation 41 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %res_V_data_V, i8 %tmp_data_0_V)" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 41 'write' <Predicate = (!icmp_ln65)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "br label %.preheader2" [firmware/nnet_utils/nnet_padding_stream.h:65]   --->   Operation 42 'br' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str102) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:69]   --->   Operation 43 'specloopname' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %res_V_data_V, i8 0)" [firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:70]   --->   Operation 44 'write' <Predicate = (icmp_ln65)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str99, i32 %tmp_2)" [firmware/nnet_utils/nnet_padding_stream.h:72]   --->   Operation 45 'specregionend' 'empty_74' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "br label %.preheader3" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 46 'br' <Predicate = (icmp_ln65)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 1.21>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%j6_0 = phi i7 [ 0, %PadBottom_begin ], [ %j_14, %4 ]"   --->   Operation 47 'phi' 'j6_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.59ns)   --->   "%icmp_ln77 = icmp eq i7 %j6_0, -62" [firmware/nnet_utils/nnet_padding_stream.h:77]   --->   Operation 48 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 66, i64 66, i64 66)"   --->   Operation 49 'speclooptripcount' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.40ns)   --->   "%j_14 = add i7 %j6_0, 1" [firmware/nnet_utils/nnet_padding_stream.h:77]   --->   Operation 50 'add' 'j_14' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %icmp_ln77, label %PadBottom_end, label %4" [firmware/nnet_utils/nnet_padding_stream.h:77]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str104) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:77]   --->   Operation 52 'specloopname' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %res_V_data_V, i8 0)" [firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:78]   --->   Operation 53 'write' <Predicate = (!icmp_ln77)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "br label %3" [firmware/nnet_utils/nnet_padding_stream.h:77]   --->   Operation 54 'br' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str103, i32 %tmp_s)" [firmware/nnet_utils/nnet_padding_stream.h:80]   --->   Operation 55 'specregionend' 'empty_76' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_padding_stream.h:81]   --->   Operation 56 'ret' <Predicate = (icmp_ln77)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.78ns, clock uncertainty: 0.347ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', firmware/nnet_utils/nnet_padding_stream.h:53) [9]  (0.603 ns)

 <State 2>: 1.22ns
The critical path consists of the following:
	fifo write on port 'res_V_data_V' (firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:54) [16]  (1.22 ns)

 <State 3>: 1.22ns
The critical path consists of the following:
	fifo write on port 'res_V_data_V' (firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62) [31]  (1.22 ns)

 <State 4>: 2.43ns
The critical path consists of the following:
	fifo read on port 'data_V_data_V' (firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66) [41]  (1.22 ns)
	fifo write on port 'res_V_data_V' (firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) [42]  (1.22 ns)

 <State 5>: 1.22ns
The critical path consists of the following:
	fifo write on port 'res_V_data_V' (firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:78) [61]  (1.22 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
