#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5df00bca9610 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5df00bc99070 .scope module, "testbench" "testbench" 3 3;
 .timescale -9 -12;
v0x5df00bccd040_0 .var "a00", 15 0;
v0x5df00bccd120_0 .var "a01", 15 0;
v0x5df00bccd1e0_0 .var "a10", 15 0;
v0x5df00bccd280_0 .var "a11", 15 0;
v0x5df00bccd340_0 .var "b00", 15 0;
v0x5df00bccd450_0 .var "b01", 15 0;
v0x5df00bccd510_0 .var "b10", 15 0;
v0x5df00bccd5d0_0 .var "b11", 15 0;
v0x5df00bccd690_0 .net "c00", 31 0, v0x5df00bcc86c0_0;  1 drivers
v0x5df00bccd750_0 .net "c01", 31 0, v0x5df00bcc9710_0;  1 drivers
v0x5df00bccd860_0 .net "c10", 31 0, v0x5df00bcca7b0_0;  1 drivers
v0x5df00bccd970_0 .net "c11", 31 0, v0x5df00bccb830_0;  1 drivers
v0x5df00bccda80_0 .var "clk", 0 0;
v0x5df00bccdb20_0 .var "rst", 0 0;
E_0x5df00bc973a0 .event posedge, v0x5df00bc8fe50_0;
S_0x5df00bc99200 .scope module, "dut" "matmult2x2" 3 10, 4 3 0, S_0x5df00bc99070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "a00";
    .port_info 3 /INPUT 16 "a01";
    .port_info 4 /INPUT 16 "a10";
    .port_info 5 /INPUT 16 "a11";
    .port_info 6 /INPUT 16 "b00";
    .port_info 7 /INPUT 16 "b01";
    .port_info 8 /INPUT 16 "b10";
    .port_info 9 /INPUT 16 "b11";
    .port_info 10 /OUTPUT 32 "c00";
    .port_info 11 /OUTPUT 32 "c01";
    .port_info 12 /OUTPUT 32 "c10";
    .port_info 13 /OUTPUT 32 "c11";
v0x5df00bccbc60_0 .net "a00", 15 0, v0x5df00bccd040_0;  1 drivers
v0x5df00bccbd90_0 .net "a01", 15 0, v0x5df00bccd120_0;  1 drivers
v0x5df00bccbea0_0 .net "a10", 15 0, v0x5df00bccd1e0_0;  1 drivers
v0x5df00bccbf90_0 .net "a11", 15 0, v0x5df00bccd280_0;  1 drivers
v0x5df00bccc0a0_0 .net "b00", 15 0, v0x5df00bccd340_0;  1 drivers
v0x5df00bccc200_0 .net "b01", 15 0, v0x5df00bccd450_0;  1 drivers
v0x5df00bccc310_0 .net "b10", 15 0, v0x5df00bccd510_0;  1 drivers
v0x5df00bccc420_0 .net "b11", 15 0, v0x5df00bccd5d0_0;  1 drivers
v0x5df00bccc530_0 .net "c00", 31 0, v0x5df00bcc86c0_0;  alias, 1 drivers
v0x5df00bccc680_0 .net "c01", 31 0, v0x5df00bcc9710_0;  alias, 1 drivers
v0x5df00bccc720_0 .net "c10", 31 0, v0x5df00bcca7b0_0;  alias, 1 drivers
v0x5df00bccc7c0_0 .net "c11", 31 0, v0x5df00bccb830_0;  alias, 1 drivers
v0x5df00bccc860_0 .net "clk", 0 0, v0x5df00bccda80_0;  1 drivers
v0x5df00bccc900_0 .net "rst", 0 0, v0x5df00bccdb20_0;  1 drivers
v0x5df00bccc9a0_0 .net "temp_c00", 31 0, v0x5df00bc90950_0;  1 drivers
v0x5df00bccca40_0 .net "temp_c01", 31 0, v0x5df00bcc8e50_0;  1 drivers
v0x5df00bcccb50_0 .net "temp_c10", 31 0, v0x5df00bcc9fd0_0;  1 drivers
v0x5df00bcccd70_0 .net "temp_c11", 31 0, v0x5df00bccafb0_0;  1 drivers
S_0x5df00bca0080 .scope module, "mac00a" "mac_cell" 4 13, 5 3 0, S_0x5df00bc99200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "a";
    .port_info 3 /INPUT 16 "b";
    .port_info 4 /INPUT 32 "acc_in";
    .port_info 5 /OUTPUT 32 "acc_out";
v0x5df00bc91790_0 .net "a", 15 0, v0x5df00bccd040_0;  alias, 1 drivers
L_0x7a4b960d0018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5df00bc91890_0 .net "acc_in", 31 0, L_0x7a4b960d0018;  1 drivers
v0x5df00bc90950_0 .var "acc_out", 31 0;
v0x5df00bc90a50_0 .net "b", 15 0, v0x5df00bccd340_0;  alias, 1 drivers
v0x5df00bc8fe50_0 .net "clk", 0 0, v0x5df00bccda80_0;  alias, 1 drivers
v0x5df00bc8ff50_0 .net "rst", 0 0, v0x5df00bccdb20_0;  alias, 1 drivers
E_0x5df00bc5e5d0 .event posedge, v0x5df00bc8ff50_0, v0x5df00bc8fe50_0;
S_0x5df00bcc8280 .scope module, "mac00b" "mac_cell" 4 14, 5 3 0, S_0x5df00bc99200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "a";
    .port_info 3 /INPUT 16 "b";
    .port_info 4 /INPUT 32 "acc_in";
    .port_info 5 /OUTPUT 32 "acc_out";
v0x5df00bcc8520_0 .net "a", 15 0, v0x5df00bccd120_0;  alias, 1 drivers
v0x5df00bcc8600_0 .net "acc_in", 31 0, v0x5df00bc90950_0;  alias, 1 drivers
v0x5df00bcc86c0_0 .var "acc_out", 31 0;
v0x5df00bcc8760_0 .net "b", 15 0, v0x5df00bccd510_0;  alias, 1 drivers
v0x5df00bcc8840_0 .net "clk", 0 0, v0x5df00bccda80_0;  alias, 1 drivers
v0x5df00bcc8930_0 .net "rst", 0 0, v0x5df00bccdb20_0;  alias, 1 drivers
S_0x5df00bcc8a50 .scope module, "mac01a" "mac_cell" 4 16, 5 3 0, S_0x5df00bc99200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "a";
    .port_info 3 /INPUT 16 "b";
    .port_info 4 /INPUT 32 "acc_in";
    .port_info 5 /OUTPUT 32 "acc_out";
v0x5df00bcc8cd0_0 .net "a", 15 0, v0x5df00bccd040_0;  alias, 1 drivers
L_0x7a4b960d0060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5df00bcc8d90_0 .net "acc_in", 31 0, L_0x7a4b960d0060;  1 drivers
v0x5df00bcc8e50_0 .var "acc_out", 31 0;
v0x5df00bcc8f40_0 .net "b", 15 0, v0x5df00bccd450_0;  alias, 1 drivers
v0x5df00bcc9020_0 .net "clk", 0 0, v0x5df00bccda80_0;  alias, 1 drivers
v0x5df00bcc9160_0 .net "rst", 0 0, v0x5df00bccdb20_0;  alias, 1 drivers
S_0x5df00bcc9310 .scope module, "mac01b" "mac_cell" 4 17, 5 3 0, S_0x5df00bc99200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "a";
    .port_info 3 /INPUT 16 "b";
    .port_info 4 /INPUT 32 "acc_in";
    .port_info 5 /OUTPUT 32 "acc_out";
v0x5df00bcc9590_0 .net "a", 15 0, v0x5df00bccd120_0;  alias, 1 drivers
v0x5df00bcc9670_0 .net "acc_in", 31 0, v0x5df00bcc8e50_0;  alias, 1 drivers
v0x5df00bcc9710_0 .var "acc_out", 31 0;
v0x5df00bcc97b0_0 .net "b", 15 0, v0x5df00bccd5d0_0;  alias, 1 drivers
v0x5df00bcc9890_0 .net "clk", 0 0, v0x5df00bccda80_0;  alias, 1 drivers
v0x5df00bcc9980_0 .net "rst", 0 0, v0x5df00bccdb20_0;  alias, 1 drivers
S_0x5df00bcc9b20 .scope module, "mac10a" "mac_cell" 4 19, 5 3 0, S_0x5df00bc99200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "a";
    .port_info 3 /INPUT 16 "b";
    .port_info 4 /INPUT 32 "acc_in";
    .port_info 5 /OUTPUT 32 "acc_out";
v0x5df00bcc9df0_0 .net "a", 15 0, v0x5df00bccd1e0_0;  alias, 1 drivers
L_0x7a4b960d00a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5df00bcc9ef0_0 .net "acc_in", 31 0, L_0x7a4b960d00a8;  1 drivers
v0x5df00bcc9fd0_0 .var "acc_out", 31 0;
v0x5df00bcca090_0 .net "b", 15 0, v0x5df00bccd340_0;  alias, 1 drivers
v0x5df00bcca150_0 .net "clk", 0 0, v0x5df00bccda80_0;  alias, 1 drivers
v0x5df00bcca240_0 .net "rst", 0 0, v0x5df00bccdb20_0;  alias, 1 drivers
S_0x5df00bcca3c0 .scope module, "mac10b" "mac_cell" 4 20, 5 3 0, S_0x5df00bc99200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "a";
    .port_info 3 /INPUT 16 "b";
    .port_info 4 /INPUT 32 "acc_in";
    .port_info 5 /OUTPUT 32 "acc_out";
v0x5df00bcca5f0_0 .net "a", 15 0, v0x5df00bccd280_0;  alias, 1 drivers
v0x5df00bcca6f0_0 .net "acc_in", 31 0, v0x5df00bcc9fd0_0;  alias, 1 drivers
v0x5df00bcca7b0_0 .var "acc_out", 31 0;
v0x5df00bcca880_0 .net "b", 15 0, v0x5df00bccd510_0;  alias, 1 drivers
v0x5df00bcca970_0 .net "clk", 0 0, v0x5df00bccda80_0;  alias, 1 drivers
v0x5df00bccaa10_0 .net "rst", 0 0, v0x5df00bccdb20_0;  alias, 1 drivers
S_0x5df00bccab90 .scope module, "mac11a" "mac_cell" 4 22, 5 3 0, S_0x5df00bc99200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "a";
    .port_info 3 /INPUT 16 "b";
    .port_info 4 /INPUT 32 "acc_in";
    .port_info 5 /OUTPUT 32 "acc_out";
v0x5df00bccae10_0 .net "a", 15 0, v0x5df00bccd1e0_0;  alias, 1 drivers
L_0x7a4b960d00f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5df00bccaef0_0 .net "acc_in", 31 0, L_0x7a4b960d00f0;  1 drivers
v0x5df00bccafb0_0 .var "acc_out", 31 0;
v0x5df00bccb0a0_0 .net "b", 15 0, v0x5df00bccd450_0;  alias, 1 drivers
v0x5df00bccb190_0 .net "clk", 0 0, v0x5df00bccda80_0;  alias, 1 drivers
v0x5df00bccb280_0 .net "rst", 0 0, v0x5df00bccdb20_0;  alias, 1 drivers
S_0x5df00bccb400 .scope module, "mac11b" "mac_cell" 4 23, 5 3 0, S_0x5df00bc99200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "a";
    .port_info 3 /INPUT 16 "b";
    .port_info 4 /INPUT 32 "acc_in";
    .port_info 5 /OUTPUT 32 "acc_out";
v0x5df00bccb680_0 .net "a", 15 0, v0x5df00bccd280_0;  alias, 1 drivers
v0x5df00bccb760_0 .net "acc_in", 31 0, v0x5df00bccafb0_0;  alias, 1 drivers
v0x5df00bccb830_0 .var "acc_out", 31 0;
v0x5df00bccb900_0 .net "b", 15 0, v0x5df00bccd5d0_0;  alias, 1 drivers
v0x5df00bccb9f0_0 .net "clk", 0 0, v0x5df00bccda80_0;  alias, 1 drivers
v0x5df00bccbae0_0 .net "rst", 0 0, v0x5df00bccdb20_0;  alias, 1 drivers
    .scope S_0x5df00bca0080;
T_0 ;
    %wait E_0x5df00bc5e5d0;
    %load/vec4 v0x5df00bc8ff50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5df00bc90950_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5df00bc91790_0;
    %pad/u 32;
    %load/vec4 v0x5df00bc90a50_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x5df00bc91890_0;
    %add;
    %assign/vec4 v0x5df00bc90950_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5df00bcc8280;
T_1 ;
    %wait E_0x5df00bc5e5d0;
    %load/vec4 v0x5df00bcc8930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5df00bcc86c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5df00bcc8520_0;
    %pad/u 32;
    %load/vec4 v0x5df00bcc8760_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x5df00bcc8600_0;
    %add;
    %assign/vec4 v0x5df00bcc86c0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5df00bcc8a50;
T_2 ;
    %wait E_0x5df00bc5e5d0;
    %load/vec4 v0x5df00bcc9160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5df00bcc8e50_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5df00bcc8cd0_0;
    %pad/u 32;
    %load/vec4 v0x5df00bcc8f40_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x5df00bcc8d90_0;
    %add;
    %assign/vec4 v0x5df00bcc8e50_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5df00bcc9310;
T_3 ;
    %wait E_0x5df00bc5e5d0;
    %load/vec4 v0x5df00bcc9980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5df00bcc9710_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5df00bcc9590_0;
    %pad/u 32;
    %load/vec4 v0x5df00bcc97b0_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x5df00bcc9670_0;
    %add;
    %assign/vec4 v0x5df00bcc9710_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5df00bcc9b20;
T_4 ;
    %wait E_0x5df00bc5e5d0;
    %load/vec4 v0x5df00bcca240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5df00bcc9fd0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5df00bcc9df0_0;
    %pad/u 32;
    %load/vec4 v0x5df00bcca090_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x5df00bcc9ef0_0;
    %add;
    %assign/vec4 v0x5df00bcc9fd0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5df00bcca3c0;
T_5 ;
    %wait E_0x5df00bc5e5d0;
    %load/vec4 v0x5df00bccaa10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5df00bcca7b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5df00bcca5f0_0;
    %pad/u 32;
    %load/vec4 v0x5df00bcca880_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x5df00bcca6f0_0;
    %add;
    %assign/vec4 v0x5df00bcca7b0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5df00bccab90;
T_6 ;
    %wait E_0x5df00bc5e5d0;
    %load/vec4 v0x5df00bccb280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5df00bccafb0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5df00bccae10_0;
    %pad/u 32;
    %load/vec4 v0x5df00bccb0a0_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x5df00bccaef0_0;
    %add;
    %assign/vec4 v0x5df00bccafb0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5df00bccb400;
T_7 ;
    %wait E_0x5df00bc5e5d0;
    %load/vec4 v0x5df00bccbae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5df00bccb830_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5df00bccb680_0;
    %pad/u 32;
    %load/vec4 v0x5df00bccb900_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x5df00bccb760_0;
    %add;
    %assign/vec4 v0x5df00bccb830_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5df00bc99070;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df00bccda80_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x5df00bc99070;
T_9 ;
    %delay 5000, 0;
    %load/vec4 v0x5df00bccda80_0;
    %inv;
    %store/vec4 v0x5df00bccda80_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5df00bc99070;
T_10 ;
    %vpi_call/w 3 21 "$dumpfile", "sim/waveform.vcd" {0 0 0};
    %vpi_call/w 3 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5df00bc99070 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df00bccdb20_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5df00bccd040_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5df00bccd120_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5df00bccd1e0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5df00bccd280_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5df00bccd340_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5df00bccd450_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5df00bccd510_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5df00bccd5d0_0, 0, 16;
    %wait E_0x5df00bc973a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df00bccdb20_0, 0, 1;
    %wait E_0x5df00bc973a0;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x5df00bccd040_0, 0, 16;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x5df00bccd120_0, 0, 16;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x5df00bccd1e0_0, 0, 16;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0x5df00bccd280_0, 0, 16;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v0x5df00bccd340_0, 0, 16;
    %pushi/vec4 6, 0, 16;
    %store/vec4 v0x5df00bccd450_0, 0, 16;
    %pushi/vec4 7, 0, 16;
    %store/vec4 v0x5df00bccd510_0, 0, 16;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v0x5df00bccd5d0_0, 0, 16;
    %pushi/vec4 20, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5df00bc973a0;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 37 "$display", "C = [[%0d, %0d], [%0d, %0d]]", v0x5df00bccd690_0, v0x5df00bccd750_0, v0x5df00bccd860_0, v0x5df00bccd970_0 {0 0 0};
    %load/vec4 v0x5df00bccd690_0;
    %pushi/vec4 19, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5df00bccd750_0;
    %pushi/vec4 22, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5df00bccd860_0;
    %pushi/vec4 43, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5df00bccd970_0;
    %pushi/vec4 50, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %vpi_call/w 3 40 "$display", "Test PASSED!" {0 0 0};
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 42 "$display", "Test FAILED!" {0 0 0};
T_10.3 ;
    %delay 200000, 0;
    %vpi_call/w 3 46 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "tb/testbench.sv";
    "src/matmult2x2.sv";
    "src/mac_cell.sv";
