

================================================================
== Vivado HLS Report for 'basic_arith'
================================================================
* Date:           Fri May  2 14:31:24 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        new_try_3
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.360 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      482|      482| 4.820 us | 4.820 us |  482|  482|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      481|      481|        37|          -|          -|    13|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      3|        0|       80|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|      788|      476|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      182|    -|
|Register             |        -|      -|       50|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      3|      838|      738|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |basic_arith_sdiv_bkb_U1  |basic_arith_sdiv_bkb  |        0|      0|  394|  238|    0|
    |basic_arith_srem_cud_U2  |basic_arith_srem_cud  |        0|      0|  394|  238|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      0|  788|  476|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |out1_V_d0           |     *    |      3|  0|  20|          32|          32|
    |i_fu_125_p2         |     +    |      0|  0|  12|           4|           1|
    |out2_V_d0           |     +    |      0|  0|  39|          32|          32|
    |icmp_ln8_fu_119_p2  |   icmp   |      0|  0|   9|           4|           3|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      3|  0|  80|          72|          68|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+-----+-----------+-----+-----------+
    |     Name    | LUT | Input Size| Bits| Total Bits|
    +-------------+-----+-----------+-----+-----------+
    |ap_NS_fsm    |  173|         39|    1|         39|
    |i_0_reg_108  |    9|          2|    4|          8|
    +-------------+-----+-----------+-----+-----------+
    |Total        |  182|         41|    5|         47|
    +-------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |  38|   0|   38|          0|
    |i_0_reg_108       |   4|   0|    4|          0|
    |i_reg_168         |   4|   0|    4|          0|
    |zext_ln9_reg_173  |   4|   0|   64|         60|
    +------------------+----+----+-----+-----------+
    |Total             |  50|   0|  110|         60|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |  basic_arith | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |  basic_arith | return value |
|ap_start         |  in |    1| ap_ctrl_hs |  basic_arith | return value |
|ap_done          | out |    1| ap_ctrl_hs |  basic_arith | return value |
|ap_idle          | out |    1| ap_ctrl_hs |  basic_arith | return value |
|ap_ready         | out |    1| ap_ctrl_hs |  basic_arith | return value |
|a_V_address0     | out |    4|  ap_memory |      a_V     |     array    |
|a_V_ce0          | out |    1|  ap_memory |      a_V     |     array    |
|a_V_q0           |  in |   32|  ap_memory |      a_V     |     array    |
|b_V_address0     | out |    4|  ap_memory |      b_V     |     array    |
|b_V_ce0          | out |    1|  ap_memory |      b_V     |     array    |
|b_V_q0           |  in |   32|  ap_memory |      b_V     |     array    |
|out1_V_address0  | out |    4|  ap_memory |    out1_V    |     array    |
|out1_V_ce0       | out |    1|  ap_memory |    out1_V    |     array    |
|out1_V_we0       | out |    1|  ap_memory |    out1_V    |     array    |
|out1_V_d0        | out |   32|  ap_memory |    out1_V    |     array    |
|out2_V_address0  | out |    4|  ap_memory |    out2_V    |     array    |
|out2_V_ce0       | out |    1|  ap_memory |    out2_V    |     array    |
|out2_V_we0       | out |    1|  ap_memory |    out2_V    |     array    |
|out2_V_d0        | out |   32|  ap_memory |    out2_V    |     array    |
|out3_V_address0  | out |    4|  ap_memory |    out3_V    |     array    |
|out3_V_ce0       | out |    1|  ap_memory |    out3_V    |     array    |
|out3_V_we0       | out |    1|  ap_memory |    out3_V    |     array    |
|out3_V_d0        | out |   32|  ap_memory |    out3_V    |     array    |
|out4_V_address0  | out |    4|  ap_memory |    out4_V    |     array    |
|out4_V_ce0       | out |    1|  ap_memory |    out4_V    |     array    |
|out4_V_we0       | out |    1|  ap_memory |    out4_V    |     array    |
|out4_V_d0        | out |   32|  ap_memory |    out4_V    |     array    |
+-----------------+-----+-----+------------+--------------+--------------+

