--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/project/iseconfig/filter.filter
-intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml chip.twx chip.ncd -o chip.twr
chip.pcf -ucf chip.ucf

Design file:              chip.ncd
Physical constraint file: chip.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 422872 paths analyzed, 85756 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.394ns.
--------------------------------------------------------------------------------

Paths for end point Filter/TOP_FILTER_STM/filter_storage_x/ram_0_16073 (SLICE_X60Y5.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I2S_Input/i2si_Fifo/fifo_out_data_9 (FF)
  Destination:          Filter/TOP_FILTER_STM/filter_storage_x/ram_0_16073 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.244ns (Levels of Logic = 1)
  Clock Path Skew:      -0.115ns (1.673 - 1.788)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: I2S_Input/i2si_Fifo/fifo_out_data_9 to Filter/TOP_FILTER_STM/filter_storage_x/ram_0_16073
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y175.AQ     Tcko                  0.518   I2S_Input/i2si_Fifo/fifo_out_data<0>
                                                       I2S_Input/i2si_Fifo/fifo_out_data_9
    SLICE_X60Y5.D2       net (fanout=510)     18.681   I2S_Input/i2si_Fifo/fifo_out_data<9>
    SLICE_X60Y5.CLK      Tas                   0.045   Filter/TOP_FILTER_STM/filter_storage_x/ram_0<16073>
                                                       Filter/TOP_FILTER_STM/filter_storage_x/mux319111
                                                       Filter/TOP_FILTER_STM/filter_storage_x/ram_0_16073
    -------------------------------------------------  ---------------------------
    Total                                     19.244ns (0.563ns logic, 18.681ns route)
                                                       (2.9% logic, 97.1% route)

--------------------------------------------------------------------------------

Paths for end point Filter/TOP_FILTER_STM/filter_storage_x/ram_0_15625 (SLICE_X76Y14.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I2S_Input/i2si_Fifo/fifo_out_data_9 (FF)
  Destination:          Filter/TOP_FILTER_STM/filter_storage_x/ram_0_15625 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.168ns (Levels of Logic = 1)
  Clock Path Skew:      -0.068ns (1.720 - 1.788)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: I2S_Input/i2si_Fifo/fifo_out_data_9 to Filter/TOP_FILTER_STM/filter_storage_x/ram_0_15625
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y175.AQ     Tcko                  0.518   I2S_Input/i2si_Fifo/fifo_out_data<0>
                                                       I2S_Input/i2si_Fifo/fifo_out_data_9
    SLICE_X76Y14.C4      net (fanout=510)     18.605   I2S_Input/i2si_Fifo/fifo_out_data<9>
    SLICE_X76Y14.CLK     Tas                   0.045   Filter/TOP_FILTER_STM/filter_storage_x/ram_0<15626>
                                                       Filter/TOP_FILTER_STM/filter_storage_x/mux767111
                                                       Filter/TOP_FILTER_STM/filter_storage_x/ram_0_15625
    -------------------------------------------------  ---------------------------
    Total                                     19.168ns (0.563ns logic, 18.605ns route)
                                                       (2.9% logic, 97.1% route)

--------------------------------------------------------------------------------

Paths for end point Filter/TOP_FILTER_STM/filter_storage_x/ram_0_15657 (SLICE_X74Y14.C3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I2S_Input/i2si_Fifo/fifo_out_data_9 (FF)
  Destination:          Filter/TOP_FILTER_STM/filter_storage_x/ram_0_15657 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.097ns (Levels of Logic = 1)
  Clock Path Skew:      -0.068ns (1.720 - 1.788)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: I2S_Input/i2si_Fifo/fifo_out_data_9 to Filter/TOP_FILTER_STM/filter_storage_x/ram_0_15657
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y175.AQ     Tcko                  0.518   I2S_Input/i2si_Fifo/fifo_out_data<0>
                                                       I2S_Input/i2si_Fifo/fifo_out_data_9
    SLICE_X74Y14.C3      net (fanout=510)     18.534   I2S_Input/i2si_Fifo/fifo_out_data<9>
    SLICE_X74Y14.CLK     Tas                   0.045   Filter/TOP_FILTER_STM/filter_storage_x/ram_0<15658>
                                                       Filter/TOP_FILTER_STM/filter_storage_x/mux735111
                                                       Filter/TOP_FILTER_STM/filter_storage_x/ram_0_15657
    -------------------------------------------------  ---------------------------
    Total                                     19.097ns (0.563ns logic, 18.534ns route)
                                                       (2.9% logic, 97.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/filter_out_14 (SLICE_X46Y100.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/acc_t_14 (FF)
  Destination:          Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/filter_out_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.282ns (Levels of Logic = 0)
  Clock Path Skew:      0.269ns (0.777 - 0.508)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/acc_t_14 to Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/filter_out_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y104.CQ     Tcko                  0.141   Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/acc_t<14>
                                                       Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/acc_t_14
    SLICE_X46Y100.CX     net (fanout=1)        0.204   Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/acc_t<14>
    SLICE_X46Y100.CLK    Tckdi       (-Th)     0.063   Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/filter_out<15>
                                                       Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/filter_out_14
    -------------------------------------------------  ---------------------------
    Total                                      0.282ns (0.078ns logic, 0.204ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point I2S_Input/i2si_Fifo/Mram_buf_mem23/DP (SLICE_X34Y150.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I2S_Input/i2si_Fifo/wr_ptr_0 (FF)
  Destination:          I2S_Input/i2si_Fifo/Mram_buf_mem23/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.363ns (Levels of Logic = 0)
  Clock Path Skew:      0.347ns (0.867 - 0.520)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: I2S_Input/i2si_Fifo/wr_ptr_0 to I2S_Input/i2si_Fifo/Mram_buf_mem23/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y148.AQ     Tcko                  0.164   I2S_Input/i2si_Fifo/wr_ptr<2>
                                                       I2S_Input/i2si_Fifo/wr_ptr_0
    SLICE_X34Y150.D1     net (fanout=18)       0.509   I2S_Input/i2si_Fifo/wr_ptr<0>
    SLICE_X34Y150.CLK    Tah         (-Th)     0.310   I2S_Input/i2si_Fifo/fifo_out_data<19>
                                                       I2S_Input/i2si_Fifo/Mram_buf_mem23/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.363ns (-0.146ns logic, 0.509ns route)
                                                       (-40.2% logic, 140.2% route)

--------------------------------------------------------------------------------

Paths for end point I2S_Input/i2si_Fifo/Mram_buf_mem21/DP (SLICE_X34Y150.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I2S_Input/i2si_Fifo/wr_ptr_0 (FF)
  Destination:          I2S_Input/i2si_Fifo/Mram_buf_mem21/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.363ns (Levels of Logic = 0)
  Clock Path Skew:      0.347ns (0.867 - 0.520)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: I2S_Input/i2si_Fifo/wr_ptr_0 to I2S_Input/i2si_Fifo/Mram_buf_mem21/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y148.AQ     Tcko                  0.164   I2S_Input/i2si_Fifo/wr_ptr<2>
                                                       I2S_Input/i2si_Fifo/wr_ptr_0
    SLICE_X34Y150.D1     net (fanout=18)       0.509   I2S_Input/i2si_Fifo/wr_ptr<0>
    SLICE_X34Y150.CLK    Tah         (-Th)     0.310   I2S_Input/i2si_Fifo/fifo_out_data<19>
                                                       I2S_Input/i2si_Fifo/Mram_buf_mem21/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.363ns (-0.146ns logic, 0.509ns route)
                                                       (-40.2% logic, 140.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: I2S_Input/i2si_Fifo/fifo_out_data<16>/CLK
  Logical resource: I2S_Input/i2si_Fifo/Mram_buf_mem2/DP/CLK
  Location pin: SLICE_X8Y155.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: I2S_Input/i2si_Fifo/fifo_out_data<16>/CLK
  Logical resource: I2S_Input/i2si_Fifo/Mram_buf_mem2/DP/CLK
  Location pin: SLICE_X8Y155.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: I2S_Input/i2si_Fifo/fifo_out_data<16>/CLK
  Logical resource: I2S_Input/i2si_Fifo/Mram_buf_mem18/DP/CLK
  Location pin: SLICE_X8Y155.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.394|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 422872 paths, 0 nets, and 135627 connections

Design statistics:
   Minimum period:  19.394ns{1}   (Maximum frequency:  51.562MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Mar 26 18:33:54 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1200 MB



