#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Nov 19 03:19:37 2024
# Process ID: 3415
# Current directory: /home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/vivado.log
# Journal file: /home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/vivado.jou
# Running On        :eecs-digital-20
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.1 LTS
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700
# CPU Frequency     :4199.761 MHz
# CPU Physical cores:16
# CPU Logical cores :24
# Host memory       :33325 MB
# Swap memory       :8589 MB
# Total Virtual     :41915 MB
# Available Virtual :40778 MB
#-----------------------------------------------------------
source build.tcl
# set_param general.maxThreads 4
# set partNum xc7s50csga324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
obj is empty
# set sources_sv [ glob ./hdl/*.sv ]
# read_verilog -sv $sources_sv
# set sources_v [ glob -nocomplain ./hdl/*.v ]
# if {[llength $sources_v] > 0 } {
#     read_verilog $sources_v
# }
# read_xdc [ glob ./xdc/*.xdc ]
# set sources_mem [ glob -nocomplain ./data/*.mem ]
# if {[llength $sources_mem] > 0} {
#     read_mem $sources_mem
# }
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7s50csga324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# set sources_ip [ glob -nocomplain -directory ./ip -tails * ]
# puts $sources_ip
blk_mem_gen_0
# foreach ip_source $sources_ip {
#     if {[file isdirectory ./ip/$ip_source]} {
# 	read_ip ./ip/$ip_source/$ip_source.xci
#     }
# }
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/ip/blk_mem_gen_0/blk_mem_gen_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/worker_place/temp/project_1.gen/sources_1/ip/blk_mem_gen_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# generate_target all [get_ips]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
# synth_ip [get_ips]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/ip/blk_mem_gen_0/blk_mem_gen_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/worker_place/temp/project_1.gen/sources_1/ip/blk_mem_gen_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
Command: synth_design -top blk_mem_gen_0 -part xc7s50csga324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Device 21-9227] Part: xc7s50csga324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3435
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2243.785 ; gain = 410.660 ; free physical = 27306 ; free virtual = 37424
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [/home/fpga/worker_place/temp/project_1.gen/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:76]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: spartan7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 57600 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 57600 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 57600 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 57600 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 24 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 8 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     33.457774 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_8' declared at '/home/fpga/worker_place/temp/project_1.gen/sources_1/ip/blk_mem_gen_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195208' bound to instance 'U0' of component 'blk_mem_gen_v8_4_8' [/home/fpga/worker_place/temp/project_1.gen/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (0#1) [/home/fpga/worker_place/temp/project_1.gen/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:76]
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[15] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[14] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[13] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[12] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[11] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[10] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[9] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[8] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[7] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[6] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[5] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[4] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[3] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[2] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[1] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[0] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MUX_RST[0] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_LAT_RST in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MUX_REGCE[0] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[15] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[14] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[13] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[12] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[11] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[10] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[9] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[8] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[7] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[6] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[5] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[4] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[3] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[2] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[1] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[0] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[511] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[510] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[509] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[508] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[507] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2550.262 ; gain = 717.137 ; free physical = 26967 ; free virtual = 37089
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2550.262 ; gain = 717.137 ; free physical = 26967 ; free virtual = 37089
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2550.262 ; gain = 717.137 ; free physical = 26967 ; free virtual = 37089
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2550.262 ; gain = 0.000 ; free physical = 26967 ; free virtual = 37089
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/worker_place/temp/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/fpga/worker_place/temp/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc] for cell 'U0'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2646.309 ; gain = 0.000 ; free physical = 26965 ; free virtual = 37100
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2646.309 ; gain = 0.000 ; free physical = 26964 ; free virtual = 37100
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2646.309 ; gain = 813.184 ; free physical = 26956 ; free virtual = 37092
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2646.309 ; gain = 813.184 ; free physical = 26956 ; free virtual = 37092
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2646.309 ; gain = 813.184 ; free physical = 26956 ; free virtual = 37092
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2646.309 ; gain = 813.184 ; free physical = 26952 ; free virtual = 37089
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2646.309 ; gain = 813.184 ; free physical = 26952 ; free virtual = 37091
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2646.309 ; gain = 813.184 ; free physical = 26952 ; free virtual = 37098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2646.309 ; gain = 813.184 ; free physical = 26952 ; free virtual = 37098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2646.309 ; gain = 813.184 ; free physical = 26952 ; free virtual = 37098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2646.309 ; gain = 813.184 ; free physical = 26952 ; free virtual = 37098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2646.309 ; gain = 813.184 ; free physical = 26952 ; free virtual = 37098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2646.309 ; gain = 813.184 ; free physical = 26952 ; free virtual = 37098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2646.309 ; gain = 813.184 ; free physical = 26952 ; free virtual = 37098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2646.309 ; gain = 813.184 ; free physical = 26952 ; free virtual = 37098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2646.309 ; gain = 813.184 ; free physical = 26952 ; free virtual = 37098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT2     |     2|
|2     |LUT3     |    10|
|3     |LUT4     |     2|
|4     |LUT5     |    30|
|5     |LUT6     |    82|
|6     |MUXF7    |    36|
|7     |MUXF8    |    18|
|8     |RAMB18E1 |     8|
|12    |RAMB36E1 |    24|
|16    |FDRE     |    20|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2646.309 ; gain = 813.184 ; free physical = 26952 ; free virtual = 37098
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 135 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2646.309 ; gain = 717.137 ; free physical = 26952 ; free virtual = 37098
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2646.309 ; gain = 813.184 ; free physical = 26952 ; free virtual = 37098
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2646.309 ; gain = 0.000 ; free physical = 27246 ; free virtual = 37396
INFO: [Netlist 29-17] Analyzing 86 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fpga/worker_place/temp/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc] for cell 'U0'
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clka. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/fpga/worker_place/temp/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc:54]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clkb. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/fpga/worker_place/temp/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc:57]
Finished Parsing XDC File [/home/fpga/worker_place/temp/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2646.309 ; gain = 0.000 ; free physical = 27246 ; free virtual = 37396
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c77b6d5c
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 2646.309 ; gain = 1140.184 ; free physical = 27246 ; free virtual = 37396
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2348.389; main = 2059.729; forked = 446.593
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3646.230; main = 2614.297; forked = 1031.934
INFO: [Coretcl 2-1174] Renamed 66 cell refs.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2646.309 ; gain = 0.000 ; free physical = 27246 ; free virtual = 37396
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' has been generated.
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2646.309 ; gain = 1140.184 ; free physical = 27245 ; free virtual = 37398
INFO: [Common 17-2834] synth_ip peak Physical Memory [PSS] (MB): overall = 2348.389; main = 2061.991; forked = 446.593
INFO: [Common 17-2834] synth_ip peak Virtual Memory [VSS] (MB): overall = 3646.230; main = 2646.312; forked = 1031.934
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7s50csga324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2646.324 ; gain = 0.000 ; free physical = 26935 ; free virtual = 37096
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'COUNTER_MAX' becomes localparam in 'debouncer' with formal parameter declaration list [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/hdl/debouncer.sv:13]
WARNING: [Synth 8-11065] parameter 'COUNTER_SIZE' becomes localparam in 'debouncer' with formal parameter declaration list [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/hdl/debouncer.sv:14]
WARNING: [Synth 8-6901] identifier 'TOTAL_PIXELS' is used before its declaration [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/hdl/video_sig_gen.sv:15]
WARNING: [Synth 8-6901] identifier 'TOTAL_LINES' is used before its declaration [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/hdl/video_sig_gen.sv:16]
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/hdl/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'cw_hdmi_clk_wiz' [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/hdl/cw_hdmi_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73643]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73643]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82388]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 37.125000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82388]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'cw_hdmi_clk_wiz' (0#1) [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/hdl/cw_hdmi_clk_wiz.v:69]
WARNING: [Synth 8-7071] port 'locked' of module 'cw_hdmi_clk_wiz' is unconnected for instance 'wizard_hdmi' [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/hdl/top_level.sv:40]
WARNING: [Synth 8-7023] instance 'wizard_hdmi' of module 'cw_hdmi_clk_wiz' has 5 connections declared, but only 4 given [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/hdl/top_level.sv:40]
INFO: [Synth 8-6157] synthesizing module 'cw_fast_clk_wiz' [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/hdl/cw_fast_clk_wiz.v:71]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114750]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 10 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114750]
INFO: [Synth 8-6155] done synthesizing module 'cw_fast_clk_wiz' (0#1) [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/hdl/cw_fast_clk_wiz.v:71]
WARNING: [Synth 8-7071] port 'clk_mig' of module 'cw_fast_clk_wiz' is unconnected for instance 'wizard_migcam' [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/hdl/top_level.sv:46]
WARNING: [Synth 8-7071] port 'locked' of module 'cw_fast_clk_wiz' is unconnected for instance 'wizard_migcam' [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/hdl/top_level.sv:46]
WARNING: [Synth 8-7023] instance 'wizard_migcam' of module 'cw_fast_clk_wiz' has 7 connections declared, but only 5 given [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/hdl/top_level.sv:46]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/hdl/debouncer.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (0#1) [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/hdl/debouncer.sv:6]
INFO: [Synth 8-6157] synthesizing module 'text_display' [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/hdl/text_display.sv:4]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 5 - type: integer 
	Parameter RAM_DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' (0#1) [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
WARNING: [Synth 8-689] width (32) of port connection 'addrb' does not match port width (10) of module 'xilinx_true_dual_port_read_first_2_clock_ram' [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/hdl/text_display.sv:159]
INFO: [Synth 8-6157] synthesizing module 'image_sprite' [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/hdl/image_sprite.sv:10]
	Parameter WIDTH bound to: 228 - type: integer 
	Parameter HEIGHT bound to: 225 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first' [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/hdl/xilinx_single_port_ram_read_first.sv:10]
	Parameter RAM_WIDTH bound to: 8 - type: integer 
	Parameter RAM_DEPTH bound to: 51300 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: image.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'image.mem' is read successfully [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/hdl/xilinx_single_port_ram_read_first.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first' (0#1) [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/hdl/xilinx_single_port_ram_read_first.sv:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized0' [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/hdl/xilinx_single_port_ram_read_first.sv:10]
	Parameter RAM_WIDTH bound to: 24 - type: integer 
	Parameter RAM_DEPTH bound to: 256 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: palette.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'palette.mem' is read successfully [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/hdl/xilinx_single_port_ram_read_first.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized0' (0#1) [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/hdl/xilinx_single_port_ram_read_first.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'image_sprite' (0#1) [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/hdl/image_sprite.sv:10]
INFO: [Synth 8-6157] synthesizing module 'video_sig_gen' [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/hdl/video_sig_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'video_sig_gen' (0#1) [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/hdl/video_sig_gen.sv:1]
WARNING: [Synth 8-689] width (11) of port connection 'hcount_out' does not match port width (21) of module 'video_sig_gen' [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/hdl/text_display.sv:192]
INFO: [Synth 8-6157] synthesizing module 'tmds_encoder' [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/hdl/tmds_encoder.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tm_choice' [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/hdl/tm_choice.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'tm_choice' (0#1) [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/hdl/tm_choice.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'tmds_encoder' (0#1) [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/hdl/tmds_encoder.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tmds_serializer' [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/hdl/tmds_serializer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
INFO: [Synth 8-6155] done synthesizing module 'tmds_serializer' (0#1) [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/hdl/tmds_serializer.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'text_display' (0#1) [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/hdl/text_display.sv:4]
WARNING: [Synth 8-689] width (32) of port connection 'scroll_dir_in' does not match port width (2) of module 'text_display' [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/hdl/top_level.sv:86]
INFO: [Synth 8-6157] synthesizing module 'enigma_display' [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/hdl/enigma_display.sv:4]
WARNING: [Synth 8-689] width (11) of port connection 'hcount_out' does not match port width (21) of module 'video_sig_gen' [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/hdl/enigma_display.sv:143]
INFO: [Synth 8-6155] done synthesizing module 'enigma_display' (0#1) [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/hdl/enigma_display.sv:4]
WARNING: [Synth 8-689] width (5) of port connection 'orig_letter_in' does not match port width (1) of module 'enigma_display' [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/hdl/top_level.sv:97]
WARNING: [Synth 8-689] width (5) of port connection 'code_letter_in' does not match port width (1) of module 'enigma_display' [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/hdl/top_level.sv:98]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96472]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96472]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/hdl/top_level.sv:4]
WARNING: [Synth 8-6014] Unused sequential element hcount_pipe_2_reg[4] was removed.  [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/hdl/text_display.sv:94]
WARNING: [Synth 8-6014] Unused sequential element vcount_pipe_2_reg[3] was removed.  [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/hdl/text_display.sv:101]
WARNING: [Synth 8-6014] Unused sequential element hcount_pipe_2_reg[3] was removed.  [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/hdl/enigma_display.sv:62]
WARNING: [Synth 8-3917] design top_level has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_an[3] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_an[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_an[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_an[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_an[3] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_an[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_an[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_an[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[6] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[5] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[4] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[3] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[6] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[5] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[4] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[3] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[0] driven by constant 0
WARNING: [Synth 8-7129] Port clk_in in module enigma_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port orig_letter_in in module enigma_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port code_letter_in in module enigma_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2646.324 ; gain = 0.000 ; free physical = 26927 ; free virtual = 37089
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2646.324 ; gain = 0.000 ; free physical = 26927 ; free virtual = 37089
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2646.324 ; gain = 0.000 ; free physical = 26927 ; free virtual = 37089
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2646.324 ; gain = 0.000 ; free physical = 26927 ; free virtual = 37089
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'camera_d[1]'. [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[3]'. [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[5]'. [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[7]'. [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[0]'. [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[2]'. [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[4]'. [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[6]'. [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_xclk'. [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_hsync'. [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i2c_sda'. [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_pclk'. [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_vsync'. [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i2c_scl'. [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2646.324 ; gain = 0.000 ; free physical = 26927 ; free virtual = 37089
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2646.324 ; gain = 0.000 ; free physical = 26927 ; free virtual = 37089
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2646.324 ; gain = 0.000 ; free physical = 26924 ; free virtual = 37086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2646.324 ; gain = 0.000 ; free physical = 26924 ; free virtual = 37086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2646.324 ; gain = 0.000 ; free physical = 26924 ; free virtual = 37086
---------------------------------------------------------------------------------
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_2_clock_ram:/BRAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2646.324 ; gain = 0.000 ; free physical = 26920 ; free virtual = 37084
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   22 Bit       Adders := 2     
	   3 Input   13 Bit       Adders := 2     
	   3 Input   12 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 18    
	   2 Input   10 Bit       Adders := 8     
	   3 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   4 Input    5 Bit       Adders := 12    
	   3 Input    5 Bit       Adders := 12    
	   2 Input    5 Bit       Adders := 1     
	   3 Input    4 Bit       Adders := 2     
	   8 Input    4 Bit       Adders := 12    
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	               24 Bit    Registers := 4     
	               16 Bit    Registers := 4     
	               11 Bit    Registers := 28    
	               10 Bit    Registers := 35    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 13    
	                1 Bit    Registers := 96    
+---RAMs : 
	             400K Bit	(51300 X 8 bit)          RAMs := 2     
	               6K Bit	(256 X 24 bit)          RAMs := 2     
	               5K Bit	(1024 X 5 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   11 Bit        Muxes := 9     
	   3 Input   11 Bit        Muxes := 1     
	   5 Input   10 Bit        Muxes := 6     
	   2 Input   10 Bit        Muxes := 18    
	   2 Input    8 Bit        Muxes := 18    
	   2 Input    5 Bit        Muxes := 20    
	   2 Input    4 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 19    
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP letter_y_reg, operation Mode is: (A''*(B:0x2d))'.
DSP Report: register vcount_up_pipe_reg[3] is absorbed into DSP letter_y_reg.
DSP Report: register vcount_up_pipe_reg[4] is absorbed into DSP letter_y_reg.
DSP Report: register letter_y_reg is absorbed into DSP letter_y_reg.
DSP Report: operator letter_y0 is absorbed into DSP letter_y_reg.
DSP Report: Generating DSP letter_x_reg, operation Mode is: ((D'+A)*(B:0x28))'.
DSP Report: register hcount_left_pipe_reg[3] is absorbed into DSP letter_x_reg.
DSP Report: register letter_x_reg is absorbed into DSP letter_x_reg.
DSP Report: register hcount_left_pipe_reg[4] is absorbed into DSP letter_x_reg.
DSP Report: operator letter_x0 is absorbed into DSP letter_x_reg.
DSP Report: operator hcount_left_pipe_reg[4]0 is absorbed into DSP letter_x_reg.
DSP Report: Generating DSP letter_sprite/image_addr_reg, operation Mode is: C'+A*(B:0xe4).
DSP Report: register letter_sprite/image_addr_stage1_reg is absorbed into DSP letter_sprite/image_addr_reg.
DSP Report: register letter_sprite/image_addr_reg is absorbed into DSP letter_sprite/image_addr_reg.
DSP Report: operator letter_sprite/image_addr0 is absorbed into DSP letter_sprite/image_addr_reg.
DSP Report: operator letter_sprite/image_addr1 is absorbed into DSP letter_sprite/image_addr_reg.
DSP Report: Generating DSP letter_y_reg, operation Mode is: (C:0x28)+A''*(B:0x64).
DSP Report: register vcount_up_pipe_reg[2] is absorbed into DSP letter_y_reg.
DSP Report: register vcount_up_pipe_reg[3] is absorbed into DSP letter_y_reg.
DSP Report: register letter_y_reg is absorbed into DSP letter_y_reg.
DSP Report: operator letter_y0 is absorbed into DSP letter_y_reg.
DSP Report: operator letter_y1 is absorbed into DSP letter_y_reg.
DSP Report: Generating DSP letter_x_reg, operation Mode is: C+(D'+A)*(B:0x8c).
DSP Report: register hcount_left_pipe_reg[2] is absorbed into DSP letter_x_reg.
DSP Report: register letter_x_reg is absorbed into DSP letter_x_reg.
DSP Report: register hcount_left_pipe_reg[3] is absorbed into DSP letter_x_reg.
DSP Report: operator letter_x0 is absorbed into DSP letter_x_reg.
DSP Report: operator letter_x1 is absorbed into DSP letter_x_reg.
DSP Report: operator hcount_left_pipe_reg[3]0 is absorbed into DSP letter_x_reg.
DSP Report: Generating DSP letter_sprite/image_addr_reg, operation Mode is: C'+A*(B:0xe4).
DSP Report: register letter_sprite/image_addr_stage1_reg is absorbed into DSP letter_sprite/image_addr_reg.
DSP Report: register letter_sprite/image_addr_reg is absorbed into DSP letter_sprite/image_addr_reg.
DSP Report: operator letter_sprite/image_addr0 is absorbed into DSP letter_sprite/image_addr_reg.
DSP Report: operator letter_sprite/image_addr1 is absorbed into DSP letter_sprite/image_addr_reg.
WARNING: [Synth 8-3917] design top_level has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_an[3] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_an[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_an[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_an[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_an[3] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_an[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_an[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_an[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[6] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[5] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[4] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[3] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[6] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[5] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[4] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[3] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[0] driven by constant 0
WARNING: [Synth 8-7129] Port clk_in in module enigma_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port orig_letter_in in module enigma_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port code_letter_in in module enigma_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-6014] Unused sequential element display_text/text_bram/BRAM_reg was removed. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2646.324 ; gain = 0.000 ; free physical = 26920 ; free virtual = 37091
---------------------------------------------------------------------------------
 Sort Area is  letter_sprite/image_addr_reg_4 : 0 0 : 525 525 : Used 1 time 0
 Sort Area is  letter_sprite/image_addr_reg_a : 0 0 : 525 525 : Used 1 time 0
 Sort Area is  letter_x_reg_8 : 0 0 : 220 220 : Used 1 time 0
 Sort Area is  letter_y_reg_0 : 0 0 : 165 165 : Used 1 time 0
 Sort Area is  letter_y_reg_6 : 0 0 : 164 164 : Used 1 time 0
 Sort Area is  letter_x_reg_2 : 0 0 : 115 115 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+---------------+------------+---------------+----------------+
|Module Name    | RTL Object | Depth x Width | Implemented As | 
+---------------+------------+---------------+----------------+
|enigma_display | letter_map | 32x5          | LUT            | 
|enigma_display | letter_map | 32x5          | LUT            | 
+---------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+---------------------------------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                        | RTL Object                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_level                                          | display_text/text_bram/BRAM_reg | 1 K x 5(READ_FIRST)    | W |   | 1 K x 5(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xilinx_single_port_ram_read_first:                 | BRAM_reg                        | 50 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 16     | 
|xilinx_single_port_ram_read_first__parameterized0: | BRAM_reg                        | 256 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first:                 | BRAM_reg                        | 50 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 16     | 
|xilinx_single_port_ram_read_first__parameterized0: | BRAM_reg                        | 256 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+---------------------------------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|text_display   | (A''*(B:0x2d))'       | 10     | 6      | -      | -      | 10     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|text_display   | ((D'+A)*(B:0x28))'    | 1      | 6      | -      | 11     | 11     | 0    | 0    | -    | 1    | 1     | 1    | 0    | 
|image_sprite   | C'+A*(B:0xe4)         | 16     | 8      | 16     | -      | 16     | 0    | 0    | 1    | -    | -     | 0    | 1    | 
|enigma_display | (C:0x28)+A''*(B:0x64) | 10     | 7      | 6      | -      | 10     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|enigma_display | C+(D'+A)*(B:0x8c)     | 1      | 8      | 8      | 11     | 11     | 0    | 0    | 0    | 1    | 1     | 0    | 1    | 
|image_sprite   | C'+A*(B:0xe4)         | 16     | 8      | 16     | -      | 16     | 0    | 0    | 1    | -    | -     | 0    | 1    | 
+---------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2646.324 ; gain = 0.000 ; free physical = 26920 ; free virtual = 37091
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2646.324 ; gain = 0.000 ; free physical = 26920 ; free virtual = 37091
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+---------------------------------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                        | RTL Object                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_level                                          | display_text/text_bram/BRAM_reg | 1 K x 5(READ_FIRST)    | W |   | 1 K x 5(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xilinx_single_port_ram_read_first:                 | BRAM_reg                        | 50 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 16     | 
|xilinx_single_port_ram_read_first__parameterized0: | BRAM_reg                        | 256 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first:                 | BRAM_reg                        | 50 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 16     | 
|xilinx_single_port_ram_read_first__parameterized0: | BRAM_reg                        | 256 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+---------------------------------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2646.324 ; gain = 0.000 ; free physical = 26922 ; free virtual = 37092
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2646.324 ; gain = 0.000 ; free physical = 26923 ; free virtual = 37094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2646.324 ; gain = 0.000 ; free physical = 26924 ; free virtual = 37095
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2646.324 ; gain = 0.000 ; free physical = 26924 ; free virtual = 37095
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2646.324 ; gain = 0.000 ; free physical = 26924 ; free virtual = 37095
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2646.324 ; gain = 0.000 ; free physical = 26924 ; free virtual = 37095
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2646.324 ; gain = 0.000 ; free physical = 26924 ; free virtual = 37095
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_level   | display_text/vcount_pipe_2_reg[2][0]        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | display_text/vcount_up_pipe_reg[2][3]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | display_text/letter_vcount_reg[9]           | 6      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|top_level   | display_text/letter_hcount_reg[10]          | 6      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|top_level   | display_text/letter_sprite/in_sprite6_reg   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | display_text/active_draw_hdmi_pipe_reg[11]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | display_text/hsync_hdmi_pipe_reg[11]        | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | display_text/vsync_hdmi_pipe_reg[11]        | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | display_enigma/letter_vcount_reg[9]         | 5      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|top_level   | display_enigma/letter_hcount_reg[10]        | 5      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|top_level   | display_enigma/letter_sprite/in_sprite6_reg | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | display_enigma/active_draw_hdmi_pipe_reg[9] | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | display_enigma/hsync_hdmi_pipe_reg[9]       | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | display_enigma/vsync_hdmi_pipe_reg[9]       | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+---------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|enigma_display | (C+A''*B)'     | 2      | 7      | 6      | -      | 10     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|enigma_display | (C+(D'+A)'*B)' | 1      | 8      | 8      | 4      | 11     | 0    | 0    | 0    | 0    | 1     | 0    | 1    | 
|image_sprite   | (C'+A*B)'      | 16     | 8      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|text_display   | (A''*B)'       | 4      | 6      | -      | -      | 10     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|text_display   | ((D'+A)'*B)'   | 1      | 6      | -      | 11     | 11     | 0    | 0    | -    | 0    | 1     | 0    | 1    | 
|image_sprite   | (C'+A*B)'      | 16     | 8      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     8|
|2     |CARRY4     |   111|
|3     |DSP48E1    |     6|
|6     |LUT1       |    13|
|7     |LUT2       |   159|
|8     |LUT3       |   113|
|9     |LUT4       |   215|
|10    |LUT5       |   195|
|11    |LUT6       |   291|
|12    |MMCME2_ADV |     1|
|13    |MUXF7      |    15|
|14    |OSERDESE2  |    12|
|16    |PLLE2_ADV  |     1|
|17    |RAMB18E1   |     3|
|19    |RAMB36E1   |    32|
|35    |SRL16E     |    52|
|36    |FDRE       |   461|
|37    |IBUF       |    12|
|38    |OBUF       |    44|
|39    |OBUFDS     |     4|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2646.324 ; gain = 0.000 ; free physical = 26924 ; free virtual = 37095
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 59 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2646.324 ; gain = 0.000 ; free physical = 26924 ; free virtual = 37095
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2646.324 ; gain = 0.000 ; free physical = 26924 ; free virtual = 37095
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2646.324 ; gain = 0.000 ; free physical = 27213 ; free virtual = 37384
INFO: [Netlist 29-17] Analyzing 173 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. wizard_hdmi/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
Parsing XDC File [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'camera_d[1]'. [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[3]'. [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[5]'. [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[7]'. [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[0]'. [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[2]'. [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[4]'. [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[6]'. [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_xclk'. [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_hsync'. [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i2c_sda'. [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_pclk'. [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_vsync'. [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i2c_scl'. [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/xdc/top_level.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2646.324 ; gain = 0.000 ; free physical = 27214 ; free virtual = 37385
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

Synth Design complete | Checksum: 7860d840
INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 163 Warnings, 28 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2646.324 ; gain = 0.016 ; free physical = 27214 ; free virtual = 37385
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2369.184; main = 2069.155; forked = 446.778
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3678.805; main = 2646.312; forked = 1032.492
# write_checkpoint -force $outputDir/post_synth.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2654.312 ; gain = 0.000 ; free physical = 27214 ; free virtual = 37384
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2654.312 ; gain = 0.000 ; free physical = 27214 ; free virtual = 37384
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2654.312 ; gain = 0.000 ; free physical = 27214 ; free virtual = 37384
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2654.312 ; gain = 0.000 ; free physical = 27214 ; free virtual = 37385
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2654.312 ; gain = 0.000 ; free physical = 27214 ; free virtual = 37385
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2654.312 ; gain = 0.000 ; free physical = 27214 ; free virtual = 37385
Write Physdb Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2654.312 ; gain = 0.000 ; free physical = 27214 ; free virtual = 37385
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/obj/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
# report_utilization -file $outputDir/post_synth_util.rpt -hierarchical -hierarchical_depth 4
# report_timing -file $outputDir/post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2692.250 ; gain = 5.938 ; free physical = 27177 ; free virtual = 37364

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 17b493a59

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2692.250 ; gain = 0.000 ; free physical = 27177 ; free virtual = 37364

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 17b493a59

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2835.234 ; gain = 0.000 ; free physical = 27048 ; free virtual = 37237

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 17b493a59

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2835.234 ; gain = 0.000 ; free physical = 27048 ; free virtual = 37237
Phase 1 Initialization | Checksum: 17b493a59

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2835.234 ; gain = 0.000 ; free physical = 27048 ; free virtual = 37237

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 17b493a59

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2835.234 ; gain = 0.000 ; free physical = 27048 ; free virtual = 37237

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 17b493a59

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2835.234 ; gain = 0.000 ; free physical = 27048 ; free virtual = 37237
Phase 2 Timer Update And Timing Data Collection | Checksum: 17b493a59

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2835.234 ; gain = 0.000 ; free physical = 27048 ; free virtual = 37237

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 5 inverters resulting in an inversion of 32 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 20c41d5bb

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2835.234 ; gain = 0.000 ; free physical = 27048 ; free virtual = 37237
Retarget | Checksum: 20c41d5bb
INFO: [Opt 31-389] Phase Retarget created 18 cells and removed 26 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 23207c2b1

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2835.234 ; gain = 0.000 ; free physical = 27048 ; free virtual = 37237
Constant propagation | Checksum: 23207c2b1
INFO: [Opt 31-389] Phase Constant propagation created 4 cells and removed 22 cells

Phase 5 Sweep
WARNING: [Opt 31-163] Instance display_text/blue_ser/secondary with type OSERDESE2 and SERDES_MODE=SLAVE will be removed because its outputs are unobservable. If the associated master SERDES requires the slave and is not removed, an error will be issued when generating the bitstream. To avoid this message and the removal of the slave SERDES (assuming it is needed by the master), please add a DONT_TOUCH property to it before running opt_design.
WARNING: [Opt 31-163] Instance display_text/green_ser/secondary with type OSERDESE2 and SERDES_MODE=SLAVE will be removed because its outputs are unobservable. If the associated master SERDES requires the slave and is not removed, an error will be issued when generating the bitstream. To avoid this message and the removal of the slave SERDES (assuming it is needed by the master), please add a DONT_TOUCH property to it before running opt_design.
WARNING: [Opt 31-163] Instance display_text/red_ser/secondary with type OSERDESE2 and SERDES_MODE=SLAVE will be removed because its outputs are unobservable. If the associated master SERDES requires the slave and is not removed, an error will be issued when generating the bitstream. To avoid this message and the removal of the slave SERDES (assuming it is needed by the master), please add a DONT_TOUCH property to it before running opt_design.
Phase 5 Sweep | Checksum: 1b97cad85

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2835.234 ; gain = 0.000 ; free physical = 27048 ; free virtual = 37237
Sweep | Checksum: 1b97cad85
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1002 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1b97cad85

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2835.234 ; gain = 0.000 ; free physical = 27048 ; free virtual = 37237
BUFG optimization | Checksum: 1b97cad85
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b97cad85

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2835.234 ; gain = 0.000 ; free physical = 27048 ; free virtual = 37237
Shift Register Optimization | Checksum: 1b97cad85
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b97cad85

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2835.234 ; gain = 0.000 ; free physical = 27048 ; free virtual = 37237
Post Processing Netlist | Checksum: 1b97cad85
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2631e68d9

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2835.234 ; gain = 0.000 ; free physical = 27048 ; free virtual = 37237

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2835.234 ; gain = 0.000 ; free physical = 27048 ; free virtual = 37237
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2631e68d9

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2835.234 ; gain = 0.000 ; free physical = 27048 ; free virtual = 37237
Phase 9 Finalization | Checksum: 2631e68d9

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2835.234 ; gain = 0.000 ; free physical = 27048 ; free virtual = 37237
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              18  |              26  |                                              1  |
|  Constant propagation         |               4  |              22  |                                              0  |
|  Sweep                        |               0  |            1002  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2631e68d9

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2835.234 ; gain = 0.000 ; free physical = 27048 ; free virtual = 37237

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 17 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 8 Total Ports: 34
Ending PowerOpt Patch Enables Task | Checksum: 1ebb3d2f1

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27027 ; free virtual = 37219
Ending Power Optimization Task | Checksum: 1ebb3d2f1

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2954.340 ; gain = 119.105 ; free physical = 27027 ; free virtual = 37220

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1ebb3d2f1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27027 ; free virtual = 37220

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27027 ; free virtual = 37220
Ending Netlist Obfuscation Task | Checksum: 26f111d2d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27027 ; free virtual = 37220
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27030 ; free virtual = 37224
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1989a1af9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27030 ; free virtual = 37224
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27030 ; free virtual = 37224

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1e24f0547

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27026 ; free virtual = 37223

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 268ce4f13

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27024 ; free virtual = 37223

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 268ce4f13

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27024 ; free virtual = 37223
Phase 1 Placer Initialization | Checksum: 268ce4f13

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27024 ; free virtual = 37223

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1faf1960c

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27024 ; free virtual = 37223

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2231de14e

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27020 ; free virtual = 37219

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2231de14e

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27020 ; free virtual = 37219

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 2bbea6305

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27039 ; free virtual = 37238

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 19 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 8 nets or LUTs. Breaked 0 LUT, combined 8 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27037 ; free virtual = 37238

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              8  |                     8  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              8  |                     8  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 20cfe6e59

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27037 ; free virtual = 37238
Phase 2.4 Global Placement Core | Checksum: 2b0fa0241

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27037 ; free virtual = 37239
Phase 2 Global Placement | Checksum: 2b0fa0241

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27037 ; free virtual = 37239

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2a3843193

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27037 ; free virtual = 37239

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19620940a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.9 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27038 ; free virtual = 37239

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1930198e8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27038 ; free virtual = 37239

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1db54fea8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27038 ; free virtual = 37239

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1982fc58b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27040 ; free virtual = 37242

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 274d61675

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27040 ; free virtual = 37242

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 22da901b5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27040 ; free virtual = 37242
Phase 3 Detail Placement | Checksum: 22da901b5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27040 ; free virtual = 37242

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 28e1757a1

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.437 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1dbb5280f

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27040 ; free virtual = 37242
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2a9a58811

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27040 ; free virtual = 37242
Phase 4.1.1.1 BUFG Insertion | Checksum: 28e1757a1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27040 ; free virtual = 37242

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.437. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 273cd13f2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27040 ; free virtual = 37242

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27040 ; free virtual = 37242
Phase 4.1 Post Commit Optimization | Checksum: 273cd13f2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27040 ; free virtual = 37242

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 273cd13f2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27040 ; free virtual = 37242

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 273cd13f2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27040 ; free virtual = 37242
Phase 4.3 Placer Reporting | Checksum: 273cd13f2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27040 ; free virtual = 37242

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27040 ; free virtual = 37242

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27040 ; free virtual = 37242
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 305c3da60

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27040 ; free virtual = 37242
Ending Placer Task | Checksum: 265254c4b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27040 ; free virtual = 37242
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# report_clock_utilization -file $outputDir/clock_util.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
#  puts "Found setup timing violations => running physical optimization"
#  phys_opt_design
# }
# write_checkpoint -force $outputDir/post_place.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27039 ; free virtual = 37241
Wrote PlaceDB: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27037 ; free virtual = 37240
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27037 ; free virtual = 37240
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27037 ; free virtual = 37240
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27037 ; free virtual = 37240
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27037 ; free virtual = 37240
Write Physdb Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27037 ; free virtual = 37240
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/obj/post_place.dcp' has been generated.
# report_utilization -file $outputDir/post_place_util.rpt
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
# report_timing -file $outputDir/post_place_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# route_design -directive Explore
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: de47fe90 ConstDB: 0 ShapeSum: dc4c1a85 RouteDB: aa913336
Post Restoration Checksum: NetGraph: 4207521f | NumContArr: 22609c9d | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1e9b9e3f6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27027 ; free virtual = 37231

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1e9b9e3f6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27026 ; free virtual = 37231

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1e9b9e3f6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27026 ; free virtual = 37231
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 11e9f0eef

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27026 ; free virtual = 37231
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.461  | TNS=0.000  | WHS=-0.185 | THS=-3.012 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 570
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 570
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1753c8314

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27026 ; free virtual = 37231

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1753c8314

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27026 ; free virtual = 37231

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1d7258878

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27026 ; free virtual = 37231
Phase 4 Initial Routing | Checksum: 1d7258878

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27026 ; free virtual = 37231

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 89
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.487  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1fd477014

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27026 ; free virtual = 37232
Phase 5 Rip-up And Reroute | Checksum: 1fd477014

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27026 ; free virtual = 37232

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 269209b6a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27026 ; free virtual = 37232
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.566  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 269209b6a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27026 ; free virtual = 37232

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 269209b6a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27026 ; free virtual = 37232
Phase 6 Delay and Skew Optimization | Checksum: 269209b6a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27026 ; free virtual = 37232

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.566  | TNS=0.000  | WHS=0.169  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 21c2b0483

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27026 ; free virtual = 37232
Phase 7 Post Hold Fix | Checksum: 21c2b0483

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27026 ; free virtual = 37232

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.146137 %
  Global Horizontal Routing Utilization  = 0.201197 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 21c2b0483

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27026 ; free virtual = 37232

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 21c2b0483

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27026 ; free virtual = 37232

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 20ed17b20

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27026 ; free virtual = 37232

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 20ed17b20

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27026 ; free virtual = 37232

Phase 12 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=1.570  | TNS=0.000  | WHS=0.170  | THS=0.000  |

Phase 12 Post Router Timing | Checksum: 22edb1816

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27026 ; free virtual = 37232
INFO: [Route 35-61] The design met the timing requirement.
Total Elapsed time in route_design: 6.86 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 14fc39033

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27026 ; free virtual = 37232
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 14fc39033

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27026 ; free virtual = 37232

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27026 ; free virtual = 37232
# write_checkpoint -force $outputDir/post_route.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27026 ; free virtual = 37232
Wrote PlaceDB: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27026 ; free virtual = 37232
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27026 ; free virtual = 37232
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27026 ; free virtual = 37232
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27025 ; free virtual = 37231
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27023 ; free virtual = 37229
Write Physdb Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2954.340 ; gain = 0.000 ; free physical = 27023 ; free virtual = 37229
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/obj/post_route.dcp' has been generated.
# report_route_status -file $outputDir/post_route_status.rpt
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
# report_timing -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file obj/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file obj/post_imp_drc.rpt
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fpga/worker_place/temp/temp/87324a1a54e641fb852a9e700712e357/obj/post_imp_drc.rpt.
report_drc completed successfully
# write_bitstream -force $outputDir/final.bit
Command: write_bitstream -force obj/final.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP display_enigma/letter_sprite/image_addr_reg input display_enigma/letter_sprite/image_addr_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP display_enigma/letter_x_reg input display_enigma/letter_x_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP display_enigma/letter_x_reg input display_enigma/letter_x_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 13084960 bits.
Writing bitstream obj/final.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 2962.012 ; gain = 7.672 ; free physical = 26947 ; free virtual = 37158
INFO: [Common 17-206] Exiting Vivado at Tue Nov 19 03:20:59 2024...
