\hypertarget{struct_p_w_r___type_def}{}\section{P\+W\+R\+\_\+\+Type\+Def Struct Reference}
\label{struct_p_w_r___type_def}\index{P\+W\+R\+\_\+\+Type\+Def@{P\+W\+R\+\_\+\+Type\+Def}}


Power Control.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_p_w_r___type_def_aeb6bcdb2b99d58b9a0ffd86deb606eac}{CR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_p_w_r___type_def_ae17097e69c88b6c00033d6fb84a8182b}{C\+SR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Power Control. 

\subsection{Member Data Documentation}
\index{P\+W\+R\+\_\+\+Type\+Def@{P\+W\+R\+\_\+\+Type\+Def}!CR@{CR}}
\index{CR@{CR}!P\+W\+R\+\_\+\+Type\+Def@{P\+W\+R\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{CR}{CR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t P\+W\+R\+\_\+\+Type\+Def\+::\+CR}\hypertarget{struct_p_w_r___type_def_aeb6bcdb2b99d58b9a0ffd86deb606eac}{}\label{struct_p_w_r___type_def_aeb6bcdb2b99d58b9a0ffd86deb606eac}
P\+WR power control register, Address offset\+: 0x00 \index{P\+W\+R\+\_\+\+Type\+Def@{P\+W\+R\+\_\+\+Type\+Def}!C\+SR@{C\+SR}}
\index{C\+SR@{C\+SR}!P\+W\+R\+\_\+\+Type\+Def@{P\+W\+R\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+SR}{CSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t P\+W\+R\+\_\+\+Type\+Def\+::\+C\+SR}\hypertarget{struct_p_w_r___type_def_ae17097e69c88b6c00033d6fb84a8182b}{}\label{struct_p_w_r___type_def_ae17097e69c88b6c00033d6fb84a8182b}
P\+WR power control/status register, Address offset\+: 0x04 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
cmsis\+\_\+boot/\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}\end{DoxyCompactItemize}
