Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu May 01 17:58:07 2025
| Host         : ECAD-21 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              16 |            4 |
| Yes          | No                    | No                     |              16 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------+--------------------------+--------------------------------+------------------+----------------+
|      Clock Signal     |       Enable Signal      |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+-----------------------+--------------------------+--------------------------------+------------------+----------------+
|  clk_100MHz_IBUF_BUFG | calc/a_val               |                                |                2 |              4 |
|  clk_100MHz_IBUF_BUFG | calc/last_key[3]_i_1_n_0 |                                |                1 |              4 |
|  clk_100MHz_IBUF_BUFG | scanner/dec_reg          |                                |                2 |              4 |
|  clk_100MHz_IBUF_BUFG | scanner/E[0]             |                                |                1 |              4 |
|  clk_100MHz_IBUF_BUFG | scanner/result_reg[3][0] | scanner/SR[0]                  |                3 |              4 |
|  clk_100MHz_IBUF_BUFG |                          |                                |                8 |             13 |
|  clk_100MHz_IBUF_BUFG |                          | scanner/scan_timer[16]_i_1_n_0 |                4 |             16 |
+-----------------------+--------------------------+--------------------------------+------------------+----------------+


