
stm32f1-uart.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002f48  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b8  0800312c  0800312c  0001312c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080031e4  080031e4  00020084  2**0
                  CONTENTS
  4 .ARM          00000008  080031e4  080031e4  000131e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080031ec  080031ec  00020084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080031ec  080031ec  000131ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080031f0  080031f0  000131f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  080031f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000084  20000084  08003278  00020084  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000108  08003278  00020108  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008381  00000000  00000000  000200ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001965  00000000  00000000  0002842e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000748  00000000  00000000  00029d98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000006b0  00000000  00000000  0002a4e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001fc35  00000000  00000000  0002ab90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008146  00000000  00000000  0004a7c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b3bd2  00000000  00000000  0005290b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001064dd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000022dc  00000000  00000000  00106530  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000084 	.word	0x20000084
 8000200:	00000000 	.word	0x00000000
 8000204:	08003114 	.word	0x08003114

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000088 	.word	0x20000088
 8000220:	08003114 	.word	0x08003114

08000224 <__aeabi_uldivmod>:
 8000224:	b953      	cbnz	r3, 800023c <__aeabi_uldivmod+0x18>
 8000226:	b94a      	cbnz	r2, 800023c <__aeabi_uldivmod+0x18>
 8000228:	2900      	cmp	r1, #0
 800022a:	bf08      	it	eq
 800022c:	2800      	cmpeq	r0, #0
 800022e:	bf1c      	itt	ne
 8000230:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000234:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000238:	f000 b96e 	b.w	8000518 <__aeabi_idiv0>
 800023c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000240:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000244:	f000 f806 	bl	8000254 <__udivmoddi4>
 8000248:	f8dd e004 	ldr.w	lr, [sp, #4]
 800024c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000250:	b004      	add	sp, #16
 8000252:	4770      	bx	lr

08000254 <__udivmoddi4>:
 8000254:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000258:	9e08      	ldr	r6, [sp, #32]
 800025a:	460d      	mov	r5, r1
 800025c:	4604      	mov	r4, r0
 800025e:	468e      	mov	lr, r1
 8000260:	2b00      	cmp	r3, #0
 8000262:	f040 8083 	bne.w	800036c <__udivmoddi4+0x118>
 8000266:	428a      	cmp	r2, r1
 8000268:	4617      	mov	r7, r2
 800026a:	d947      	bls.n	80002fc <__udivmoddi4+0xa8>
 800026c:	fab2 f382 	clz	r3, r2
 8000270:	b14b      	cbz	r3, 8000286 <__udivmoddi4+0x32>
 8000272:	f1c3 0120 	rsb	r1, r3, #32
 8000276:	fa05 fe03 	lsl.w	lr, r5, r3
 800027a:	fa20 f101 	lsr.w	r1, r0, r1
 800027e:	409f      	lsls	r7, r3
 8000280:	ea41 0e0e 	orr.w	lr, r1, lr
 8000284:	409c      	lsls	r4, r3
 8000286:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800028a:	fbbe fcf8 	udiv	ip, lr, r8
 800028e:	fa1f f987 	uxth.w	r9, r7
 8000292:	fb08 e21c 	mls	r2, r8, ip, lr
 8000296:	fb0c f009 	mul.w	r0, ip, r9
 800029a:	0c21      	lsrs	r1, r4, #16
 800029c:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 80002a0:	4290      	cmp	r0, r2
 80002a2:	d90a      	bls.n	80002ba <__udivmoddi4+0x66>
 80002a4:	18ba      	adds	r2, r7, r2
 80002a6:	f10c 31ff 	add.w	r1, ip, #4294967295	; 0xffffffff
 80002aa:	f080 8118 	bcs.w	80004de <__udivmoddi4+0x28a>
 80002ae:	4290      	cmp	r0, r2
 80002b0:	f240 8115 	bls.w	80004de <__udivmoddi4+0x28a>
 80002b4:	f1ac 0c02 	sub.w	ip, ip, #2
 80002b8:	443a      	add	r2, r7
 80002ba:	1a12      	subs	r2, r2, r0
 80002bc:	fbb2 f0f8 	udiv	r0, r2, r8
 80002c0:	fb08 2210 	mls	r2, r8, r0, r2
 80002c4:	fb00 f109 	mul.w	r1, r0, r9
 80002c8:	b2a4      	uxth	r4, r4
 80002ca:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80002ce:	42a1      	cmp	r1, r4
 80002d0:	d909      	bls.n	80002e6 <__udivmoddi4+0x92>
 80002d2:	193c      	adds	r4, r7, r4
 80002d4:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 80002d8:	f080 8103 	bcs.w	80004e2 <__udivmoddi4+0x28e>
 80002dc:	42a1      	cmp	r1, r4
 80002de:	f240 8100 	bls.w	80004e2 <__udivmoddi4+0x28e>
 80002e2:	3802      	subs	r0, #2
 80002e4:	443c      	add	r4, r7
 80002e6:	1a64      	subs	r4, r4, r1
 80002e8:	2100      	movs	r1, #0
 80002ea:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80002ee:	b11e      	cbz	r6, 80002f8 <__udivmoddi4+0xa4>
 80002f0:	2200      	movs	r2, #0
 80002f2:	40dc      	lsrs	r4, r3
 80002f4:	e9c6 4200 	strd	r4, r2, [r6]
 80002f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002fc:	b902      	cbnz	r2, 8000300 <__udivmoddi4+0xac>
 80002fe:	deff      	udf	#255	; 0xff
 8000300:	fab2 f382 	clz	r3, r2
 8000304:	2b00      	cmp	r3, #0
 8000306:	d14f      	bne.n	80003a8 <__udivmoddi4+0x154>
 8000308:	1a8d      	subs	r5, r1, r2
 800030a:	2101      	movs	r1, #1
 800030c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000310:	fa1f f882 	uxth.w	r8, r2
 8000314:	fbb5 fcfe 	udiv	ip, r5, lr
 8000318:	fb0e 551c 	mls	r5, lr, ip, r5
 800031c:	fb08 f00c 	mul.w	r0, r8, ip
 8000320:	0c22      	lsrs	r2, r4, #16
 8000322:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 8000326:	42a8      	cmp	r0, r5
 8000328:	d907      	bls.n	800033a <__udivmoddi4+0xe6>
 800032a:	197d      	adds	r5, r7, r5
 800032c:	f10c 32ff 	add.w	r2, ip, #4294967295	; 0xffffffff
 8000330:	d202      	bcs.n	8000338 <__udivmoddi4+0xe4>
 8000332:	42a8      	cmp	r0, r5
 8000334:	f200 80e9 	bhi.w	800050a <__udivmoddi4+0x2b6>
 8000338:	4694      	mov	ip, r2
 800033a:	1a2d      	subs	r5, r5, r0
 800033c:	fbb5 f0fe 	udiv	r0, r5, lr
 8000340:	fb0e 5510 	mls	r5, lr, r0, r5
 8000344:	fb08 f800 	mul.w	r8, r8, r0
 8000348:	b2a4      	uxth	r4, r4
 800034a:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800034e:	45a0      	cmp	r8, r4
 8000350:	d907      	bls.n	8000362 <__udivmoddi4+0x10e>
 8000352:	193c      	adds	r4, r7, r4
 8000354:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000358:	d202      	bcs.n	8000360 <__udivmoddi4+0x10c>
 800035a:	45a0      	cmp	r8, r4
 800035c:	f200 80d9 	bhi.w	8000512 <__udivmoddi4+0x2be>
 8000360:	4610      	mov	r0, r2
 8000362:	eba4 0408 	sub.w	r4, r4, r8
 8000366:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800036a:	e7c0      	b.n	80002ee <__udivmoddi4+0x9a>
 800036c:	428b      	cmp	r3, r1
 800036e:	d908      	bls.n	8000382 <__udivmoddi4+0x12e>
 8000370:	2e00      	cmp	r6, #0
 8000372:	f000 80b1 	beq.w	80004d8 <__udivmoddi4+0x284>
 8000376:	2100      	movs	r1, #0
 8000378:	e9c6 0500 	strd	r0, r5, [r6]
 800037c:	4608      	mov	r0, r1
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f183 	clz	r1, r3
 8000386:	2900      	cmp	r1, #0
 8000388:	d14b      	bne.n	8000422 <__udivmoddi4+0x1ce>
 800038a:	42ab      	cmp	r3, r5
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0x140>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80b9 	bhi.w	8000506 <__udivmoddi4+0x2b2>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb65 0303 	sbc.w	r3, r5, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2e00      	cmp	r6, #0
 80003a0:	d0aa      	beq.n	80002f8 <__udivmoddi4+0xa4>
 80003a2:	e9c6 4e00 	strd	r4, lr, [r6]
 80003a6:	e7a7      	b.n	80002f8 <__udivmoddi4+0xa4>
 80003a8:	409f      	lsls	r7, r3
 80003aa:	f1c3 0220 	rsb	r2, r3, #32
 80003ae:	40d1      	lsrs	r1, r2
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	fbb1 f0fe 	udiv	r0, r1, lr
 80003b8:	fa1f f887 	uxth.w	r8, r7
 80003bc:	fb0e 1110 	mls	r1, lr, r0, r1
 80003c0:	fa24 f202 	lsr.w	r2, r4, r2
 80003c4:	409d      	lsls	r5, r3
 80003c6:	fb00 fc08 	mul.w	ip, r0, r8
 80003ca:	432a      	orrs	r2, r5
 80003cc:	0c15      	lsrs	r5, r2, #16
 80003ce:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 80003d2:	45ac      	cmp	ip, r5
 80003d4:	fa04 f403 	lsl.w	r4, r4, r3
 80003d8:	d909      	bls.n	80003ee <__udivmoddi4+0x19a>
 80003da:	197d      	adds	r5, r7, r5
 80003dc:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80003e0:	f080 808f 	bcs.w	8000502 <__udivmoddi4+0x2ae>
 80003e4:	45ac      	cmp	ip, r5
 80003e6:	f240 808c 	bls.w	8000502 <__udivmoddi4+0x2ae>
 80003ea:	3802      	subs	r0, #2
 80003ec:	443d      	add	r5, r7
 80003ee:	eba5 050c 	sub.w	r5, r5, ip
 80003f2:	fbb5 f1fe 	udiv	r1, r5, lr
 80003f6:	fb0e 5c11 	mls	ip, lr, r1, r5
 80003fa:	fb01 f908 	mul.w	r9, r1, r8
 80003fe:	b295      	uxth	r5, r2
 8000400:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000404:	45a9      	cmp	r9, r5
 8000406:	d907      	bls.n	8000418 <__udivmoddi4+0x1c4>
 8000408:	197d      	adds	r5, r7, r5
 800040a:	f101 32ff 	add.w	r2, r1, #4294967295	; 0xffffffff
 800040e:	d274      	bcs.n	80004fa <__udivmoddi4+0x2a6>
 8000410:	45a9      	cmp	r9, r5
 8000412:	d972      	bls.n	80004fa <__udivmoddi4+0x2a6>
 8000414:	3902      	subs	r1, #2
 8000416:	443d      	add	r5, r7
 8000418:	eba5 0509 	sub.w	r5, r5, r9
 800041c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000420:	e778      	b.n	8000314 <__udivmoddi4+0xc0>
 8000422:	f1c1 0720 	rsb	r7, r1, #32
 8000426:	408b      	lsls	r3, r1
 8000428:	fa22 fc07 	lsr.w	ip, r2, r7
 800042c:	ea4c 0c03 	orr.w	ip, ip, r3
 8000430:	fa25 f407 	lsr.w	r4, r5, r7
 8000434:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000438:	fbb4 f9fe 	udiv	r9, r4, lr
 800043c:	fa1f f88c 	uxth.w	r8, ip
 8000440:	fb0e 4419 	mls	r4, lr, r9, r4
 8000444:	fa20 f307 	lsr.w	r3, r0, r7
 8000448:	fb09 fa08 	mul.w	sl, r9, r8
 800044c:	408d      	lsls	r5, r1
 800044e:	431d      	orrs	r5, r3
 8000450:	0c2b      	lsrs	r3, r5, #16
 8000452:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000456:	45a2      	cmp	sl, r4
 8000458:	fa02 f201 	lsl.w	r2, r2, r1
 800045c:	fa00 f301 	lsl.w	r3, r0, r1
 8000460:	d909      	bls.n	8000476 <__udivmoddi4+0x222>
 8000462:	eb1c 0404 	adds.w	r4, ip, r4
 8000466:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 800046a:	d248      	bcs.n	80004fe <__udivmoddi4+0x2aa>
 800046c:	45a2      	cmp	sl, r4
 800046e:	d946      	bls.n	80004fe <__udivmoddi4+0x2aa>
 8000470:	f1a9 0902 	sub.w	r9, r9, #2
 8000474:	4464      	add	r4, ip
 8000476:	eba4 040a 	sub.w	r4, r4, sl
 800047a:	fbb4 f0fe 	udiv	r0, r4, lr
 800047e:	fb0e 4410 	mls	r4, lr, r0, r4
 8000482:	fb00 fa08 	mul.w	sl, r0, r8
 8000486:	b2ad      	uxth	r5, r5
 8000488:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 800048c:	45a2      	cmp	sl, r4
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x24e>
 8000490:	eb1c 0404 	adds.w	r4, ip, r4
 8000494:	f100 35ff 	add.w	r5, r0, #4294967295	; 0xffffffff
 8000498:	d22d      	bcs.n	80004f6 <__udivmoddi4+0x2a2>
 800049a:	45a2      	cmp	sl, r4
 800049c:	d92b      	bls.n	80004f6 <__udivmoddi4+0x2a2>
 800049e:	3802      	subs	r0, #2
 80004a0:	4464      	add	r4, ip
 80004a2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004a6:	fba0 8902 	umull	r8, r9, r0, r2
 80004aa:	eba4 040a 	sub.w	r4, r4, sl
 80004ae:	454c      	cmp	r4, r9
 80004b0:	46c6      	mov	lr, r8
 80004b2:	464d      	mov	r5, r9
 80004b4:	d319      	bcc.n	80004ea <__udivmoddi4+0x296>
 80004b6:	d016      	beq.n	80004e6 <__udivmoddi4+0x292>
 80004b8:	b15e      	cbz	r6, 80004d2 <__udivmoddi4+0x27e>
 80004ba:	ebb3 020e 	subs.w	r2, r3, lr
 80004be:	eb64 0405 	sbc.w	r4, r4, r5
 80004c2:	fa04 f707 	lsl.w	r7, r4, r7
 80004c6:	fa22 f301 	lsr.w	r3, r2, r1
 80004ca:	431f      	orrs	r7, r3
 80004cc:	40cc      	lsrs	r4, r1
 80004ce:	e9c6 7400 	strd	r7, r4, [r6]
 80004d2:	2100      	movs	r1, #0
 80004d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004d8:	4631      	mov	r1, r6
 80004da:	4630      	mov	r0, r6
 80004dc:	e70c      	b.n	80002f8 <__udivmoddi4+0xa4>
 80004de:	468c      	mov	ip, r1
 80004e0:	e6eb      	b.n	80002ba <__udivmoddi4+0x66>
 80004e2:	4610      	mov	r0, r2
 80004e4:	e6ff      	b.n	80002e6 <__udivmoddi4+0x92>
 80004e6:	4543      	cmp	r3, r8
 80004e8:	d2e6      	bcs.n	80004b8 <__udivmoddi4+0x264>
 80004ea:	ebb8 0e02 	subs.w	lr, r8, r2
 80004ee:	eb69 050c 	sbc.w	r5, r9, ip
 80004f2:	3801      	subs	r0, #1
 80004f4:	e7e0      	b.n	80004b8 <__udivmoddi4+0x264>
 80004f6:	4628      	mov	r0, r5
 80004f8:	e7d3      	b.n	80004a2 <__udivmoddi4+0x24e>
 80004fa:	4611      	mov	r1, r2
 80004fc:	e78c      	b.n	8000418 <__udivmoddi4+0x1c4>
 80004fe:	4681      	mov	r9, r0
 8000500:	e7b9      	b.n	8000476 <__udivmoddi4+0x222>
 8000502:	4608      	mov	r0, r1
 8000504:	e773      	b.n	80003ee <__udivmoddi4+0x19a>
 8000506:	4608      	mov	r0, r1
 8000508:	e749      	b.n	800039e <__udivmoddi4+0x14a>
 800050a:	f1ac 0c02 	sub.w	ip, ip, #2
 800050e:	443d      	add	r5, r7
 8000510:	e713      	b.n	800033a <__udivmoddi4+0xe6>
 8000512:	3802      	subs	r0, #2
 8000514:	443c      	add	r4, r7
 8000516:	e724      	b.n	8000362 <__udivmoddi4+0x10e>

08000518 <__aeabi_idiv0>:
 8000518:	4770      	bx	lr
 800051a:	bf00      	nop

0800051c <HAL_UART_RxCpltCallback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint8_t rx_data;
uint8_t tx_data[20]="STM32 Hello Man!!\r\n";

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 800051c:	b580      	push	{r7, lr}
 800051e:	b082      	sub	sp, #8
 8000520:	af00      	add	r7, sp, #0
 8000522:	6078      	str	r0, [r7, #4]

	if(huart->Instance == USART1){
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	4a08      	ldr	r2, [pc, #32]	; (800054c <HAL_UART_RxCpltCallback+0x30>)
 800052a:	4293      	cmp	r3, r2
 800052c:	d10a      	bne.n	8000544 <HAL_UART_RxCpltCallback+0x28>
		HAL_UART_Transmit(&huart1,&rx_data,sizeof(rx_data), 100);
 800052e:	2364      	movs	r3, #100	; 0x64
 8000530:	2201      	movs	r2, #1
 8000532:	4907      	ldr	r1, [pc, #28]	; (8000550 <HAL_UART_RxCpltCallback+0x34>)
 8000534:	4807      	ldr	r0, [pc, #28]	; (8000554 <HAL_UART_RxCpltCallback+0x38>)
 8000536:	f001 fc0e 	bl	8001d56 <HAL_UART_Transmit>
		HAL_UART_Receive_IT(&huart1, &rx_data, 1);
 800053a:	2201      	movs	r2, #1
 800053c:	4904      	ldr	r1, [pc, #16]	; (8000550 <HAL_UART_RxCpltCallback+0x34>)
 800053e:	4805      	ldr	r0, [pc, #20]	; (8000554 <HAL_UART_RxCpltCallback+0x38>)
 8000540:	f001 fc9b 	bl	8001e7a <HAL_UART_Receive_IT>
	}
}
 8000544:	bf00      	nop
 8000546:	3708      	adds	r7, #8
 8000548:	46bd      	mov	sp, r7
 800054a:	bd80      	pop	{r7, pc}
 800054c:	40013800 	.word	0x40013800
 8000550:	200000f0 	.word	0x200000f0
 8000554:	200000ac 	.word	0x200000ac

08000558 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800055c:	f000 fa44 	bl	80009e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000560:	f000 f81c 	bl	800059c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000564:	f000 f88e 	bl	8000684 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000568:	f000 f862 	bl	8000630 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Transmit(&huart1,tx_data, sizeof(tx_data), 100);
 800056c:	2364      	movs	r3, #100	; 0x64
 800056e:	2214      	movs	r2, #20
 8000570:	4906      	ldr	r1, [pc, #24]	; (800058c <main+0x34>)
 8000572:	4807      	ldr	r0, [pc, #28]	; (8000590 <main+0x38>)
 8000574:	f001 fbef 	bl	8001d56 <HAL_UART_Transmit>
  printf("STM32 hello from printf\r\n");
 8000578:	4806      	ldr	r0, [pc, #24]	; (8000594 <main+0x3c>)
 800057a:	f002 f977 	bl	800286c <puts>
  HAL_UART_Receive_IT(&huart1, &rx_data, 1);
 800057e:	2201      	movs	r2, #1
 8000580:	4905      	ldr	r1, [pc, #20]	; (8000598 <main+0x40>)
 8000582:	4803      	ldr	r0, [pc, #12]	; (8000590 <main+0x38>)
 8000584:	f001 fc79 	bl	8001e7a <HAL_UART_Receive_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000588:	e7fe      	b.n	8000588 <main+0x30>
 800058a:	bf00      	nop
 800058c:	20000000 	.word	0x20000000
 8000590:	200000ac 	.word	0x200000ac
 8000594:	0800312c 	.word	0x0800312c
 8000598:	200000f0 	.word	0x200000f0

0800059c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b094      	sub	sp, #80	; 0x50
 80005a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005a2:	f107 0318 	add.w	r3, r7, #24
 80005a6:	2238      	movs	r2, #56	; 0x38
 80005a8:	2100      	movs	r1, #0
 80005aa:	4618      	mov	r0, r3
 80005ac:	f002 f8e8 	bl	8002780 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005b0:	1d3b      	adds	r3, r7, #4
 80005b2:	2200      	movs	r2, #0
 80005b4:	601a      	str	r2, [r3, #0]
 80005b6:	605a      	str	r2, [r3, #4]
 80005b8:	609a      	str	r2, [r3, #8]
 80005ba:	60da      	str	r2, [r3, #12]
 80005bc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005be:	2302      	movs	r3, #2
 80005c0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005c2:	2301      	movs	r3, #1
 80005c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005c6:	2310      	movs	r3, #16
 80005c8:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.Prediv1Source = RCC_PREDIV1_SOURCE_HSE;
 80005ca:	2300      	movs	r3, #0
 80005cc:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005ce:	2302      	movs	r3, #2
 80005d0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80005d2:	2300      	movs	r3, #0
 80005d4:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80005d6:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80005da:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL2.PLL2State = RCC_PLL_NONE;
 80005dc:	2300      	movs	r3, #0
 80005de:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005e0:	f107 0318 	add.w	r3, r7, #24
 80005e4:	4618      	mov	r0, r3
 80005e6:	f000 fe35 	bl	8001254 <HAL_RCC_OscConfig>
 80005ea:	4603      	mov	r3, r0
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	d001      	beq.n	80005f4 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80005f0:	f000 f870 	bl	80006d4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005f4:	230f      	movs	r3, #15
 80005f6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005f8:	2302      	movs	r3, #2
 80005fa:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005fc:	2300      	movs	r3, #0
 80005fe:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000600:	2300      	movs	r3, #0
 8000602:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000604:	2300      	movs	r3, #0
 8000606:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000608:	1d3b      	adds	r3, r7, #4
 800060a:	2101      	movs	r1, #1
 800060c:	4618      	mov	r0, r3
 800060e:	f001 f937 	bl	8001880 <HAL_RCC_ClockConfig>
 8000612:	4603      	mov	r3, r0
 8000614:	2b00      	cmp	r3, #0
 8000616:	d001      	beq.n	800061c <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000618:	f000 f85c 	bl	80006d4 <Error_Handler>
  }
  /** Configure the Systick interrupt time
  */
  __HAL_RCC_PLLI2S_ENABLE();
 800061c:	4b03      	ldr	r3, [pc, #12]	; (800062c <SystemClock_Config+0x90>)
 800061e:	2201      	movs	r2, #1
 8000620:	601a      	str	r2, [r3, #0]
}
 8000622:	bf00      	nop
 8000624:	3750      	adds	r7, #80	; 0x50
 8000626:	46bd      	mov	sp, r7
 8000628:	bd80      	pop	{r7, pc}
 800062a:	bf00      	nop
 800062c:	42420070 	.word	0x42420070

08000630 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000634:	4b11      	ldr	r3, [pc, #68]	; (800067c <MX_USART1_UART_Init+0x4c>)
 8000636:	4a12      	ldr	r2, [pc, #72]	; (8000680 <MX_USART1_UART_Init+0x50>)
 8000638:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800063a:	4b10      	ldr	r3, [pc, #64]	; (800067c <MX_USART1_UART_Init+0x4c>)
 800063c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000640:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000642:	4b0e      	ldr	r3, [pc, #56]	; (800067c <MX_USART1_UART_Init+0x4c>)
 8000644:	2200      	movs	r2, #0
 8000646:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000648:	4b0c      	ldr	r3, [pc, #48]	; (800067c <MX_USART1_UART_Init+0x4c>)
 800064a:	2200      	movs	r2, #0
 800064c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800064e:	4b0b      	ldr	r3, [pc, #44]	; (800067c <MX_USART1_UART_Init+0x4c>)
 8000650:	2200      	movs	r2, #0
 8000652:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000654:	4b09      	ldr	r3, [pc, #36]	; (800067c <MX_USART1_UART_Init+0x4c>)
 8000656:	220c      	movs	r2, #12
 8000658:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800065a:	4b08      	ldr	r3, [pc, #32]	; (800067c <MX_USART1_UART_Init+0x4c>)
 800065c:	2200      	movs	r2, #0
 800065e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000660:	4b06      	ldr	r3, [pc, #24]	; (800067c <MX_USART1_UART_Init+0x4c>)
 8000662:	2200      	movs	r2, #0
 8000664:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000666:	4805      	ldr	r0, [pc, #20]	; (800067c <MX_USART1_UART_Init+0x4c>)
 8000668:	f001 fb28 	bl	8001cbc <HAL_UART_Init>
 800066c:	4603      	mov	r3, r0
 800066e:	2b00      	cmp	r3, #0
 8000670:	d001      	beq.n	8000676 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000672:	f000 f82f 	bl	80006d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000676:	bf00      	nop
 8000678:	bd80      	pop	{r7, pc}
 800067a:	bf00      	nop
 800067c:	200000ac 	.word	0x200000ac
 8000680:	40013800 	.word	0x40013800

08000684 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000684:	b480      	push	{r7}
 8000686:	b083      	sub	sp, #12
 8000688:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800068a:	4b08      	ldr	r3, [pc, #32]	; (80006ac <MX_GPIO_Init+0x28>)
 800068c:	699b      	ldr	r3, [r3, #24]
 800068e:	4a07      	ldr	r2, [pc, #28]	; (80006ac <MX_GPIO_Init+0x28>)
 8000690:	f043 0304 	orr.w	r3, r3, #4
 8000694:	6193      	str	r3, [r2, #24]
 8000696:	4b05      	ldr	r3, [pc, #20]	; (80006ac <MX_GPIO_Init+0x28>)
 8000698:	699b      	ldr	r3, [r3, #24]
 800069a:	f003 0304 	and.w	r3, r3, #4
 800069e:	607b      	str	r3, [r7, #4]
 80006a0:	687b      	ldr	r3, [r7, #4]

}
 80006a2:	bf00      	nop
 80006a4:	370c      	adds	r7, #12
 80006a6:	46bd      	mov	sp, r7
 80006a8:	bc80      	pop	{r7}
 80006aa:	4770      	bx	lr
 80006ac:	40021000 	.word	0x40021000

080006b0 <__io_putchar>:
 * @brief Retargets the C library printf function to the USART.
 * @param None
 * @retval None
 */
PUTCHAR_PROTOTYPE
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b082      	sub	sp, #8
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	6078      	str	r0, [r7, #4]
 /* Place your implementation of fputc here */
 /* e.g. write a character to the USART */
 HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 100);
 80006b8:	1d39      	adds	r1, r7, #4
 80006ba:	2364      	movs	r3, #100	; 0x64
 80006bc:	2201      	movs	r2, #1
 80006be:	4804      	ldr	r0, [pc, #16]	; (80006d0 <__io_putchar+0x20>)
 80006c0:	f001 fb49 	bl	8001d56 <HAL_UART_Transmit>
 return ch;
 80006c4:	687b      	ldr	r3, [r7, #4]
}
 80006c6:	4618      	mov	r0, r3
 80006c8:	3708      	adds	r7, #8
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bd80      	pop	{r7, pc}
 80006ce:	bf00      	nop
 80006d0:	200000ac 	.word	0x200000ac

080006d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006d4:	b480      	push	{r7}
 80006d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006d8:	b672      	cpsid	i
}
 80006da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006dc:	e7fe      	b.n	80006dc <Error_Handler+0x8>
	...

080006e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006e0:	b480      	push	{r7}
 80006e2:	b085      	sub	sp, #20
 80006e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80006e6:	4b15      	ldr	r3, [pc, #84]	; (800073c <HAL_MspInit+0x5c>)
 80006e8:	699b      	ldr	r3, [r3, #24]
 80006ea:	4a14      	ldr	r2, [pc, #80]	; (800073c <HAL_MspInit+0x5c>)
 80006ec:	f043 0301 	orr.w	r3, r3, #1
 80006f0:	6193      	str	r3, [r2, #24]
 80006f2:	4b12      	ldr	r3, [pc, #72]	; (800073c <HAL_MspInit+0x5c>)
 80006f4:	699b      	ldr	r3, [r3, #24]
 80006f6:	f003 0301 	and.w	r3, r3, #1
 80006fa:	60bb      	str	r3, [r7, #8]
 80006fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006fe:	4b0f      	ldr	r3, [pc, #60]	; (800073c <HAL_MspInit+0x5c>)
 8000700:	69db      	ldr	r3, [r3, #28]
 8000702:	4a0e      	ldr	r2, [pc, #56]	; (800073c <HAL_MspInit+0x5c>)
 8000704:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000708:	61d3      	str	r3, [r2, #28]
 800070a:	4b0c      	ldr	r3, [pc, #48]	; (800073c <HAL_MspInit+0x5c>)
 800070c:	69db      	ldr	r3, [r3, #28]
 800070e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000712:	607b      	str	r3, [r7, #4]
 8000714:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000716:	4b0a      	ldr	r3, [pc, #40]	; (8000740 <HAL_MspInit+0x60>)
 8000718:	685b      	ldr	r3, [r3, #4]
 800071a:	60fb      	str	r3, [r7, #12]
 800071c:	68fb      	ldr	r3, [r7, #12]
 800071e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000722:	60fb      	str	r3, [r7, #12]
 8000724:	68fb      	ldr	r3, [r7, #12]
 8000726:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800072a:	60fb      	str	r3, [r7, #12]
 800072c:	4a04      	ldr	r2, [pc, #16]	; (8000740 <HAL_MspInit+0x60>)
 800072e:	68fb      	ldr	r3, [r7, #12]
 8000730:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000732:	bf00      	nop
 8000734:	3714      	adds	r7, #20
 8000736:	46bd      	mov	sp, r7
 8000738:	bc80      	pop	{r7}
 800073a:	4770      	bx	lr
 800073c:	40021000 	.word	0x40021000
 8000740:	40010000 	.word	0x40010000

08000744 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	b088      	sub	sp, #32
 8000748:	af00      	add	r7, sp, #0
 800074a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800074c:	f107 0310 	add.w	r3, r7, #16
 8000750:	2200      	movs	r2, #0
 8000752:	601a      	str	r2, [r3, #0]
 8000754:	605a      	str	r2, [r3, #4]
 8000756:	609a      	str	r2, [r3, #8]
 8000758:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	4a20      	ldr	r2, [pc, #128]	; (80007e0 <HAL_UART_MspInit+0x9c>)
 8000760:	4293      	cmp	r3, r2
 8000762:	d139      	bne.n	80007d8 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000764:	4b1f      	ldr	r3, [pc, #124]	; (80007e4 <HAL_UART_MspInit+0xa0>)
 8000766:	699b      	ldr	r3, [r3, #24]
 8000768:	4a1e      	ldr	r2, [pc, #120]	; (80007e4 <HAL_UART_MspInit+0xa0>)
 800076a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800076e:	6193      	str	r3, [r2, #24]
 8000770:	4b1c      	ldr	r3, [pc, #112]	; (80007e4 <HAL_UART_MspInit+0xa0>)
 8000772:	699b      	ldr	r3, [r3, #24]
 8000774:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000778:	60fb      	str	r3, [r7, #12]
 800077a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800077c:	4b19      	ldr	r3, [pc, #100]	; (80007e4 <HAL_UART_MspInit+0xa0>)
 800077e:	699b      	ldr	r3, [r3, #24]
 8000780:	4a18      	ldr	r2, [pc, #96]	; (80007e4 <HAL_UART_MspInit+0xa0>)
 8000782:	f043 0304 	orr.w	r3, r3, #4
 8000786:	6193      	str	r3, [r2, #24]
 8000788:	4b16      	ldr	r3, [pc, #88]	; (80007e4 <HAL_UART_MspInit+0xa0>)
 800078a:	699b      	ldr	r3, [r3, #24]
 800078c:	f003 0304 	and.w	r3, r3, #4
 8000790:	60bb      	str	r3, [r7, #8]
 8000792:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000794:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000798:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800079a:	2302      	movs	r3, #2
 800079c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800079e:	2303      	movs	r3, #3
 80007a0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007a2:	f107 0310 	add.w	r3, r7, #16
 80007a6:	4619      	mov	r1, r3
 80007a8:	480f      	ldr	r0, [pc, #60]	; (80007e8 <HAL_UART_MspInit+0xa4>)
 80007aa:	f000 fbcf 	bl	8000f4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80007ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80007b2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007b4:	2300      	movs	r3, #0
 80007b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b8:	2300      	movs	r3, #0
 80007ba:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007bc:	f107 0310 	add.w	r3, r7, #16
 80007c0:	4619      	mov	r1, r3
 80007c2:	4809      	ldr	r0, [pc, #36]	; (80007e8 <HAL_UART_MspInit+0xa4>)
 80007c4:	f000 fbc2 	bl	8000f4c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80007c8:	2200      	movs	r2, #0
 80007ca:	2100      	movs	r1, #0
 80007cc:	2025      	movs	r0, #37	; 0x25
 80007ce:	f000 fa44 	bl	8000c5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80007d2:	2025      	movs	r0, #37	; 0x25
 80007d4:	f000 fa5d 	bl	8000c92 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80007d8:	bf00      	nop
 80007da:	3720      	adds	r7, #32
 80007dc:	46bd      	mov	sp, r7
 80007de:	bd80      	pop	{r7, pc}
 80007e0:	40013800 	.word	0x40013800
 80007e4:	40021000 	.word	0x40021000
 80007e8:	40010800 	.word	0x40010800

080007ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007ec:	b480      	push	{r7}
 80007ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80007f0:	e7fe      	b.n	80007f0 <NMI_Handler+0x4>

080007f2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007f2:	b480      	push	{r7}
 80007f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007f6:	e7fe      	b.n	80007f6 <HardFault_Handler+0x4>

080007f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007f8:	b480      	push	{r7}
 80007fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007fc:	e7fe      	b.n	80007fc <MemManage_Handler+0x4>

080007fe <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007fe:	b480      	push	{r7}
 8000800:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000802:	e7fe      	b.n	8000802 <BusFault_Handler+0x4>

08000804 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000804:	b480      	push	{r7}
 8000806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000808:	e7fe      	b.n	8000808 <UsageFault_Handler+0x4>

0800080a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800080a:	b480      	push	{r7}
 800080c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800080e:	bf00      	nop
 8000810:	46bd      	mov	sp, r7
 8000812:	bc80      	pop	{r7}
 8000814:	4770      	bx	lr

08000816 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000816:	b480      	push	{r7}
 8000818:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800081a:	bf00      	nop
 800081c:	46bd      	mov	sp, r7
 800081e:	bc80      	pop	{r7}
 8000820:	4770      	bx	lr

08000822 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000822:	b480      	push	{r7}
 8000824:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000826:	bf00      	nop
 8000828:	46bd      	mov	sp, r7
 800082a:	bc80      	pop	{r7}
 800082c:	4770      	bx	lr

0800082e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800082e:	b580      	push	{r7, lr}
 8000830:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000832:	f000 f91f 	bl	8000a74 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000836:	bf00      	nop
 8000838:	bd80      	pop	{r7, pc}
	...

0800083c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000840:	4802      	ldr	r0, [pc, #8]	; (800084c <USART1_IRQHandler+0x10>)
 8000842:	f001 fb4b 	bl	8001edc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000846:	bf00      	nop
 8000848:	bd80      	pop	{r7, pc}
 800084a:	bf00      	nop
 800084c:	200000ac 	.word	0x200000ac

08000850 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b086      	sub	sp, #24
 8000854:	af00      	add	r7, sp, #0
 8000856:	60f8      	str	r0, [r7, #12]
 8000858:	60b9      	str	r1, [r7, #8]
 800085a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800085c:	2300      	movs	r3, #0
 800085e:	617b      	str	r3, [r7, #20]
 8000860:	e00a      	b.n	8000878 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000862:	f3af 8000 	nop.w
 8000866:	4601      	mov	r1, r0
 8000868:	68bb      	ldr	r3, [r7, #8]
 800086a:	1c5a      	adds	r2, r3, #1
 800086c:	60ba      	str	r2, [r7, #8]
 800086e:	b2ca      	uxtb	r2, r1
 8000870:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000872:	697b      	ldr	r3, [r7, #20]
 8000874:	3301      	adds	r3, #1
 8000876:	617b      	str	r3, [r7, #20]
 8000878:	697a      	ldr	r2, [r7, #20]
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	429a      	cmp	r2, r3
 800087e:	dbf0      	blt.n	8000862 <_read+0x12>
	}

return len;
 8000880:	687b      	ldr	r3, [r7, #4]
}
 8000882:	4618      	mov	r0, r3
 8000884:	3718      	adds	r7, #24
 8000886:	46bd      	mov	sp, r7
 8000888:	bd80      	pop	{r7, pc}

0800088a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800088a:	b580      	push	{r7, lr}
 800088c:	b086      	sub	sp, #24
 800088e:	af00      	add	r7, sp, #0
 8000890:	60f8      	str	r0, [r7, #12]
 8000892:	60b9      	str	r1, [r7, #8]
 8000894:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000896:	2300      	movs	r3, #0
 8000898:	617b      	str	r3, [r7, #20]
 800089a:	e009      	b.n	80008b0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800089c:	68bb      	ldr	r3, [r7, #8]
 800089e:	1c5a      	adds	r2, r3, #1
 80008a0:	60ba      	str	r2, [r7, #8]
 80008a2:	781b      	ldrb	r3, [r3, #0]
 80008a4:	4618      	mov	r0, r3
 80008a6:	f7ff ff03 	bl	80006b0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008aa:	697b      	ldr	r3, [r7, #20]
 80008ac:	3301      	adds	r3, #1
 80008ae:	617b      	str	r3, [r7, #20]
 80008b0:	697a      	ldr	r2, [r7, #20]
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	429a      	cmp	r2, r3
 80008b6:	dbf1      	blt.n	800089c <_write+0x12>
	}
	return len;
 80008b8:	687b      	ldr	r3, [r7, #4]
}
 80008ba:	4618      	mov	r0, r3
 80008bc:	3718      	adds	r7, #24
 80008be:	46bd      	mov	sp, r7
 80008c0:	bd80      	pop	{r7, pc}

080008c2 <_close>:

int _close(int file)
{
 80008c2:	b480      	push	{r7}
 80008c4:	b083      	sub	sp, #12
 80008c6:	af00      	add	r7, sp, #0
 80008c8:	6078      	str	r0, [r7, #4]
	return -1;
 80008ca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80008ce:	4618      	mov	r0, r3
 80008d0:	370c      	adds	r7, #12
 80008d2:	46bd      	mov	sp, r7
 80008d4:	bc80      	pop	{r7}
 80008d6:	4770      	bx	lr

080008d8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80008d8:	b480      	push	{r7}
 80008da:	b083      	sub	sp, #12
 80008dc:	af00      	add	r7, sp, #0
 80008de:	6078      	str	r0, [r7, #4]
 80008e0:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80008e2:	683b      	ldr	r3, [r7, #0]
 80008e4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80008e8:	605a      	str	r2, [r3, #4]
	return 0;
 80008ea:	2300      	movs	r3, #0
}
 80008ec:	4618      	mov	r0, r3
 80008ee:	370c      	adds	r7, #12
 80008f0:	46bd      	mov	sp, r7
 80008f2:	bc80      	pop	{r7}
 80008f4:	4770      	bx	lr

080008f6 <_isatty>:

int _isatty(int file)
{
 80008f6:	b480      	push	{r7}
 80008f8:	b083      	sub	sp, #12
 80008fa:	af00      	add	r7, sp, #0
 80008fc:	6078      	str	r0, [r7, #4]
	return 1;
 80008fe:	2301      	movs	r3, #1
}
 8000900:	4618      	mov	r0, r3
 8000902:	370c      	adds	r7, #12
 8000904:	46bd      	mov	sp, r7
 8000906:	bc80      	pop	{r7}
 8000908:	4770      	bx	lr

0800090a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800090a:	b480      	push	{r7}
 800090c:	b085      	sub	sp, #20
 800090e:	af00      	add	r7, sp, #0
 8000910:	60f8      	str	r0, [r7, #12]
 8000912:	60b9      	str	r1, [r7, #8]
 8000914:	607a      	str	r2, [r7, #4]
	return 0;
 8000916:	2300      	movs	r3, #0
}
 8000918:	4618      	mov	r0, r3
 800091a:	3714      	adds	r7, #20
 800091c:	46bd      	mov	sp, r7
 800091e:	bc80      	pop	{r7}
 8000920:	4770      	bx	lr
	...

08000924 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b086      	sub	sp, #24
 8000928:	af00      	add	r7, sp, #0
 800092a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800092c:	4a14      	ldr	r2, [pc, #80]	; (8000980 <_sbrk+0x5c>)
 800092e:	4b15      	ldr	r3, [pc, #84]	; (8000984 <_sbrk+0x60>)
 8000930:	1ad3      	subs	r3, r2, r3
 8000932:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000934:	697b      	ldr	r3, [r7, #20]
 8000936:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000938:	4b13      	ldr	r3, [pc, #76]	; (8000988 <_sbrk+0x64>)
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	2b00      	cmp	r3, #0
 800093e:	d102      	bne.n	8000946 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000940:	4b11      	ldr	r3, [pc, #68]	; (8000988 <_sbrk+0x64>)
 8000942:	4a12      	ldr	r2, [pc, #72]	; (800098c <_sbrk+0x68>)
 8000944:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000946:	4b10      	ldr	r3, [pc, #64]	; (8000988 <_sbrk+0x64>)
 8000948:	681a      	ldr	r2, [r3, #0]
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	4413      	add	r3, r2
 800094e:	693a      	ldr	r2, [r7, #16]
 8000950:	429a      	cmp	r2, r3
 8000952:	d207      	bcs.n	8000964 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000954:	f001 feea 	bl	800272c <__errno>
 8000958:	4603      	mov	r3, r0
 800095a:	220c      	movs	r2, #12
 800095c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800095e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000962:	e009      	b.n	8000978 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000964:	4b08      	ldr	r3, [pc, #32]	; (8000988 <_sbrk+0x64>)
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800096a:	4b07      	ldr	r3, [pc, #28]	; (8000988 <_sbrk+0x64>)
 800096c:	681a      	ldr	r2, [r3, #0]
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	4413      	add	r3, r2
 8000972:	4a05      	ldr	r2, [pc, #20]	; (8000988 <_sbrk+0x64>)
 8000974:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000976:	68fb      	ldr	r3, [r7, #12]
}
 8000978:	4618      	mov	r0, r3
 800097a:	3718      	adds	r7, #24
 800097c:	46bd      	mov	sp, r7
 800097e:	bd80      	pop	{r7, pc}
 8000980:	20010000 	.word	0x20010000
 8000984:	00000400 	.word	0x00000400
 8000988:	200000a0 	.word	0x200000a0
 800098c:	20000108 	.word	0x20000108

08000990 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000990:	b480      	push	{r7}
 8000992:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000994:	bf00      	nop
 8000996:	46bd      	mov	sp, r7
 8000998:	bc80      	pop	{r7}
 800099a:	4770      	bx	lr

0800099c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800099c:	480c      	ldr	r0, [pc, #48]	; (80009d0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800099e:	490d      	ldr	r1, [pc, #52]	; (80009d4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80009a0:	4a0d      	ldr	r2, [pc, #52]	; (80009d8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80009a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009a4:	e002      	b.n	80009ac <LoopCopyDataInit>

080009a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009aa:	3304      	adds	r3, #4

080009ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009b0:	d3f9      	bcc.n	80009a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009b2:	4a0a      	ldr	r2, [pc, #40]	; (80009dc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80009b4:	4c0a      	ldr	r4, [pc, #40]	; (80009e0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80009b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009b8:	e001      	b.n	80009be <LoopFillZerobss>

080009ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009bc:	3204      	adds	r2, #4

080009be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009c0:	d3fb      	bcc.n	80009ba <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80009c2:	f7ff ffe5 	bl	8000990 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80009c6:	f001 feb7 	bl	8002738 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80009ca:	f7ff fdc5 	bl	8000558 <main>
  bx lr
 80009ce:	4770      	bx	lr
  ldr r0, =_sdata
 80009d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009d4:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 80009d8:	080031f4 	.word	0x080031f4
  ldr r2, =_sbss
 80009dc:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 80009e0:	20000108 	.word	0x20000108

080009e4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80009e4:	e7fe      	b.n	80009e4 <ADC1_2_IRQHandler>
	...

080009e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009ec:	4b08      	ldr	r3, [pc, #32]	; (8000a10 <HAL_Init+0x28>)
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	4a07      	ldr	r2, [pc, #28]	; (8000a10 <HAL_Init+0x28>)
 80009f2:	f043 0310 	orr.w	r3, r3, #16
 80009f6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009f8:	2003      	movs	r0, #3
 80009fa:	f000 f923 	bl	8000c44 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80009fe:	2000      	movs	r0, #0
 8000a00:	f000 f808 	bl	8000a14 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a04:	f7ff fe6c 	bl	80006e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a08:	2300      	movs	r3, #0
}
 8000a0a:	4618      	mov	r0, r3
 8000a0c:	bd80      	pop	{r7, pc}
 8000a0e:	bf00      	nop
 8000a10:	40022000 	.word	0x40022000

08000a14 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b082      	sub	sp, #8
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a1c:	4b12      	ldr	r3, [pc, #72]	; (8000a68 <HAL_InitTick+0x54>)
 8000a1e:	681a      	ldr	r2, [r3, #0]
 8000a20:	4b12      	ldr	r3, [pc, #72]	; (8000a6c <HAL_InitTick+0x58>)
 8000a22:	781b      	ldrb	r3, [r3, #0]
 8000a24:	4619      	mov	r1, r3
 8000a26:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a2a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a32:	4618      	mov	r0, r3
 8000a34:	f000 f93b 	bl	8000cae <HAL_SYSTICK_Config>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d001      	beq.n	8000a42 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000a3e:	2301      	movs	r3, #1
 8000a40:	e00e      	b.n	8000a60 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	2b0f      	cmp	r3, #15
 8000a46:	d80a      	bhi.n	8000a5e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a48:	2200      	movs	r2, #0
 8000a4a:	6879      	ldr	r1, [r7, #4]
 8000a4c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000a50:	f000 f903 	bl	8000c5a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a54:	4a06      	ldr	r2, [pc, #24]	; (8000a70 <HAL_InitTick+0x5c>)
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	e000      	b.n	8000a60 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000a5e:	2301      	movs	r3, #1
}
 8000a60:	4618      	mov	r0, r3
 8000a62:	3708      	adds	r7, #8
 8000a64:	46bd      	mov	sp, r7
 8000a66:	bd80      	pop	{r7, pc}
 8000a68:	20000014 	.word	0x20000014
 8000a6c:	2000001c 	.word	0x2000001c
 8000a70:	20000018 	.word	0x20000018

08000a74 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a74:	b480      	push	{r7}
 8000a76:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a78:	4b05      	ldr	r3, [pc, #20]	; (8000a90 <HAL_IncTick+0x1c>)
 8000a7a:	781b      	ldrb	r3, [r3, #0]
 8000a7c:	461a      	mov	r2, r3
 8000a7e:	4b05      	ldr	r3, [pc, #20]	; (8000a94 <HAL_IncTick+0x20>)
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	4413      	add	r3, r2
 8000a84:	4a03      	ldr	r2, [pc, #12]	; (8000a94 <HAL_IncTick+0x20>)
 8000a86:	6013      	str	r3, [r2, #0]
}
 8000a88:	bf00      	nop
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	bc80      	pop	{r7}
 8000a8e:	4770      	bx	lr
 8000a90:	2000001c 	.word	0x2000001c
 8000a94:	200000f4 	.word	0x200000f4

08000a98 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	af00      	add	r7, sp, #0
  return uwTick;
 8000a9c:	4b02      	ldr	r3, [pc, #8]	; (8000aa8 <HAL_GetTick+0x10>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
}
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bc80      	pop	{r7}
 8000aa6:	4770      	bx	lr
 8000aa8:	200000f4 	.word	0x200000f4

08000aac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000aac:	b480      	push	{r7}
 8000aae:	b085      	sub	sp, #20
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	f003 0307 	and.w	r3, r3, #7
 8000aba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000abc:	4b0c      	ldr	r3, [pc, #48]	; (8000af0 <__NVIC_SetPriorityGrouping+0x44>)
 8000abe:	68db      	ldr	r3, [r3, #12]
 8000ac0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ac2:	68ba      	ldr	r2, [r7, #8]
 8000ac4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ac8:	4013      	ands	r3, r2
 8000aca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000acc:	68fb      	ldr	r3, [r7, #12]
 8000ace:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ad0:	68bb      	ldr	r3, [r7, #8]
 8000ad2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ad4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ad8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000adc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ade:	4a04      	ldr	r2, [pc, #16]	; (8000af0 <__NVIC_SetPriorityGrouping+0x44>)
 8000ae0:	68bb      	ldr	r3, [r7, #8]
 8000ae2:	60d3      	str	r3, [r2, #12]
}
 8000ae4:	bf00      	nop
 8000ae6:	3714      	adds	r7, #20
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	bc80      	pop	{r7}
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop
 8000af0:	e000ed00 	.word	0xe000ed00

08000af4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000af4:	b480      	push	{r7}
 8000af6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000af8:	4b04      	ldr	r3, [pc, #16]	; (8000b0c <__NVIC_GetPriorityGrouping+0x18>)
 8000afa:	68db      	ldr	r3, [r3, #12]
 8000afc:	0a1b      	lsrs	r3, r3, #8
 8000afe:	f003 0307 	and.w	r3, r3, #7
}
 8000b02:	4618      	mov	r0, r3
 8000b04:	46bd      	mov	sp, r7
 8000b06:	bc80      	pop	{r7}
 8000b08:	4770      	bx	lr
 8000b0a:	bf00      	nop
 8000b0c:	e000ed00 	.word	0xe000ed00

08000b10 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b10:	b480      	push	{r7}
 8000b12:	b083      	sub	sp, #12
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	4603      	mov	r3, r0
 8000b18:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	db0b      	blt.n	8000b3a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b22:	79fb      	ldrb	r3, [r7, #7]
 8000b24:	f003 021f 	and.w	r2, r3, #31
 8000b28:	4906      	ldr	r1, [pc, #24]	; (8000b44 <__NVIC_EnableIRQ+0x34>)
 8000b2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b2e:	095b      	lsrs	r3, r3, #5
 8000b30:	2001      	movs	r0, #1
 8000b32:	fa00 f202 	lsl.w	r2, r0, r2
 8000b36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000b3a:	bf00      	nop
 8000b3c:	370c      	adds	r7, #12
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bc80      	pop	{r7}
 8000b42:	4770      	bx	lr
 8000b44:	e000e100 	.word	0xe000e100

08000b48 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	b083      	sub	sp, #12
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	4603      	mov	r3, r0
 8000b50:	6039      	str	r1, [r7, #0]
 8000b52:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	db0a      	blt.n	8000b72 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b5c:	683b      	ldr	r3, [r7, #0]
 8000b5e:	b2da      	uxtb	r2, r3
 8000b60:	490c      	ldr	r1, [pc, #48]	; (8000b94 <__NVIC_SetPriority+0x4c>)
 8000b62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b66:	0112      	lsls	r2, r2, #4
 8000b68:	b2d2      	uxtb	r2, r2
 8000b6a:	440b      	add	r3, r1
 8000b6c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b70:	e00a      	b.n	8000b88 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b72:	683b      	ldr	r3, [r7, #0]
 8000b74:	b2da      	uxtb	r2, r3
 8000b76:	4908      	ldr	r1, [pc, #32]	; (8000b98 <__NVIC_SetPriority+0x50>)
 8000b78:	79fb      	ldrb	r3, [r7, #7]
 8000b7a:	f003 030f 	and.w	r3, r3, #15
 8000b7e:	3b04      	subs	r3, #4
 8000b80:	0112      	lsls	r2, r2, #4
 8000b82:	b2d2      	uxtb	r2, r2
 8000b84:	440b      	add	r3, r1
 8000b86:	761a      	strb	r2, [r3, #24]
}
 8000b88:	bf00      	nop
 8000b8a:	370c      	adds	r7, #12
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bc80      	pop	{r7}
 8000b90:	4770      	bx	lr
 8000b92:	bf00      	nop
 8000b94:	e000e100 	.word	0xe000e100
 8000b98:	e000ed00 	.word	0xe000ed00

08000b9c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	b089      	sub	sp, #36	; 0x24
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	60f8      	str	r0, [r7, #12]
 8000ba4:	60b9      	str	r1, [r7, #8]
 8000ba6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ba8:	68fb      	ldr	r3, [r7, #12]
 8000baa:	f003 0307 	and.w	r3, r3, #7
 8000bae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000bb0:	69fb      	ldr	r3, [r7, #28]
 8000bb2:	f1c3 0307 	rsb	r3, r3, #7
 8000bb6:	2b04      	cmp	r3, #4
 8000bb8:	bf28      	it	cs
 8000bba:	2304      	movcs	r3, #4
 8000bbc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bbe:	69fb      	ldr	r3, [r7, #28]
 8000bc0:	3304      	adds	r3, #4
 8000bc2:	2b06      	cmp	r3, #6
 8000bc4:	d902      	bls.n	8000bcc <NVIC_EncodePriority+0x30>
 8000bc6:	69fb      	ldr	r3, [r7, #28]
 8000bc8:	3b03      	subs	r3, #3
 8000bca:	e000      	b.n	8000bce <NVIC_EncodePriority+0x32>
 8000bcc:	2300      	movs	r3, #0
 8000bce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bd0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000bd4:	69bb      	ldr	r3, [r7, #24]
 8000bd6:	fa02 f303 	lsl.w	r3, r2, r3
 8000bda:	43da      	mvns	r2, r3
 8000bdc:	68bb      	ldr	r3, [r7, #8]
 8000bde:	401a      	ands	r2, r3
 8000be0:	697b      	ldr	r3, [r7, #20]
 8000be2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000be4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000be8:	697b      	ldr	r3, [r7, #20]
 8000bea:	fa01 f303 	lsl.w	r3, r1, r3
 8000bee:	43d9      	mvns	r1, r3
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bf4:	4313      	orrs	r3, r2
         );
}
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	3724      	adds	r7, #36	; 0x24
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bc80      	pop	{r7}
 8000bfe:	4770      	bx	lr

08000c00 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b082      	sub	sp, #8
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	3b01      	subs	r3, #1
 8000c0c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000c10:	d301      	bcc.n	8000c16 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c12:	2301      	movs	r3, #1
 8000c14:	e00f      	b.n	8000c36 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c16:	4a0a      	ldr	r2, [pc, #40]	; (8000c40 <SysTick_Config+0x40>)
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	3b01      	subs	r3, #1
 8000c1c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c1e:	210f      	movs	r1, #15
 8000c20:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c24:	f7ff ff90 	bl	8000b48 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c28:	4b05      	ldr	r3, [pc, #20]	; (8000c40 <SysTick_Config+0x40>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c2e:	4b04      	ldr	r3, [pc, #16]	; (8000c40 <SysTick_Config+0x40>)
 8000c30:	2207      	movs	r2, #7
 8000c32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c34:	2300      	movs	r3, #0
}
 8000c36:	4618      	mov	r0, r3
 8000c38:	3708      	adds	r7, #8
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	e000e010 	.word	0xe000e010

08000c44 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b082      	sub	sp, #8
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c4c:	6878      	ldr	r0, [r7, #4]
 8000c4e:	f7ff ff2d 	bl	8000aac <__NVIC_SetPriorityGrouping>
}
 8000c52:	bf00      	nop
 8000c54:	3708      	adds	r7, #8
 8000c56:	46bd      	mov	sp, r7
 8000c58:	bd80      	pop	{r7, pc}

08000c5a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c5a:	b580      	push	{r7, lr}
 8000c5c:	b086      	sub	sp, #24
 8000c5e:	af00      	add	r7, sp, #0
 8000c60:	4603      	mov	r3, r0
 8000c62:	60b9      	str	r1, [r7, #8]
 8000c64:	607a      	str	r2, [r7, #4]
 8000c66:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c6c:	f7ff ff42 	bl	8000af4 <__NVIC_GetPriorityGrouping>
 8000c70:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c72:	687a      	ldr	r2, [r7, #4]
 8000c74:	68b9      	ldr	r1, [r7, #8]
 8000c76:	6978      	ldr	r0, [r7, #20]
 8000c78:	f7ff ff90 	bl	8000b9c <NVIC_EncodePriority>
 8000c7c:	4602      	mov	r2, r0
 8000c7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c82:	4611      	mov	r1, r2
 8000c84:	4618      	mov	r0, r3
 8000c86:	f7ff ff5f 	bl	8000b48 <__NVIC_SetPriority>
}
 8000c8a:	bf00      	nop
 8000c8c:	3718      	adds	r7, #24
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}

08000c92 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c92:	b580      	push	{r7, lr}
 8000c94:	b082      	sub	sp, #8
 8000c96:	af00      	add	r7, sp, #0
 8000c98:	4603      	mov	r3, r0
 8000c9a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	f7ff ff35 	bl	8000b10 <__NVIC_EnableIRQ>
}
 8000ca6:	bf00      	nop
 8000ca8:	3708      	adds	r7, #8
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}

08000cae <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000cae:	b580      	push	{r7, lr}
 8000cb0:	b082      	sub	sp, #8
 8000cb2:	af00      	add	r7, sp, #0
 8000cb4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000cb6:	6878      	ldr	r0, [r7, #4]
 8000cb8:	f7ff ffa2 	bl	8000c00 <SysTick_Config>
 8000cbc:	4603      	mov	r3, r0
}
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	3708      	adds	r7, #8
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bd80      	pop	{r7, pc}

08000cc6 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000cc6:	b480      	push	{r7}
 8000cc8:	b085      	sub	sp, #20
 8000cca:	af00      	add	r7, sp, #0
 8000ccc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000cd8:	2b02      	cmp	r3, #2
 8000cda:	d008      	beq.n	8000cee <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	2204      	movs	r2, #4
 8000ce0:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000cea:	2301      	movs	r3, #1
 8000cec:	e020      	b.n	8000d30 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	681a      	ldr	r2, [r3, #0]
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	f022 020e 	bic.w	r2, r2, #14
 8000cfc:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	681a      	ldr	r2, [r3, #0]
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	f022 0201 	bic.w	r2, r2, #1
 8000d0c:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000d16:	2101      	movs	r1, #1
 8000d18:	fa01 f202 	lsl.w	r2, r1, r2
 8000d1c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	2201      	movs	r2, #1
 8000d22:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	2200      	movs	r2, #0
 8000d2a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8000d2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d30:	4618      	mov	r0, r3
 8000d32:	3714      	adds	r7, #20
 8000d34:	46bd      	mov	sp, r7
 8000d36:	bc80      	pop	{r7}
 8000d38:	4770      	bx	lr
	...

08000d3c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b084      	sub	sp, #16
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000d44:	2300      	movs	r3, #0
 8000d46:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000d4e:	2b02      	cmp	r3, #2
 8000d50:	d005      	beq.n	8000d5e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	2204      	movs	r2, #4
 8000d56:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000d58:	2301      	movs	r3, #1
 8000d5a:	73fb      	strb	r3, [r7, #15]
 8000d5c:	e0d6      	b.n	8000f0c <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	681a      	ldr	r2, [r3, #0]
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	f022 020e 	bic.w	r2, r2, #14
 8000d6c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	681a      	ldr	r2, [r3, #0]
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	f022 0201 	bic.w	r2, r2, #1
 8000d7c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	461a      	mov	r2, r3
 8000d84:	4b64      	ldr	r3, [pc, #400]	; (8000f18 <HAL_DMA_Abort_IT+0x1dc>)
 8000d86:	429a      	cmp	r2, r3
 8000d88:	d958      	bls.n	8000e3c <HAL_DMA_Abort_IT+0x100>
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	4a63      	ldr	r2, [pc, #396]	; (8000f1c <HAL_DMA_Abort_IT+0x1e0>)
 8000d90:	4293      	cmp	r3, r2
 8000d92:	d04f      	beq.n	8000e34 <HAL_DMA_Abort_IT+0xf8>
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	4a61      	ldr	r2, [pc, #388]	; (8000f20 <HAL_DMA_Abort_IT+0x1e4>)
 8000d9a:	4293      	cmp	r3, r2
 8000d9c:	d048      	beq.n	8000e30 <HAL_DMA_Abort_IT+0xf4>
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	4a60      	ldr	r2, [pc, #384]	; (8000f24 <HAL_DMA_Abort_IT+0x1e8>)
 8000da4:	4293      	cmp	r3, r2
 8000da6:	d040      	beq.n	8000e2a <HAL_DMA_Abort_IT+0xee>
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	4a5e      	ldr	r2, [pc, #376]	; (8000f28 <HAL_DMA_Abort_IT+0x1ec>)
 8000dae:	4293      	cmp	r3, r2
 8000db0:	d038      	beq.n	8000e24 <HAL_DMA_Abort_IT+0xe8>
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	4a5d      	ldr	r2, [pc, #372]	; (8000f2c <HAL_DMA_Abort_IT+0x1f0>)
 8000db8:	4293      	cmp	r3, r2
 8000dba:	d030      	beq.n	8000e1e <HAL_DMA_Abort_IT+0xe2>
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	4a5b      	ldr	r2, [pc, #364]	; (8000f30 <HAL_DMA_Abort_IT+0x1f4>)
 8000dc2:	4293      	cmp	r3, r2
 8000dc4:	d028      	beq.n	8000e18 <HAL_DMA_Abort_IT+0xdc>
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	4a53      	ldr	r2, [pc, #332]	; (8000f18 <HAL_DMA_Abort_IT+0x1dc>)
 8000dcc:	4293      	cmp	r3, r2
 8000dce:	d020      	beq.n	8000e12 <HAL_DMA_Abort_IT+0xd6>
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	4a57      	ldr	r2, [pc, #348]	; (8000f34 <HAL_DMA_Abort_IT+0x1f8>)
 8000dd6:	4293      	cmp	r3, r2
 8000dd8:	d019      	beq.n	8000e0e <HAL_DMA_Abort_IT+0xd2>
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	4a56      	ldr	r2, [pc, #344]	; (8000f38 <HAL_DMA_Abort_IT+0x1fc>)
 8000de0:	4293      	cmp	r3, r2
 8000de2:	d012      	beq.n	8000e0a <HAL_DMA_Abort_IT+0xce>
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	4a54      	ldr	r2, [pc, #336]	; (8000f3c <HAL_DMA_Abort_IT+0x200>)
 8000dea:	4293      	cmp	r3, r2
 8000dec:	d00a      	beq.n	8000e04 <HAL_DMA_Abort_IT+0xc8>
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	4a53      	ldr	r2, [pc, #332]	; (8000f40 <HAL_DMA_Abort_IT+0x204>)
 8000df4:	4293      	cmp	r3, r2
 8000df6:	d102      	bne.n	8000dfe <HAL_DMA_Abort_IT+0xc2>
 8000df8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000dfc:	e01b      	b.n	8000e36 <HAL_DMA_Abort_IT+0xfa>
 8000dfe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000e02:	e018      	b.n	8000e36 <HAL_DMA_Abort_IT+0xfa>
 8000e04:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e08:	e015      	b.n	8000e36 <HAL_DMA_Abort_IT+0xfa>
 8000e0a:	2310      	movs	r3, #16
 8000e0c:	e013      	b.n	8000e36 <HAL_DMA_Abort_IT+0xfa>
 8000e0e:	2301      	movs	r3, #1
 8000e10:	e011      	b.n	8000e36 <HAL_DMA_Abort_IT+0xfa>
 8000e12:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000e16:	e00e      	b.n	8000e36 <HAL_DMA_Abort_IT+0xfa>
 8000e18:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000e1c:	e00b      	b.n	8000e36 <HAL_DMA_Abort_IT+0xfa>
 8000e1e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000e22:	e008      	b.n	8000e36 <HAL_DMA_Abort_IT+0xfa>
 8000e24:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e28:	e005      	b.n	8000e36 <HAL_DMA_Abort_IT+0xfa>
 8000e2a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e2e:	e002      	b.n	8000e36 <HAL_DMA_Abort_IT+0xfa>
 8000e30:	2310      	movs	r3, #16
 8000e32:	e000      	b.n	8000e36 <HAL_DMA_Abort_IT+0xfa>
 8000e34:	2301      	movs	r3, #1
 8000e36:	4a43      	ldr	r2, [pc, #268]	; (8000f44 <HAL_DMA_Abort_IT+0x208>)
 8000e38:	6053      	str	r3, [r2, #4]
 8000e3a:	e057      	b.n	8000eec <HAL_DMA_Abort_IT+0x1b0>
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	4a36      	ldr	r2, [pc, #216]	; (8000f1c <HAL_DMA_Abort_IT+0x1e0>)
 8000e42:	4293      	cmp	r3, r2
 8000e44:	d04f      	beq.n	8000ee6 <HAL_DMA_Abort_IT+0x1aa>
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	4a35      	ldr	r2, [pc, #212]	; (8000f20 <HAL_DMA_Abort_IT+0x1e4>)
 8000e4c:	4293      	cmp	r3, r2
 8000e4e:	d048      	beq.n	8000ee2 <HAL_DMA_Abort_IT+0x1a6>
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	4a33      	ldr	r2, [pc, #204]	; (8000f24 <HAL_DMA_Abort_IT+0x1e8>)
 8000e56:	4293      	cmp	r3, r2
 8000e58:	d040      	beq.n	8000edc <HAL_DMA_Abort_IT+0x1a0>
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	4a32      	ldr	r2, [pc, #200]	; (8000f28 <HAL_DMA_Abort_IT+0x1ec>)
 8000e60:	4293      	cmp	r3, r2
 8000e62:	d038      	beq.n	8000ed6 <HAL_DMA_Abort_IT+0x19a>
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	4a30      	ldr	r2, [pc, #192]	; (8000f2c <HAL_DMA_Abort_IT+0x1f0>)
 8000e6a:	4293      	cmp	r3, r2
 8000e6c:	d030      	beq.n	8000ed0 <HAL_DMA_Abort_IT+0x194>
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	4a2f      	ldr	r2, [pc, #188]	; (8000f30 <HAL_DMA_Abort_IT+0x1f4>)
 8000e74:	4293      	cmp	r3, r2
 8000e76:	d028      	beq.n	8000eca <HAL_DMA_Abort_IT+0x18e>
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	4a26      	ldr	r2, [pc, #152]	; (8000f18 <HAL_DMA_Abort_IT+0x1dc>)
 8000e7e:	4293      	cmp	r3, r2
 8000e80:	d020      	beq.n	8000ec4 <HAL_DMA_Abort_IT+0x188>
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	4a2b      	ldr	r2, [pc, #172]	; (8000f34 <HAL_DMA_Abort_IT+0x1f8>)
 8000e88:	4293      	cmp	r3, r2
 8000e8a:	d019      	beq.n	8000ec0 <HAL_DMA_Abort_IT+0x184>
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	4a29      	ldr	r2, [pc, #164]	; (8000f38 <HAL_DMA_Abort_IT+0x1fc>)
 8000e92:	4293      	cmp	r3, r2
 8000e94:	d012      	beq.n	8000ebc <HAL_DMA_Abort_IT+0x180>
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	4a28      	ldr	r2, [pc, #160]	; (8000f3c <HAL_DMA_Abort_IT+0x200>)
 8000e9c:	4293      	cmp	r3, r2
 8000e9e:	d00a      	beq.n	8000eb6 <HAL_DMA_Abort_IT+0x17a>
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	4a26      	ldr	r2, [pc, #152]	; (8000f40 <HAL_DMA_Abort_IT+0x204>)
 8000ea6:	4293      	cmp	r3, r2
 8000ea8:	d102      	bne.n	8000eb0 <HAL_DMA_Abort_IT+0x174>
 8000eaa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000eae:	e01b      	b.n	8000ee8 <HAL_DMA_Abort_IT+0x1ac>
 8000eb0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000eb4:	e018      	b.n	8000ee8 <HAL_DMA_Abort_IT+0x1ac>
 8000eb6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000eba:	e015      	b.n	8000ee8 <HAL_DMA_Abort_IT+0x1ac>
 8000ebc:	2310      	movs	r3, #16
 8000ebe:	e013      	b.n	8000ee8 <HAL_DMA_Abort_IT+0x1ac>
 8000ec0:	2301      	movs	r3, #1
 8000ec2:	e011      	b.n	8000ee8 <HAL_DMA_Abort_IT+0x1ac>
 8000ec4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000ec8:	e00e      	b.n	8000ee8 <HAL_DMA_Abort_IT+0x1ac>
 8000eca:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000ece:	e00b      	b.n	8000ee8 <HAL_DMA_Abort_IT+0x1ac>
 8000ed0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000ed4:	e008      	b.n	8000ee8 <HAL_DMA_Abort_IT+0x1ac>
 8000ed6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000eda:	e005      	b.n	8000ee8 <HAL_DMA_Abort_IT+0x1ac>
 8000edc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000ee0:	e002      	b.n	8000ee8 <HAL_DMA_Abort_IT+0x1ac>
 8000ee2:	2310      	movs	r3, #16
 8000ee4:	e000      	b.n	8000ee8 <HAL_DMA_Abort_IT+0x1ac>
 8000ee6:	2301      	movs	r3, #1
 8000ee8:	4a17      	ldr	r2, [pc, #92]	; (8000f48 <HAL_DMA_Abort_IT+0x20c>)
 8000eea:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	2201      	movs	r2, #1
 8000ef0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d003      	beq.n	8000f0c <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000f08:	6878      	ldr	r0, [r7, #4]
 8000f0a:	4798      	blx	r3
    } 
  }
  return status;
 8000f0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f0e:	4618      	mov	r0, r3
 8000f10:	3710      	adds	r7, #16
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	40020080 	.word	0x40020080
 8000f1c:	40020008 	.word	0x40020008
 8000f20:	4002001c 	.word	0x4002001c
 8000f24:	40020030 	.word	0x40020030
 8000f28:	40020044 	.word	0x40020044
 8000f2c:	40020058 	.word	0x40020058
 8000f30:	4002006c 	.word	0x4002006c
 8000f34:	40020408 	.word	0x40020408
 8000f38:	4002041c 	.word	0x4002041c
 8000f3c:	40020430 	.word	0x40020430
 8000f40:	40020444 	.word	0x40020444
 8000f44:	40020400 	.word	0x40020400
 8000f48:	40020000 	.word	0x40020000

08000f4c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	b08b      	sub	sp, #44	; 0x2c
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
 8000f54:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000f56:	2300      	movs	r3, #0
 8000f58:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f5e:	e169      	b.n	8001234 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000f60:	2201      	movs	r2, #1
 8000f62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f64:	fa02 f303 	lsl.w	r3, r2, r3
 8000f68:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f6a:	683b      	ldr	r3, [r7, #0]
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	69fa      	ldr	r2, [r7, #28]
 8000f70:	4013      	ands	r3, r2
 8000f72:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000f74:	69ba      	ldr	r2, [r7, #24]
 8000f76:	69fb      	ldr	r3, [r7, #28]
 8000f78:	429a      	cmp	r2, r3
 8000f7a:	f040 8158 	bne.w	800122e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000f7e:	683b      	ldr	r3, [r7, #0]
 8000f80:	685b      	ldr	r3, [r3, #4]
 8000f82:	4a9a      	ldr	r2, [pc, #616]	; (80011ec <HAL_GPIO_Init+0x2a0>)
 8000f84:	4293      	cmp	r3, r2
 8000f86:	d05e      	beq.n	8001046 <HAL_GPIO_Init+0xfa>
 8000f88:	4a98      	ldr	r2, [pc, #608]	; (80011ec <HAL_GPIO_Init+0x2a0>)
 8000f8a:	4293      	cmp	r3, r2
 8000f8c:	d875      	bhi.n	800107a <HAL_GPIO_Init+0x12e>
 8000f8e:	4a98      	ldr	r2, [pc, #608]	; (80011f0 <HAL_GPIO_Init+0x2a4>)
 8000f90:	4293      	cmp	r3, r2
 8000f92:	d058      	beq.n	8001046 <HAL_GPIO_Init+0xfa>
 8000f94:	4a96      	ldr	r2, [pc, #600]	; (80011f0 <HAL_GPIO_Init+0x2a4>)
 8000f96:	4293      	cmp	r3, r2
 8000f98:	d86f      	bhi.n	800107a <HAL_GPIO_Init+0x12e>
 8000f9a:	4a96      	ldr	r2, [pc, #600]	; (80011f4 <HAL_GPIO_Init+0x2a8>)
 8000f9c:	4293      	cmp	r3, r2
 8000f9e:	d052      	beq.n	8001046 <HAL_GPIO_Init+0xfa>
 8000fa0:	4a94      	ldr	r2, [pc, #592]	; (80011f4 <HAL_GPIO_Init+0x2a8>)
 8000fa2:	4293      	cmp	r3, r2
 8000fa4:	d869      	bhi.n	800107a <HAL_GPIO_Init+0x12e>
 8000fa6:	4a94      	ldr	r2, [pc, #592]	; (80011f8 <HAL_GPIO_Init+0x2ac>)
 8000fa8:	4293      	cmp	r3, r2
 8000faa:	d04c      	beq.n	8001046 <HAL_GPIO_Init+0xfa>
 8000fac:	4a92      	ldr	r2, [pc, #584]	; (80011f8 <HAL_GPIO_Init+0x2ac>)
 8000fae:	4293      	cmp	r3, r2
 8000fb0:	d863      	bhi.n	800107a <HAL_GPIO_Init+0x12e>
 8000fb2:	4a92      	ldr	r2, [pc, #584]	; (80011fc <HAL_GPIO_Init+0x2b0>)
 8000fb4:	4293      	cmp	r3, r2
 8000fb6:	d046      	beq.n	8001046 <HAL_GPIO_Init+0xfa>
 8000fb8:	4a90      	ldr	r2, [pc, #576]	; (80011fc <HAL_GPIO_Init+0x2b0>)
 8000fba:	4293      	cmp	r3, r2
 8000fbc:	d85d      	bhi.n	800107a <HAL_GPIO_Init+0x12e>
 8000fbe:	2b12      	cmp	r3, #18
 8000fc0:	d82a      	bhi.n	8001018 <HAL_GPIO_Init+0xcc>
 8000fc2:	2b12      	cmp	r3, #18
 8000fc4:	d859      	bhi.n	800107a <HAL_GPIO_Init+0x12e>
 8000fc6:	a201      	add	r2, pc, #4	; (adr r2, 8000fcc <HAL_GPIO_Init+0x80>)
 8000fc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fcc:	08001047 	.word	0x08001047
 8000fd0:	08001021 	.word	0x08001021
 8000fd4:	08001033 	.word	0x08001033
 8000fd8:	08001075 	.word	0x08001075
 8000fdc:	0800107b 	.word	0x0800107b
 8000fe0:	0800107b 	.word	0x0800107b
 8000fe4:	0800107b 	.word	0x0800107b
 8000fe8:	0800107b 	.word	0x0800107b
 8000fec:	0800107b 	.word	0x0800107b
 8000ff0:	0800107b 	.word	0x0800107b
 8000ff4:	0800107b 	.word	0x0800107b
 8000ff8:	0800107b 	.word	0x0800107b
 8000ffc:	0800107b 	.word	0x0800107b
 8001000:	0800107b 	.word	0x0800107b
 8001004:	0800107b 	.word	0x0800107b
 8001008:	0800107b 	.word	0x0800107b
 800100c:	0800107b 	.word	0x0800107b
 8001010:	08001029 	.word	0x08001029
 8001014:	0800103d 	.word	0x0800103d
 8001018:	4a79      	ldr	r2, [pc, #484]	; (8001200 <HAL_GPIO_Init+0x2b4>)
 800101a:	4293      	cmp	r3, r2
 800101c:	d013      	beq.n	8001046 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800101e:	e02c      	b.n	800107a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001020:	683b      	ldr	r3, [r7, #0]
 8001022:	68db      	ldr	r3, [r3, #12]
 8001024:	623b      	str	r3, [r7, #32]
          break;
 8001026:	e029      	b.n	800107c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	68db      	ldr	r3, [r3, #12]
 800102c:	3304      	adds	r3, #4
 800102e:	623b      	str	r3, [r7, #32]
          break;
 8001030:	e024      	b.n	800107c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001032:	683b      	ldr	r3, [r7, #0]
 8001034:	68db      	ldr	r3, [r3, #12]
 8001036:	3308      	adds	r3, #8
 8001038:	623b      	str	r3, [r7, #32]
          break;
 800103a:	e01f      	b.n	800107c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	68db      	ldr	r3, [r3, #12]
 8001040:	330c      	adds	r3, #12
 8001042:	623b      	str	r3, [r7, #32]
          break;
 8001044:	e01a      	b.n	800107c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	689b      	ldr	r3, [r3, #8]
 800104a:	2b00      	cmp	r3, #0
 800104c:	d102      	bne.n	8001054 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800104e:	2304      	movs	r3, #4
 8001050:	623b      	str	r3, [r7, #32]
          break;
 8001052:	e013      	b.n	800107c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001054:	683b      	ldr	r3, [r7, #0]
 8001056:	689b      	ldr	r3, [r3, #8]
 8001058:	2b01      	cmp	r3, #1
 800105a:	d105      	bne.n	8001068 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800105c:	2308      	movs	r3, #8
 800105e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	69fa      	ldr	r2, [r7, #28]
 8001064:	611a      	str	r2, [r3, #16]
          break;
 8001066:	e009      	b.n	800107c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001068:	2308      	movs	r3, #8
 800106a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	69fa      	ldr	r2, [r7, #28]
 8001070:	615a      	str	r2, [r3, #20]
          break;
 8001072:	e003      	b.n	800107c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001074:	2300      	movs	r3, #0
 8001076:	623b      	str	r3, [r7, #32]
          break;
 8001078:	e000      	b.n	800107c <HAL_GPIO_Init+0x130>
          break;
 800107a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800107c:	69bb      	ldr	r3, [r7, #24]
 800107e:	2bff      	cmp	r3, #255	; 0xff
 8001080:	d801      	bhi.n	8001086 <HAL_GPIO_Init+0x13a>
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	e001      	b.n	800108a <HAL_GPIO_Init+0x13e>
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	3304      	adds	r3, #4
 800108a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800108c:	69bb      	ldr	r3, [r7, #24]
 800108e:	2bff      	cmp	r3, #255	; 0xff
 8001090:	d802      	bhi.n	8001098 <HAL_GPIO_Init+0x14c>
 8001092:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001094:	009b      	lsls	r3, r3, #2
 8001096:	e002      	b.n	800109e <HAL_GPIO_Init+0x152>
 8001098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800109a:	3b08      	subs	r3, #8
 800109c:	009b      	lsls	r3, r3, #2
 800109e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80010a0:	697b      	ldr	r3, [r7, #20]
 80010a2:	681a      	ldr	r2, [r3, #0]
 80010a4:	210f      	movs	r1, #15
 80010a6:	693b      	ldr	r3, [r7, #16]
 80010a8:	fa01 f303 	lsl.w	r3, r1, r3
 80010ac:	43db      	mvns	r3, r3
 80010ae:	401a      	ands	r2, r3
 80010b0:	6a39      	ldr	r1, [r7, #32]
 80010b2:	693b      	ldr	r3, [r7, #16]
 80010b4:	fa01 f303 	lsl.w	r3, r1, r3
 80010b8:	431a      	orrs	r2, r3
 80010ba:	697b      	ldr	r3, [r7, #20]
 80010bc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	685b      	ldr	r3, [r3, #4]
 80010c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	f000 80b1 	beq.w	800122e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80010cc:	4b4d      	ldr	r3, [pc, #308]	; (8001204 <HAL_GPIO_Init+0x2b8>)
 80010ce:	699b      	ldr	r3, [r3, #24]
 80010d0:	4a4c      	ldr	r2, [pc, #304]	; (8001204 <HAL_GPIO_Init+0x2b8>)
 80010d2:	f043 0301 	orr.w	r3, r3, #1
 80010d6:	6193      	str	r3, [r2, #24]
 80010d8:	4b4a      	ldr	r3, [pc, #296]	; (8001204 <HAL_GPIO_Init+0x2b8>)
 80010da:	699b      	ldr	r3, [r3, #24]
 80010dc:	f003 0301 	and.w	r3, r3, #1
 80010e0:	60bb      	str	r3, [r7, #8]
 80010e2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80010e4:	4a48      	ldr	r2, [pc, #288]	; (8001208 <HAL_GPIO_Init+0x2bc>)
 80010e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010e8:	089b      	lsrs	r3, r3, #2
 80010ea:	3302      	adds	r3, #2
 80010ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010f0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80010f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010f4:	f003 0303 	and.w	r3, r3, #3
 80010f8:	009b      	lsls	r3, r3, #2
 80010fa:	220f      	movs	r2, #15
 80010fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001100:	43db      	mvns	r3, r3
 8001102:	68fa      	ldr	r2, [r7, #12]
 8001104:	4013      	ands	r3, r2
 8001106:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	4a40      	ldr	r2, [pc, #256]	; (800120c <HAL_GPIO_Init+0x2c0>)
 800110c:	4293      	cmp	r3, r2
 800110e:	d013      	beq.n	8001138 <HAL_GPIO_Init+0x1ec>
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	4a3f      	ldr	r2, [pc, #252]	; (8001210 <HAL_GPIO_Init+0x2c4>)
 8001114:	4293      	cmp	r3, r2
 8001116:	d00d      	beq.n	8001134 <HAL_GPIO_Init+0x1e8>
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	4a3e      	ldr	r2, [pc, #248]	; (8001214 <HAL_GPIO_Init+0x2c8>)
 800111c:	4293      	cmp	r3, r2
 800111e:	d007      	beq.n	8001130 <HAL_GPIO_Init+0x1e4>
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	4a3d      	ldr	r2, [pc, #244]	; (8001218 <HAL_GPIO_Init+0x2cc>)
 8001124:	4293      	cmp	r3, r2
 8001126:	d101      	bne.n	800112c <HAL_GPIO_Init+0x1e0>
 8001128:	2303      	movs	r3, #3
 800112a:	e006      	b.n	800113a <HAL_GPIO_Init+0x1ee>
 800112c:	2304      	movs	r3, #4
 800112e:	e004      	b.n	800113a <HAL_GPIO_Init+0x1ee>
 8001130:	2302      	movs	r3, #2
 8001132:	e002      	b.n	800113a <HAL_GPIO_Init+0x1ee>
 8001134:	2301      	movs	r3, #1
 8001136:	e000      	b.n	800113a <HAL_GPIO_Init+0x1ee>
 8001138:	2300      	movs	r3, #0
 800113a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800113c:	f002 0203 	and.w	r2, r2, #3
 8001140:	0092      	lsls	r2, r2, #2
 8001142:	4093      	lsls	r3, r2
 8001144:	68fa      	ldr	r2, [r7, #12]
 8001146:	4313      	orrs	r3, r2
 8001148:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800114a:	492f      	ldr	r1, [pc, #188]	; (8001208 <HAL_GPIO_Init+0x2bc>)
 800114c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800114e:	089b      	lsrs	r3, r3, #2
 8001150:	3302      	adds	r3, #2
 8001152:	68fa      	ldr	r2, [r7, #12]
 8001154:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	685b      	ldr	r3, [r3, #4]
 800115c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001160:	2b00      	cmp	r3, #0
 8001162:	d006      	beq.n	8001172 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001164:	4b2d      	ldr	r3, [pc, #180]	; (800121c <HAL_GPIO_Init+0x2d0>)
 8001166:	681a      	ldr	r2, [r3, #0]
 8001168:	492c      	ldr	r1, [pc, #176]	; (800121c <HAL_GPIO_Init+0x2d0>)
 800116a:	69bb      	ldr	r3, [r7, #24]
 800116c:	4313      	orrs	r3, r2
 800116e:	600b      	str	r3, [r1, #0]
 8001170:	e006      	b.n	8001180 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001172:	4b2a      	ldr	r3, [pc, #168]	; (800121c <HAL_GPIO_Init+0x2d0>)
 8001174:	681a      	ldr	r2, [r3, #0]
 8001176:	69bb      	ldr	r3, [r7, #24]
 8001178:	43db      	mvns	r3, r3
 800117a:	4928      	ldr	r1, [pc, #160]	; (800121c <HAL_GPIO_Init+0x2d0>)
 800117c:	4013      	ands	r3, r2
 800117e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	685b      	ldr	r3, [r3, #4]
 8001184:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001188:	2b00      	cmp	r3, #0
 800118a:	d006      	beq.n	800119a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800118c:	4b23      	ldr	r3, [pc, #140]	; (800121c <HAL_GPIO_Init+0x2d0>)
 800118e:	685a      	ldr	r2, [r3, #4]
 8001190:	4922      	ldr	r1, [pc, #136]	; (800121c <HAL_GPIO_Init+0x2d0>)
 8001192:	69bb      	ldr	r3, [r7, #24]
 8001194:	4313      	orrs	r3, r2
 8001196:	604b      	str	r3, [r1, #4]
 8001198:	e006      	b.n	80011a8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800119a:	4b20      	ldr	r3, [pc, #128]	; (800121c <HAL_GPIO_Init+0x2d0>)
 800119c:	685a      	ldr	r2, [r3, #4]
 800119e:	69bb      	ldr	r3, [r7, #24]
 80011a0:	43db      	mvns	r3, r3
 80011a2:	491e      	ldr	r1, [pc, #120]	; (800121c <HAL_GPIO_Init+0x2d0>)
 80011a4:	4013      	ands	r3, r2
 80011a6:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	685b      	ldr	r3, [r3, #4]
 80011ac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d006      	beq.n	80011c2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80011b4:	4b19      	ldr	r3, [pc, #100]	; (800121c <HAL_GPIO_Init+0x2d0>)
 80011b6:	689a      	ldr	r2, [r3, #8]
 80011b8:	4918      	ldr	r1, [pc, #96]	; (800121c <HAL_GPIO_Init+0x2d0>)
 80011ba:	69bb      	ldr	r3, [r7, #24]
 80011bc:	4313      	orrs	r3, r2
 80011be:	608b      	str	r3, [r1, #8]
 80011c0:	e006      	b.n	80011d0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80011c2:	4b16      	ldr	r3, [pc, #88]	; (800121c <HAL_GPIO_Init+0x2d0>)
 80011c4:	689a      	ldr	r2, [r3, #8]
 80011c6:	69bb      	ldr	r3, [r7, #24]
 80011c8:	43db      	mvns	r3, r3
 80011ca:	4914      	ldr	r1, [pc, #80]	; (800121c <HAL_GPIO_Init+0x2d0>)
 80011cc:	4013      	ands	r3, r2
 80011ce:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	685b      	ldr	r3, [r3, #4]
 80011d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d021      	beq.n	8001220 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80011dc:	4b0f      	ldr	r3, [pc, #60]	; (800121c <HAL_GPIO_Init+0x2d0>)
 80011de:	68da      	ldr	r2, [r3, #12]
 80011e0:	490e      	ldr	r1, [pc, #56]	; (800121c <HAL_GPIO_Init+0x2d0>)
 80011e2:	69bb      	ldr	r3, [r7, #24]
 80011e4:	4313      	orrs	r3, r2
 80011e6:	60cb      	str	r3, [r1, #12]
 80011e8:	e021      	b.n	800122e <HAL_GPIO_Init+0x2e2>
 80011ea:	bf00      	nop
 80011ec:	10320000 	.word	0x10320000
 80011f0:	10310000 	.word	0x10310000
 80011f4:	10220000 	.word	0x10220000
 80011f8:	10210000 	.word	0x10210000
 80011fc:	10120000 	.word	0x10120000
 8001200:	10110000 	.word	0x10110000
 8001204:	40021000 	.word	0x40021000
 8001208:	40010000 	.word	0x40010000
 800120c:	40010800 	.word	0x40010800
 8001210:	40010c00 	.word	0x40010c00
 8001214:	40011000 	.word	0x40011000
 8001218:	40011400 	.word	0x40011400
 800121c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001220:	4b0b      	ldr	r3, [pc, #44]	; (8001250 <HAL_GPIO_Init+0x304>)
 8001222:	68da      	ldr	r2, [r3, #12]
 8001224:	69bb      	ldr	r3, [r7, #24]
 8001226:	43db      	mvns	r3, r3
 8001228:	4909      	ldr	r1, [pc, #36]	; (8001250 <HAL_GPIO_Init+0x304>)
 800122a:	4013      	ands	r3, r2
 800122c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800122e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001230:	3301      	adds	r3, #1
 8001232:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	681a      	ldr	r2, [r3, #0]
 8001238:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800123a:	fa22 f303 	lsr.w	r3, r2, r3
 800123e:	2b00      	cmp	r3, #0
 8001240:	f47f ae8e 	bne.w	8000f60 <HAL_GPIO_Init+0x14>
  }
}
 8001244:	bf00      	nop
 8001246:	bf00      	nop
 8001248:	372c      	adds	r7, #44	; 0x2c
 800124a:	46bd      	mov	sp, r7
 800124c:	bc80      	pop	{r7}
 800124e:	4770      	bx	lr
 8001250:	40010400 	.word	0x40010400

08001254 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b086      	sub	sp, #24
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	2b00      	cmp	r3, #0
 8001260:	d101      	bne.n	8001266 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001262:	2301      	movs	r3, #1
 8001264:	e304      	b.n	8001870 <HAL_RCC_OscConfig+0x61c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f003 0301 	and.w	r3, r3, #1
 800126e:	2b00      	cmp	r3, #0
 8001270:	f000 8087 	beq.w	8001382 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001274:	4b92      	ldr	r3, [pc, #584]	; (80014c0 <HAL_RCC_OscConfig+0x26c>)
 8001276:	685b      	ldr	r3, [r3, #4]
 8001278:	f003 030c 	and.w	r3, r3, #12
 800127c:	2b04      	cmp	r3, #4
 800127e:	d00c      	beq.n	800129a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001280:	4b8f      	ldr	r3, [pc, #572]	; (80014c0 <HAL_RCC_OscConfig+0x26c>)
 8001282:	685b      	ldr	r3, [r3, #4]
 8001284:	f003 030c 	and.w	r3, r3, #12
 8001288:	2b08      	cmp	r3, #8
 800128a:	d112      	bne.n	80012b2 <HAL_RCC_OscConfig+0x5e>
 800128c:	4b8c      	ldr	r3, [pc, #560]	; (80014c0 <HAL_RCC_OscConfig+0x26c>)
 800128e:	685b      	ldr	r3, [r3, #4]
 8001290:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001294:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001298:	d10b      	bne.n	80012b2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800129a:	4b89      	ldr	r3, [pc, #548]	; (80014c0 <HAL_RCC_OscConfig+0x26c>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d06c      	beq.n	8001380 <HAL_RCC_OscConfig+0x12c>
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	689b      	ldr	r3, [r3, #8]
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d168      	bne.n	8001380 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80012ae:	2301      	movs	r3, #1
 80012b0:	e2de      	b.n	8001870 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	689b      	ldr	r3, [r3, #8]
 80012b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012ba:	d106      	bne.n	80012ca <HAL_RCC_OscConfig+0x76>
 80012bc:	4b80      	ldr	r3, [pc, #512]	; (80014c0 <HAL_RCC_OscConfig+0x26c>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	4a7f      	ldr	r2, [pc, #508]	; (80014c0 <HAL_RCC_OscConfig+0x26c>)
 80012c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012c6:	6013      	str	r3, [r2, #0]
 80012c8:	e02e      	b.n	8001328 <HAL_RCC_OscConfig+0xd4>
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	689b      	ldr	r3, [r3, #8]
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d10c      	bne.n	80012ec <HAL_RCC_OscConfig+0x98>
 80012d2:	4b7b      	ldr	r3, [pc, #492]	; (80014c0 <HAL_RCC_OscConfig+0x26c>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	4a7a      	ldr	r2, [pc, #488]	; (80014c0 <HAL_RCC_OscConfig+0x26c>)
 80012d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80012dc:	6013      	str	r3, [r2, #0]
 80012de:	4b78      	ldr	r3, [pc, #480]	; (80014c0 <HAL_RCC_OscConfig+0x26c>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	4a77      	ldr	r2, [pc, #476]	; (80014c0 <HAL_RCC_OscConfig+0x26c>)
 80012e4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80012e8:	6013      	str	r3, [r2, #0]
 80012ea:	e01d      	b.n	8001328 <HAL_RCC_OscConfig+0xd4>
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	689b      	ldr	r3, [r3, #8]
 80012f0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80012f4:	d10c      	bne.n	8001310 <HAL_RCC_OscConfig+0xbc>
 80012f6:	4b72      	ldr	r3, [pc, #456]	; (80014c0 <HAL_RCC_OscConfig+0x26c>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	4a71      	ldr	r2, [pc, #452]	; (80014c0 <HAL_RCC_OscConfig+0x26c>)
 80012fc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001300:	6013      	str	r3, [r2, #0]
 8001302:	4b6f      	ldr	r3, [pc, #444]	; (80014c0 <HAL_RCC_OscConfig+0x26c>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	4a6e      	ldr	r2, [pc, #440]	; (80014c0 <HAL_RCC_OscConfig+0x26c>)
 8001308:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800130c:	6013      	str	r3, [r2, #0]
 800130e:	e00b      	b.n	8001328 <HAL_RCC_OscConfig+0xd4>
 8001310:	4b6b      	ldr	r3, [pc, #428]	; (80014c0 <HAL_RCC_OscConfig+0x26c>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	4a6a      	ldr	r2, [pc, #424]	; (80014c0 <HAL_RCC_OscConfig+0x26c>)
 8001316:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800131a:	6013      	str	r3, [r2, #0]
 800131c:	4b68      	ldr	r3, [pc, #416]	; (80014c0 <HAL_RCC_OscConfig+0x26c>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	4a67      	ldr	r2, [pc, #412]	; (80014c0 <HAL_RCC_OscConfig+0x26c>)
 8001322:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001326:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	689b      	ldr	r3, [r3, #8]
 800132c:	2b00      	cmp	r3, #0
 800132e:	d013      	beq.n	8001358 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001330:	f7ff fbb2 	bl	8000a98 <HAL_GetTick>
 8001334:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001336:	e008      	b.n	800134a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001338:	f7ff fbae 	bl	8000a98 <HAL_GetTick>
 800133c:	4602      	mov	r2, r0
 800133e:	693b      	ldr	r3, [r7, #16]
 8001340:	1ad3      	subs	r3, r2, r3
 8001342:	2b64      	cmp	r3, #100	; 0x64
 8001344:	d901      	bls.n	800134a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001346:	2303      	movs	r3, #3
 8001348:	e292      	b.n	8001870 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800134a:	4b5d      	ldr	r3, [pc, #372]	; (80014c0 <HAL_RCC_OscConfig+0x26c>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001352:	2b00      	cmp	r3, #0
 8001354:	d0f0      	beq.n	8001338 <HAL_RCC_OscConfig+0xe4>
 8001356:	e014      	b.n	8001382 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001358:	f7ff fb9e 	bl	8000a98 <HAL_GetTick>
 800135c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800135e:	e008      	b.n	8001372 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001360:	f7ff fb9a 	bl	8000a98 <HAL_GetTick>
 8001364:	4602      	mov	r2, r0
 8001366:	693b      	ldr	r3, [r7, #16]
 8001368:	1ad3      	subs	r3, r2, r3
 800136a:	2b64      	cmp	r3, #100	; 0x64
 800136c:	d901      	bls.n	8001372 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800136e:	2303      	movs	r3, #3
 8001370:	e27e      	b.n	8001870 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001372:	4b53      	ldr	r3, [pc, #332]	; (80014c0 <HAL_RCC_OscConfig+0x26c>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800137a:	2b00      	cmp	r3, #0
 800137c:	d1f0      	bne.n	8001360 <HAL_RCC_OscConfig+0x10c>
 800137e:	e000      	b.n	8001382 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001380:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	f003 0302 	and.w	r3, r3, #2
 800138a:	2b00      	cmp	r3, #0
 800138c:	d063      	beq.n	8001456 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800138e:	4b4c      	ldr	r3, [pc, #304]	; (80014c0 <HAL_RCC_OscConfig+0x26c>)
 8001390:	685b      	ldr	r3, [r3, #4]
 8001392:	f003 030c 	and.w	r3, r3, #12
 8001396:	2b00      	cmp	r3, #0
 8001398:	d00b      	beq.n	80013b2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800139a:	4b49      	ldr	r3, [pc, #292]	; (80014c0 <HAL_RCC_OscConfig+0x26c>)
 800139c:	685b      	ldr	r3, [r3, #4]
 800139e:	f003 030c 	and.w	r3, r3, #12
 80013a2:	2b08      	cmp	r3, #8
 80013a4:	d11c      	bne.n	80013e0 <HAL_RCC_OscConfig+0x18c>
 80013a6:	4b46      	ldr	r3, [pc, #280]	; (80014c0 <HAL_RCC_OscConfig+0x26c>)
 80013a8:	685b      	ldr	r3, [r3, #4]
 80013aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d116      	bne.n	80013e0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013b2:	4b43      	ldr	r3, [pc, #268]	; (80014c0 <HAL_RCC_OscConfig+0x26c>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	f003 0302 	and.w	r3, r3, #2
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d005      	beq.n	80013ca <HAL_RCC_OscConfig+0x176>
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	695b      	ldr	r3, [r3, #20]
 80013c2:	2b01      	cmp	r3, #1
 80013c4:	d001      	beq.n	80013ca <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80013c6:	2301      	movs	r3, #1
 80013c8:	e252      	b.n	8001870 <HAL_RCC_OscConfig+0x61c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013ca:	4b3d      	ldr	r3, [pc, #244]	; (80014c0 <HAL_RCC_OscConfig+0x26c>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	699b      	ldr	r3, [r3, #24]
 80013d6:	00db      	lsls	r3, r3, #3
 80013d8:	4939      	ldr	r1, [pc, #228]	; (80014c0 <HAL_RCC_OscConfig+0x26c>)
 80013da:	4313      	orrs	r3, r2
 80013dc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013de:	e03a      	b.n	8001456 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	695b      	ldr	r3, [r3, #20]
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d020      	beq.n	800142a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80013e8:	4b36      	ldr	r3, [pc, #216]	; (80014c4 <HAL_RCC_OscConfig+0x270>)
 80013ea:	2201      	movs	r2, #1
 80013ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013ee:	f7ff fb53 	bl	8000a98 <HAL_GetTick>
 80013f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013f4:	e008      	b.n	8001408 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013f6:	f7ff fb4f 	bl	8000a98 <HAL_GetTick>
 80013fa:	4602      	mov	r2, r0
 80013fc:	693b      	ldr	r3, [r7, #16]
 80013fe:	1ad3      	subs	r3, r2, r3
 8001400:	2b02      	cmp	r3, #2
 8001402:	d901      	bls.n	8001408 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001404:	2303      	movs	r3, #3
 8001406:	e233      	b.n	8001870 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001408:	4b2d      	ldr	r3, [pc, #180]	; (80014c0 <HAL_RCC_OscConfig+0x26c>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	f003 0302 	and.w	r3, r3, #2
 8001410:	2b00      	cmp	r3, #0
 8001412:	d0f0      	beq.n	80013f6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001414:	4b2a      	ldr	r3, [pc, #168]	; (80014c0 <HAL_RCC_OscConfig+0x26c>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	699b      	ldr	r3, [r3, #24]
 8001420:	00db      	lsls	r3, r3, #3
 8001422:	4927      	ldr	r1, [pc, #156]	; (80014c0 <HAL_RCC_OscConfig+0x26c>)
 8001424:	4313      	orrs	r3, r2
 8001426:	600b      	str	r3, [r1, #0]
 8001428:	e015      	b.n	8001456 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800142a:	4b26      	ldr	r3, [pc, #152]	; (80014c4 <HAL_RCC_OscConfig+0x270>)
 800142c:	2200      	movs	r2, #0
 800142e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001430:	f7ff fb32 	bl	8000a98 <HAL_GetTick>
 8001434:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001436:	e008      	b.n	800144a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001438:	f7ff fb2e 	bl	8000a98 <HAL_GetTick>
 800143c:	4602      	mov	r2, r0
 800143e:	693b      	ldr	r3, [r7, #16]
 8001440:	1ad3      	subs	r3, r2, r3
 8001442:	2b02      	cmp	r3, #2
 8001444:	d901      	bls.n	800144a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001446:	2303      	movs	r3, #3
 8001448:	e212      	b.n	8001870 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800144a:	4b1d      	ldr	r3, [pc, #116]	; (80014c0 <HAL_RCC_OscConfig+0x26c>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	f003 0302 	and.w	r3, r3, #2
 8001452:	2b00      	cmp	r3, #0
 8001454:	d1f0      	bne.n	8001438 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	f003 0308 	and.w	r3, r3, #8
 800145e:	2b00      	cmp	r3, #0
 8001460:	d03a      	beq.n	80014d8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	69db      	ldr	r3, [r3, #28]
 8001466:	2b00      	cmp	r3, #0
 8001468:	d019      	beq.n	800149e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800146a:	4b17      	ldr	r3, [pc, #92]	; (80014c8 <HAL_RCC_OscConfig+0x274>)
 800146c:	2201      	movs	r2, #1
 800146e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001470:	f7ff fb12 	bl	8000a98 <HAL_GetTick>
 8001474:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001476:	e008      	b.n	800148a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001478:	f7ff fb0e 	bl	8000a98 <HAL_GetTick>
 800147c:	4602      	mov	r2, r0
 800147e:	693b      	ldr	r3, [r7, #16]
 8001480:	1ad3      	subs	r3, r2, r3
 8001482:	2b02      	cmp	r3, #2
 8001484:	d901      	bls.n	800148a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001486:	2303      	movs	r3, #3
 8001488:	e1f2      	b.n	8001870 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800148a:	4b0d      	ldr	r3, [pc, #52]	; (80014c0 <HAL_RCC_OscConfig+0x26c>)
 800148c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800148e:	f003 0302 	and.w	r3, r3, #2
 8001492:	2b00      	cmp	r3, #0
 8001494:	d0f0      	beq.n	8001478 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001496:	2001      	movs	r0, #1
 8001498:	f000 fbf2 	bl	8001c80 <RCC_Delay>
 800149c:	e01c      	b.n	80014d8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800149e:	4b0a      	ldr	r3, [pc, #40]	; (80014c8 <HAL_RCC_OscConfig+0x274>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014a4:	f7ff faf8 	bl	8000a98 <HAL_GetTick>
 80014a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014aa:	e00f      	b.n	80014cc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014ac:	f7ff faf4 	bl	8000a98 <HAL_GetTick>
 80014b0:	4602      	mov	r2, r0
 80014b2:	693b      	ldr	r3, [r7, #16]
 80014b4:	1ad3      	subs	r3, r2, r3
 80014b6:	2b02      	cmp	r3, #2
 80014b8:	d908      	bls.n	80014cc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80014ba:	2303      	movs	r3, #3
 80014bc:	e1d8      	b.n	8001870 <HAL_RCC_OscConfig+0x61c>
 80014be:	bf00      	nop
 80014c0:	40021000 	.word	0x40021000
 80014c4:	42420000 	.word	0x42420000
 80014c8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014cc:	4b9b      	ldr	r3, [pc, #620]	; (800173c <HAL_RCC_OscConfig+0x4e8>)
 80014ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014d0:	f003 0302 	and.w	r3, r3, #2
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d1e9      	bne.n	80014ac <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f003 0304 	and.w	r3, r3, #4
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	f000 80a6 	beq.w	8001632 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80014e6:	2300      	movs	r3, #0
 80014e8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80014ea:	4b94      	ldr	r3, [pc, #592]	; (800173c <HAL_RCC_OscConfig+0x4e8>)
 80014ec:	69db      	ldr	r3, [r3, #28]
 80014ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d10d      	bne.n	8001512 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80014f6:	4b91      	ldr	r3, [pc, #580]	; (800173c <HAL_RCC_OscConfig+0x4e8>)
 80014f8:	69db      	ldr	r3, [r3, #28]
 80014fa:	4a90      	ldr	r2, [pc, #576]	; (800173c <HAL_RCC_OscConfig+0x4e8>)
 80014fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001500:	61d3      	str	r3, [r2, #28]
 8001502:	4b8e      	ldr	r3, [pc, #568]	; (800173c <HAL_RCC_OscConfig+0x4e8>)
 8001504:	69db      	ldr	r3, [r3, #28]
 8001506:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800150a:	60bb      	str	r3, [r7, #8]
 800150c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800150e:	2301      	movs	r3, #1
 8001510:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001512:	4b8b      	ldr	r3, [pc, #556]	; (8001740 <HAL_RCC_OscConfig+0x4ec>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800151a:	2b00      	cmp	r3, #0
 800151c:	d118      	bne.n	8001550 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800151e:	4b88      	ldr	r3, [pc, #544]	; (8001740 <HAL_RCC_OscConfig+0x4ec>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	4a87      	ldr	r2, [pc, #540]	; (8001740 <HAL_RCC_OscConfig+0x4ec>)
 8001524:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001528:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800152a:	f7ff fab5 	bl	8000a98 <HAL_GetTick>
 800152e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001530:	e008      	b.n	8001544 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001532:	f7ff fab1 	bl	8000a98 <HAL_GetTick>
 8001536:	4602      	mov	r2, r0
 8001538:	693b      	ldr	r3, [r7, #16]
 800153a:	1ad3      	subs	r3, r2, r3
 800153c:	2b64      	cmp	r3, #100	; 0x64
 800153e:	d901      	bls.n	8001544 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001540:	2303      	movs	r3, #3
 8001542:	e195      	b.n	8001870 <HAL_RCC_OscConfig+0x61c>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001544:	4b7e      	ldr	r3, [pc, #504]	; (8001740 <HAL_RCC_OscConfig+0x4ec>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800154c:	2b00      	cmp	r3, #0
 800154e:	d0f0      	beq.n	8001532 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	691b      	ldr	r3, [r3, #16]
 8001554:	2b01      	cmp	r3, #1
 8001556:	d106      	bne.n	8001566 <HAL_RCC_OscConfig+0x312>
 8001558:	4b78      	ldr	r3, [pc, #480]	; (800173c <HAL_RCC_OscConfig+0x4e8>)
 800155a:	6a1b      	ldr	r3, [r3, #32]
 800155c:	4a77      	ldr	r2, [pc, #476]	; (800173c <HAL_RCC_OscConfig+0x4e8>)
 800155e:	f043 0301 	orr.w	r3, r3, #1
 8001562:	6213      	str	r3, [r2, #32]
 8001564:	e02d      	b.n	80015c2 <HAL_RCC_OscConfig+0x36e>
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	691b      	ldr	r3, [r3, #16]
 800156a:	2b00      	cmp	r3, #0
 800156c:	d10c      	bne.n	8001588 <HAL_RCC_OscConfig+0x334>
 800156e:	4b73      	ldr	r3, [pc, #460]	; (800173c <HAL_RCC_OscConfig+0x4e8>)
 8001570:	6a1b      	ldr	r3, [r3, #32]
 8001572:	4a72      	ldr	r2, [pc, #456]	; (800173c <HAL_RCC_OscConfig+0x4e8>)
 8001574:	f023 0301 	bic.w	r3, r3, #1
 8001578:	6213      	str	r3, [r2, #32]
 800157a:	4b70      	ldr	r3, [pc, #448]	; (800173c <HAL_RCC_OscConfig+0x4e8>)
 800157c:	6a1b      	ldr	r3, [r3, #32]
 800157e:	4a6f      	ldr	r2, [pc, #444]	; (800173c <HAL_RCC_OscConfig+0x4e8>)
 8001580:	f023 0304 	bic.w	r3, r3, #4
 8001584:	6213      	str	r3, [r2, #32]
 8001586:	e01c      	b.n	80015c2 <HAL_RCC_OscConfig+0x36e>
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	691b      	ldr	r3, [r3, #16]
 800158c:	2b05      	cmp	r3, #5
 800158e:	d10c      	bne.n	80015aa <HAL_RCC_OscConfig+0x356>
 8001590:	4b6a      	ldr	r3, [pc, #424]	; (800173c <HAL_RCC_OscConfig+0x4e8>)
 8001592:	6a1b      	ldr	r3, [r3, #32]
 8001594:	4a69      	ldr	r2, [pc, #420]	; (800173c <HAL_RCC_OscConfig+0x4e8>)
 8001596:	f043 0304 	orr.w	r3, r3, #4
 800159a:	6213      	str	r3, [r2, #32]
 800159c:	4b67      	ldr	r3, [pc, #412]	; (800173c <HAL_RCC_OscConfig+0x4e8>)
 800159e:	6a1b      	ldr	r3, [r3, #32]
 80015a0:	4a66      	ldr	r2, [pc, #408]	; (800173c <HAL_RCC_OscConfig+0x4e8>)
 80015a2:	f043 0301 	orr.w	r3, r3, #1
 80015a6:	6213      	str	r3, [r2, #32]
 80015a8:	e00b      	b.n	80015c2 <HAL_RCC_OscConfig+0x36e>
 80015aa:	4b64      	ldr	r3, [pc, #400]	; (800173c <HAL_RCC_OscConfig+0x4e8>)
 80015ac:	6a1b      	ldr	r3, [r3, #32]
 80015ae:	4a63      	ldr	r2, [pc, #396]	; (800173c <HAL_RCC_OscConfig+0x4e8>)
 80015b0:	f023 0301 	bic.w	r3, r3, #1
 80015b4:	6213      	str	r3, [r2, #32]
 80015b6:	4b61      	ldr	r3, [pc, #388]	; (800173c <HAL_RCC_OscConfig+0x4e8>)
 80015b8:	6a1b      	ldr	r3, [r3, #32]
 80015ba:	4a60      	ldr	r2, [pc, #384]	; (800173c <HAL_RCC_OscConfig+0x4e8>)
 80015bc:	f023 0304 	bic.w	r3, r3, #4
 80015c0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	691b      	ldr	r3, [r3, #16]
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d015      	beq.n	80015f6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015ca:	f7ff fa65 	bl	8000a98 <HAL_GetTick>
 80015ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015d0:	e00a      	b.n	80015e8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015d2:	f7ff fa61 	bl	8000a98 <HAL_GetTick>
 80015d6:	4602      	mov	r2, r0
 80015d8:	693b      	ldr	r3, [r7, #16]
 80015da:	1ad3      	subs	r3, r2, r3
 80015dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80015e0:	4293      	cmp	r3, r2
 80015e2:	d901      	bls.n	80015e8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80015e4:	2303      	movs	r3, #3
 80015e6:	e143      	b.n	8001870 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015e8:	4b54      	ldr	r3, [pc, #336]	; (800173c <HAL_RCC_OscConfig+0x4e8>)
 80015ea:	6a1b      	ldr	r3, [r3, #32]
 80015ec:	f003 0302 	and.w	r3, r3, #2
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d0ee      	beq.n	80015d2 <HAL_RCC_OscConfig+0x37e>
 80015f4:	e014      	b.n	8001620 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015f6:	f7ff fa4f 	bl	8000a98 <HAL_GetTick>
 80015fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015fc:	e00a      	b.n	8001614 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015fe:	f7ff fa4b 	bl	8000a98 <HAL_GetTick>
 8001602:	4602      	mov	r2, r0
 8001604:	693b      	ldr	r3, [r7, #16]
 8001606:	1ad3      	subs	r3, r2, r3
 8001608:	f241 3288 	movw	r2, #5000	; 0x1388
 800160c:	4293      	cmp	r3, r2
 800160e:	d901      	bls.n	8001614 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001610:	2303      	movs	r3, #3
 8001612:	e12d      	b.n	8001870 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001614:	4b49      	ldr	r3, [pc, #292]	; (800173c <HAL_RCC_OscConfig+0x4e8>)
 8001616:	6a1b      	ldr	r3, [r3, #32]
 8001618:	f003 0302 	and.w	r3, r3, #2
 800161c:	2b00      	cmp	r3, #0
 800161e:	d1ee      	bne.n	80015fe <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001620:	7dfb      	ldrb	r3, [r7, #23]
 8001622:	2b01      	cmp	r3, #1
 8001624:	d105      	bne.n	8001632 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001626:	4b45      	ldr	r3, [pc, #276]	; (800173c <HAL_RCC_OscConfig+0x4e8>)
 8001628:	69db      	ldr	r3, [r3, #28]
 800162a:	4a44      	ldr	r2, [pc, #272]	; (800173c <HAL_RCC_OscConfig+0x4e8>)
 800162c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001630:	61d3      	str	r3, [r2, #28]

#if defined(RCC_CR_PLL2ON)
  /*-------------------------------- PLL2 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL2(RCC_OscInitStruct->PLL2.PLL2State));
  if ((RCC_OscInitStruct->PLL2.PLL2State) != RCC_PLL2_NONE)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001636:	2b00      	cmp	r3, #0
 8001638:	f000 808c 	beq.w	8001754 <HAL_RCC_OscConfig+0x500>
  {
    /* This bit can not be cleared if the PLL2 clock is used indirectly as system
      clock (i.e. it is used as PLL clock entry that is used as system clock). */
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 800163c:	4b3f      	ldr	r3, [pc, #252]	; (800173c <HAL_RCC_OscConfig+0x4e8>)
 800163e:	685b      	ldr	r3, [r3, #4]
 8001640:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001644:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001648:	d10e      	bne.n	8001668 <HAL_RCC_OscConfig+0x414>
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 800164a:	4b3c      	ldr	r3, [pc, #240]	; (800173c <HAL_RCC_OscConfig+0x4e8>)
 800164c:	685b      	ldr	r3, [r3, #4]
 800164e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8001652:	2b08      	cmp	r3, #8
 8001654:	d108      	bne.n	8001668 <HAL_RCC_OscConfig+0x414>
        ((READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
 8001656:	4b39      	ldr	r3, [pc, #228]	; (800173c <HAL_RCC_OscConfig+0x4e8>)
 8001658:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800165a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 800165e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001662:	d101      	bne.n	8001668 <HAL_RCC_OscConfig+0x414>
    {
      return HAL_ERROR;
 8001664:	2301      	movs	r3, #1
 8001666:	e103      	b.n	8001870 <HAL_RCC_OscConfig+0x61c>
    }
    else
    {
      if ((RCC_OscInitStruct->PLL2.PLL2State) == RCC_PLL2_ON)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800166c:	2b02      	cmp	r3, #2
 800166e:	d14e      	bne.n	800170e <HAL_RCC_OscConfig+0x4ba>
        assert_param(IS_RCC_PLL2_MUL(RCC_OscInitStruct->PLL2.PLL2MUL));
        assert_param(IS_RCC_HSE_PREDIV2(RCC_OscInitStruct->PLL2.HSEPrediv2Value));

        /* Prediv2 can be written only when the PLLI2S is disabled. */
        /* Return an error only if new value is different from the programmed value */
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8001670:	4b32      	ldr	r3, [pc, #200]	; (800173c <HAL_RCC_OscConfig+0x4e8>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001678:	2b00      	cmp	r3, #0
 800167a:	d009      	beq.n	8001690 <HAL_RCC_OscConfig+0x43c>
            (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 800167c:	4b2f      	ldr	r3, [pc, #188]	; (800173c <HAL_RCC_OscConfig+0x4e8>)
 800167e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001680:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	6b5b      	ldr	r3, [r3, #52]	; 0x34
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8001688:	429a      	cmp	r2, r3
 800168a:	d001      	beq.n	8001690 <HAL_RCC_OscConfig+0x43c>
        {
          return HAL_ERROR;
 800168c:	2301      	movs	r3, #1
 800168e:	e0ef      	b.n	8001870 <HAL_RCC_OscConfig+0x61c>
        }

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8001690:	4b2c      	ldr	r3, [pc, #176]	; (8001744 <HAL_RCC_OscConfig+0x4f0>)
 8001692:	2200      	movs	r2, #0
 8001694:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001696:	f7ff f9ff 	bl	8000a98 <HAL_GetTick>
 800169a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 800169c:	e008      	b.n	80016b0 <HAL_RCC_OscConfig+0x45c>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800169e:	f7ff f9fb 	bl	8000a98 <HAL_GetTick>
 80016a2:	4602      	mov	r2, r0
 80016a4:	693b      	ldr	r3, [r7, #16]
 80016a6:	1ad3      	subs	r3, r2, r3
 80016a8:	2b64      	cmp	r3, #100	; 0x64
 80016aa:	d901      	bls.n	80016b0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80016ac:	2303      	movs	r3, #3
 80016ae:	e0df      	b.n	8001870 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 80016b0:	4b22      	ldr	r3, [pc, #136]	; (800173c <HAL_RCC_OscConfig+0x4e8>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d1f0      	bne.n	800169e <HAL_RCC_OscConfig+0x44a>
          }
        }

        /* Configure the HSE prediv2 factor --------------------------------*/
        __HAL_RCC_HSE_PREDIV2_CONFIG(RCC_OscInitStruct->PLL2.HSEPrediv2Value);
 80016bc:	4b1f      	ldr	r3, [pc, #124]	; (800173c <HAL_RCC_OscConfig+0x4e8>)
 80016be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80016c8:	491c      	ldr	r1, [pc, #112]	; (800173c <HAL_RCC_OscConfig+0x4e8>)
 80016ca:	4313      	orrs	r3, r2
 80016cc:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Configure the main PLL2 multiplication factors. */
        __HAL_RCC_PLL2_CONFIG(RCC_OscInitStruct->PLL2.PLL2MUL);
 80016ce:	4b1b      	ldr	r3, [pc, #108]	; (800173c <HAL_RCC_OscConfig+0x4e8>)
 80016d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016d2:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016da:	4918      	ldr	r1, [pc, #96]	; (800173c <HAL_RCC_OscConfig+0x4e8>)
 80016dc:	4313      	orrs	r3, r2
 80016de:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable the main PLL2. */
        __HAL_RCC_PLL2_ENABLE();
 80016e0:	4b18      	ldr	r3, [pc, #96]	; (8001744 <HAL_RCC_OscConfig+0x4f0>)
 80016e2:	2201      	movs	r2, #1
 80016e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016e6:	f7ff f9d7 	bl	8000a98 <HAL_GetTick>
 80016ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 80016ec:	e008      	b.n	8001700 <HAL_RCC_OscConfig+0x4ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80016ee:	f7ff f9d3 	bl	8000a98 <HAL_GetTick>
 80016f2:	4602      	mov	r2, r0
 80016f4:	693b      	ldr	r3, [r7, #16]
 80016f6:	1ad3      	subs	r3, r2, r3
 80016f8:	2b64      	cmp	r3, #100	; 0x64
 80016fa:	d901      	bls.n	8001700 <HAL_RCC_OscConfig+0x4ac>
          {
            return HAL_TIMEOUT;
 80016fc:	2303      	movs	r3, #3
 80016fe:	e0b7      	b.n	8001870 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8001700:	4b0e      	ldr	r3, [pc, #56]	; (800173c <HAL_RCC_OscConfig+0x4e8>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001708:	2b00      	cmp	r3, #0
 800170a:	d0f0      	beq.n	80016ee <HAL_RCC_OscConfig+0x49a>
 800170c:	e022      	b.n	8001754 <HAL_RCC_OscConfig+0x500>
        }
      }
      else
      {
        /* Set PREDIV1 source to HSE */
        CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC);
 800170e:	4b0b      	ldr	r3, [pc, #44]	; (800173c <HAL_RCC_OscConfig+0x4e8>)
 8001710:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001712:	4a0a      	ldr	r2, [pc, #40]	; (800173c <HAL_RCC_OscConfig+0x4e8>)
 8001714:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001718:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 800171a:	4b0a      	ldr	r3, [pc, #40]	; (8001744 <HAL_RCC_OscConfig+0x4f0>)
 800171c:	2200      	movs	r2, #0
 800171e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001720:	f7ff f9ba 	bl	8000a98 <HAL_GetTick>
 8001724:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8001726:	e00f      	b.n	8001748 <HAL_RCC_OscConfig+0x4f4>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8001728:	f7ff f9b6 	bl	8000a98 <HAL_GetTick>
 800172c:	4602      	mov	r2, r0
 800172e:	693b      	ldr	r3, [r7, #16]
 8001730:	1ad3      	subs	r3, r2, r3
 8001732:	2b64      	cmp	r3, #100	; 0x64
 8001734:	d908      	bls.n	8001748 <HAL_RCC_OscConfig+0x4f4>
          {
            return HAL_TIMEOUT;
 8001736:	2303      	movs	r3, #3
 8001738:	e09a      	b.n	8001870 <HAL_RCC_OscConfig+0x61c>
 800173a:	bf00      	nop
 800173c:	40021000 	.word	0x40021000
 8001740:	40007000 	.word	0x40007000
 8001744:	42420068 	.word	0x42420068
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8001748:	4b4b      	ldr	r3, [pc, #300]	; (8001878 <HAL_RCC_OscConfig+0x624>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001750:	2b00      	cmp	r3, #0
 8001752:	d1e9      	bne.n	8001728 <HAL_RCC_OscConfig+0x4d4>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	6a1b      	ldr	r3, [r3, #32]
 8001758:	2b00      	cmp	r3, #0
 800175a:	f000 8088 	beq.w	800186e <HAL_RCC_OscConfig+0x61a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800175e:	4b46      	ldr	r3, [pc, #280]	; (8001878 <HAL_RCC_OscConfig+0x624>)
 8001760:	685b      	ldr	r3, [r3, #4]
 8001762:	f003 030c 	and.w	r3, r3, #12
 8001766:	2b08      	cmp	r3, #8
 8001768:	d068      	beq.n	800183c <HAL_RCC_OscConfig+0x5e8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	6a1b      	ldr	r3, [r3, #32]
 800176e:	2b02      	cmp	r3, #2
 8001770:	d14d      	bne.n	800180e <HAL_RCC_OscConfig+0x5ba>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001772:	4b42      	ldr	r3, [pc, #264]	; (800187c <HAL_RCC_OscConfig+0x628>)
 8001774:	2200      	movs	r2, #0
 8001776:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001778:	f7ff f98e 	bl	8000a98 <HAL_GetTick>
 800177c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800177e:	e008      	b.n	8001792 <HAL_RCC_OscConfig+0x53e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001780:	f7ff f98a 	bl	8000a98 <HAL_GetTick>
 8001784:	4602      	mov	r2, r0
 8001786:	693b      	ldr	r3, [r7, #16]
 8001788:	1ad3      	subs	r3, r2, r3
 800178a:	2b02      	cmp	r3, #2
 800178c:	d901      	bls.n	8001792 <HAL_RCC_OscConfig+0x53e>
          {
            return HAL_TIMEOUT;
 800178e:	2303      	movs	r3, #3
 8001790:	e06e      	b.n	8001870 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001792:	4b39      	ldr	r3, [pc, #228]	; (8001878 <HAL_RCC_OscConfig+0x624>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800179a:	2b00      	cmp	r3, #0
 800179c:	d1f0      	bne.n	8001780 <HAL_RCC_OscConfig+0x52c>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017a6:	d10f      	bne.n	80017c8 <HAL_RCC_OscConfig+0x574>
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
#if defined(RCC_CFGR2_PREDIV1SRC)
          assert_param(IS_RCC_PREDIV1_SOURCE(RCC_OscInitStruct->Prediv1Source));

          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
 80017a8:	4b33      	ldr	r3, [pc, #204]	; (8001878 <HAL_RCC_OscConfig+0x624>)
 80017aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	685b      	ldr	r3, [r3, #4]
 80017b0:	4931      	ldr	r1, [pc, #196]	; (8001878 <HAL_RCC_OscConfig+0x624>)
 80017b2:	4313      	orrs	r3, r2
 80017b4:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80017b6:	4b30      	ldr	r3, [pc, #192]	; (8001878 <HAL_RCC_OscConfig+0x624>)
 80017b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017ba:	f023 020f 	bic.w	r2, r3, #15
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	68db      	ldr	r3, [r3, #12]
 80017c2:	492d      	ldr	r1, [pc, #180]	; (8001878 <HAL_RCC_OscConfig+0x624>)
 80017c4:	4313      	orrs	r3, r2
 80017c6:	62cb      	str	r3, [r1, #44]	; 0x2c
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80017c8:	4b2b      	ldr	r3, [pc, #172]	; (8001878 <HAL_RCC_OscConfig+0x624>)
 80017ca:	685b      	ldr	r3, [r3, #4]
 80017cc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017d8:	430b      	orrs	r3, r1
 80017da:	4927      	ldr	r1, [pc, #156]	; (8001878 <HAL_RCC_OscConfig+0x624>)
 80017dc:	4313      	orrs	r3, r2
 80017de:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80017e0:	4b26      	ldr	r3, [pc, #152]	; (800187c <HAL_RCC_OscConfig+0x628>)
 80017e2:	2201      	movs	r2, #1
 80017e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017e6:	f7ff f957 	bl	8000a98 <HAL_GetTick>
 80017ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80017ec:	e008      	b.n	8001800 <HAL_RCC_OscConfig+0x5ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017ee:	f7ff f953 	bl	8000a98 <HAL_GetTick>
 80017f2:	4602      	mov	r2, r0
 80017f4:	693b      	ldr	r3, [r7, #16]
 80017f6:	1ad3      	subs	r3, r2, r3
 80017f8:	2b02      	cmp	r3, #2
 80017fa:	d901      	bls.n	8001800 <HAL_RCC_OscConfig+0x5ac>
          {
            return HAL_TIMEOUT;
 80017fc:	2303      	movs	r3, #3
 80017fe:	e037      	b.n	8001870 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001800:	4b1d      	ldr	r3, [pc, #116]	; (8001878 <HAL_RCC_OscConfig+0x624>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001808:	2b00      	cmp	r3, #0
 800180a:	d0f0      	beq.n	80017ee <HAL_RCC_OscConfig+0x59a>
 800180c:	e02f      	b.n	800186e <HAL_RCC_OscConfig+0x61a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800180e:	4b1b      	ldr	r3, [pc, #108]	; (800187c <HAL_RCC_OscConfig+0x628>)
 8001810:	2200      	movs	r2, #0
 8001812:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001814:	f7ff f940 	bl	8000a98 <HAL_GetTick>
 8001818:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800181a:	e008      	b.n	800182e <HAL_RCC_OscConfig+0x5da>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800181c:	f7ff f93c 	bl	8000a98 <HAL_GetTick>
 8001820:	4602      	mov	r2, r0
 8001822:	693b      	ldr	r3, [r7, #16]
 8001824:	1ad3      	subs	r3, r2, r3
 8001826:	2b02      	cmp	r3, #2
 8001828:	d901      	bls.n	800182e <HAL_RCC_OscConfig+0x5da>
          {
            return HAL_TIMEOUT;
 800182a:	2303      	movs	r3, #3
 800182c:	e020      	b.n	8001870 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800182e:	4b12      	ldr	r3, [pc, #72]	; (8001878 <HAL_RCC_OscConfig+0x624>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001836:	2b00      	cmp	r3, #0
 8001838:	d1f0      	bne.n	800181c <HAL_RCC_OscConfig+0x5c8>
 800183a:	e018      	b.n	800186e <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	6a1b      	ldr	r3, [r3, #32]
 8001840:	2b01      	cmp	r3, #1
 8001842:	d101      	bne.n	8001848 <HAL_RCC_OscConfig+0x5f4>
      {
        return HAL_ERROR;
 8001844:	2301      	movs	r3, #1
 8001846:	e013      	b.n	8001870 <HAL_RCC_OscConfig+0x61c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001848:	4b0b      	ldr	r3, [pc, #44]	; (8001878 <HAL_RCC_OscConfig+0x624>)
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001858:	429a      	cmp	r2, r3
 800185a:	d106      	bne.n	800186a <HAL_RCC_OscConfig+0x616>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001866:	429a      	cmp	r2, r3
 8001868:	d001      	beq.n	800186e <HAL_RCC_OscConfig+0x61a>
        {
          return HAL_ERROR;
 800186a:	2301      	movs	r3, #1
 800186c:	e000      	b.n	8001870 <HAL_RCC_OscConfig+0x61c>
        }
      }
    }
  }

  return HAL_OK;
 800186e:	2300      	movs	r3, #0
}
 8001870:	4618      	mov	r0, r3
 8001872:	3718      	adds	r7, #24
 8001874:	46bd      	mov	sp, r7
 8001876:	bd80      	pop	{r7, pc}
 8001878:	40021000 	.word	0x40021000
 800187c:	42420060 	.word	0x42420060

08001880 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b084      	sub	sp, #16
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
 8001888:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	2b00      	cmp	r3, #0
 800188e:	d101      	bne.n	8001894 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001890:	2301      	movs	r3, #1
 8001892:	e0d0      	b.n	8001a36 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001894:	4b6a      	ldr	r3, [pc, #424]	; (8001a40 <HAL_RCC_ClockConfig+0x1c0>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	f003 0307 	and.w	r3, r3, #7
 800189c:	683a      	ldr	r2, [r7, #0]
 800189e:	429a      	cmp	r2, r3
 80018a0:	d910      	bls.n	80018c4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018a2:	4b67      	ldr	r3, [pc, #412]	; (8001a40 <HAL_RCC_ClockConfig+0x1c0>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f023 0207 	bic.w	r2, r3, #7
 80018aa:	4965      	ldr	r1, [pc, #404]	; (8001a40 <HAL_RCC_ClockConfig+0x1c0>)
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	4313      	orrs	r3, r2
 80018b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80018b2:	4b63      	ldr	r3, [pc, #396]	; (8001a40 <HAL_RCC_ClockConfig+0x1c0>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f003 0307 	and.w	r3, r3, #7
 80018ba:	683a      	ldr	r2, [r7, #0]
 80018bc:	429a      	cmp	r2, r3
 80018be:	d001      	beq.n	80018c4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80018c0:	2301      	movs	r3, #1
 80018c2:	e0b8      	b.n	8001a36 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	f003 0302 	and.w	r3, r3, #2
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d020      	beq.n	8001912 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f003 0304 	and.w	r3, r3, #4
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d005      	beq.n	80018e8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80018dc:	4b59      	ldr	r3, [pc, #356]	; (8001a44 <HAL_RCC_ClockConfig+0x1c4>)
 80018de:	685b      	ldr	r3, [r3, #4]
 80018e0:	4a58      	ldr	r2, [pc, #352]	; (8001a44 <HAL_RCC_ClockConfig+0x1c4>)
 80018e2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80018e6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f003 0308 	and.w	r3, r3, #8
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d005      	beq.n	8001900 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80018f4:	4b53      	ldr	r3, [pc, #332]	; (8001a44 <HAL_RCC_ClockConfig+0x1c4>)
 80018f6:	685b      	ldr	r3, [r3, #4]
 80018f8:	4a52      	ldr	r2, [pc, #328]	; (8001a44 <HAL_RCC_ClockConfig+0x1c4>)
 80018fa:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80018fe:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001900:	4b50      	ldr	r3, [pc, #320]	; (8001a44 <HAL_RCC_ClockConfig+0x1c4>)
 8001902:	685b      	ldr	r3, [r3, #4]
 8001904:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	689b      	ldr	r3, [r3, #8]
 800190c:	494d      	ldr	r1, [pc, #308]	; (8001a44 <HAL_RCC_ClockConfig+0x1c4>)
 800190e:	4313      	orrs	r3, r2
 8001910:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f003 0301 	and.w	r3, r3, #1
 800191a:	2b00      	cmp	r3, #0
 800191c:	d040      	beq.n	80019a0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	685b      	ldr	r3, [r3, #4]
 8001922:	2b01      	cmp	r3, #1
 8001924:	d107      	bne.n	8001936 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001926:	4b47      	ldr	r3, [pc, #284]	; (8001a44 <HAL_RCC_ClockConfig+0x1c4>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800192e:	2b00      	cmp	r3, #0
 8001930:	d115      	bne.n	800195e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001932:	2301      	movs	r3, #1
 8001934:	e07f      	b.n	8001a36 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	685b      	ldr	r3, [r3, #4]
 800193a:	2b02      	cmp	r3, #2
 800193c:	d107      	bne.n	800194e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800193e:	4b41      	ldr	r3, [pc, #260]	; (8001a44 <HAL_RCC_ClockConfig+0x1c4>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001946:	2b00      	cmp	r3, #0
 8001948:	d109      	bne.n	800195e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800194a:	2301      	movs	r3, #1
 800194c:	e073      	b.n	8001a36 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800194e:	4b3d      	ldr	r3, [pc, #244]	; (8001a44 <HAL_RCC_ClockConfig+0x1c4>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	f003 0302 	and.w	r3, r3, #2
 8001956:	2b00      	cmp	r3, #0
 8001958:	d101      	bne.n	800195e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800195a:	2301      	movs	r3, #1
 800195c:	e06b      	b.n	8001a36 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800195e:	4b39      	ldr	r3, [pc, #228]	; (8001a44 <HAL_RCC_ClockConfig+0x1c4>)
 8001960:	685b      	ldr	r3, [r3, #4]
 8001962:	f023 0203 	bic.w	r2, r3, #3
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	685b      	ldr	r3, [r3, #4]
 800196a:	4936      	ldr	r1, [pc, #216]	; (8001a44 <HAL_RCC_ClockConfig+0x1c4>)
 800196c:	4313      	orrs	r3, r2
 800196e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001970:	f7ff f892 	bl	8000a98 <HAL_GetTick>
 8001974:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001976:	e00a      	b.n	800198e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001978:	f7ff f88e 	bl	8000a98 <HAL_GetTick>
 800197c:	4602      	mov	r2, r0
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	1ad3      	subs	r3, r2, r3
 8001982:	f241 3288 	movw	r2, #5000	; 0x1388
 8001986:	4293      	cmp	r3, r2
 8001988:	d901      	bls.n	800198e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800198a:	2303      	movs	r3, #3
 800198c:	e053      	b.n	8001a36 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800198e:	4b2d      	ldr	r3, [pc, #180]	; (8001a44 <HAL_RCC_ClockConfig+0x1c4>)
 8001990:	685b      	ldr	r3, [r3, #4]
 8001992:	f003 020c 	and.w	r2, r3, #12
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	009b      	lsls	r3, r3, #2
 800199c:	429a      	cmp	r2, r3
 800199e:	d1eb      	bne.n	8001978 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80019a0:	4b27      	ldr	r3, [pc, #156]	; (8001a40 <HAL_RCC_ClockConfig+0x1c0>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f003 0307 	and.w	r3, r3, #7
 80019a8:	683a      	ldr	r2, [r7, #0]
 80019aa:	429a      	cmp	r2, r3
 80019ac:	d210      	bcs.n	80019d0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019ae:	4b24      	ldr	r3, [pc, #144]	; (8001a40 <HAL_RCC_ClockConfig+0x1c0>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f023 0207 	bic.w	r2, r3, #7
 80019b6:	4922      	ldr	r1, [pc, #136]	; (8001a40 <HAL_RCC_ClockConfig+0x1c0>)
 80019b8:	683b      	ldr	r3, [r7, #0]
 80019ba:	4313      	orrs	r3, r2
 80019bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80019be:	4b20      	ldr	r3, [pc, #128]	; (8001a40 <HAL_RCC_ClockConfig+0x1c0>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	f003 0307 	and.w	r3, r3, #7
 80019c6:	683a      	ldr	r2, [r7, #0]
 80019c8:	429a      	cmp	r2, r3
 80019ca:	d001      	beq.n	80019d0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80019cc:	2301      	movs	r3, #1
 80019ce:	e032      	b.n	8001a36 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	f003 0304 	and.w	r3, r3, #4
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d008      	beq.n	80019ee <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80019dc:	4b19      	ldr	r3, [pc, #100]	; (8001a44 <HAL_RCC_ClockConfig+0x1c4>)
 80019de:	685b      	ldr	r3, [r3, #4]
 80019e0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	68db      	ldr	r3, [r3, #12]
 80019e8:	4916      	ldr	r1, [pc, #88]	; (8001a44 <HAL_RCC_ClockConfig+0x1c4>)
 80019ea:	4313      	orrs	r3, r2
 80019ec:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f003 0308 	and.w	r3, r3, #8
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d009      	beq.n	8001a0e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80019fa:	4b12      	ldr	r3, [pc, #72]	; (8001a44 <HAL_RCC_ClockConfig+0x1c4>)
 80019fc:	685b      	ldr	r3, [r3, #4]
 80019fe:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	691b      	ldr	r3, [r3, #16]
 8001a06:	00db      	lsls	r3, r3, #3
 8001a08:	490e      	ldr	r1, [pc, #56]	; (8001a44 <HAL_RCC_ClockConfig+0x1c4>)
 8001a0a:	4313      	orrs	r3, r2
 8001a0c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001a0e:	f000 f821 	bl	8001a54 <HAL_RCC_GetSysClockFreq>
 8001a12:	4602      	mov	r2, r0
 8001a14:	4b0b      	ldr	r3, [pc, #44]	; (8001a44 <HAL_RCC_ClockConfig+0x1c4>)
 8001a16:	685b      	ldr	r3, [r3, #4]
 8001a18:	091b      	lsrs	r3, r3, #4
 8001a1a:	f003 030f 	and.w	r3, r3, #15
 8001a1e:	490a      	ldr	r1, [pc, #40]	; (8001a48 <HAL_RCC_ClockConfig+0x1c8>)
 8001a20:	5ccb      	ldrb	r3, [r1, r3]
 8001a22:	fa22 f303 	lsr.w	r3, r2, r3
 8001a26:	4a09      	ldr	r2, [pc, #36]	; (8001a4c <HAL_RCC_ClockConfig+0x1cc>)
 8001a28:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001a2a:	4b09      	ldr	r3, [pc, #36]	; (8001a50 <HAL_RCC_ClockConfig+0x1d0>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	4618      	mov	r0, r3
 8001a30:	f7fe fff0 	bl	8000a14 <HAL_InitTick>

  return HAL_OK;
 8001a34:	2300      	movs	r3, #0
}
 8001a36:	4618      	mov	r0, r3
 8001a38:	3710      	adds	r7, #16
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}
 8001a3e:	bf00      	nop
 8001a40:	40022000 	.word	0x40022000
 8001a44:	40021000 	.word	0x40021000
 8001a48:	08003168 	.word	0x08003168
 8001a4c:	20000014 	.word	0x20000014
 8001a50:	20000018 	.word	0x20000018

08001a54 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a54:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001a58:	b091      	sub	sp, #68	; 0x44
 8001a5a:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
 8001a5c:	4b6a      	ldr	r3, [pc, #424]	; (8001c08 <HAL_RCC_GetSysClockFreq+0x1b4>)
 8001a5e:	f107 0414 	add.w	r4, r7, #20
 8001a62:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001a64:	c407      	stmia	r4!, {r0, r1, r2}
 8001a66:	8023      	strh	r3, [r4, #0]
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
 8001a68:	4b68      	ldr	r3, [pc, #416]	; (8001c0c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001a6a:	1d3c      	adds	r4, r7, #4
 8001a6c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001a6e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001a72:	2300      	movs	r3, #0
 8001a74:	637b      	str	r3, [r7, #52]	; 0x34
 8001a76:	2300      	movs	r3, #0
 8001a78:	633b      	str	r3, [r7, #48]	; 0x30
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001a7e:	2300      	movs	r3, #0
 8001a80:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t sysclockfreq = 0U;
 8001a82:	2300      	movs	r3, #0
 8001a84:	63bb      	str	r3, [r7, #56]	; 0x38
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
 8001a86:	2300      	movs	r3, #0
 8001a88:	62bb      	str	r3, [r7, #40]	; 0x28
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	627b      	str	r3, [r7, #36]	; 0x24
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001a8e:	4b60      	ldr	r3, [pc, #384]	; (8001c10 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8001a90:	685b      	ldr	r3, [r3, #4]
 8001a92:	637b      	str	r3, [r7, #52]	; 0x34

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001a94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a96:	f003 030c 	and.w	r3, r3, #12
 8001a9a:	2b04      	cmp	r3, #4
 8001a9c:	d002      	beq.n	8001aa4 <HAL_RCC_GetSysClockFreq+0x50>
 8001a9e:	2b08      	cmp	r3, #8
 8001aa0:	d003      	beq.n	8001aaa <HAL_RCC_GetSysClockFreq+0x56>
 8001aa2:	e0a8      	b.n	8001bf6 <HAL_RCC_GetSysClockFreq+0x1a2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001aa4:	4b5b      	ldr	r3, [pc, #364]	; (8001c14 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8001aa6:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001aa8:	e0a8      	b.n	8001bfc <HAL_RCC_GetSysClockFreq+0x1a8>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001aaa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001aac:	0c9b      	lsrs	r3, r3, #18
 8001aae:	f003 030f 	and.w	r3, r3, #15
 8001ab2:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8001ab6:	4413      	add	r3, r2
 8001ab8:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8001abc:	62fb      	str	r3, [r7, #44]	; 0x2c
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001abe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ac0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	f000 808e 	beq.w	8001be6 <HAL_RCC_GetSysClockFreq+0x192>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 8001aca:	4b51      	ldr	r3, [pc, #324]	; (8001c10 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8001acc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ace:	f003 030f 	and.w	r3, r3, #15
 8001ad2:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8001ad6:	4413      	add	r3, r2
 8001ad8:	f813 3c3c 	ldrb.w	r3, [r3, #-60]
 8001adc:	633b      	str	r3, [r7, #48]	; 0x30
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /*RCC_CFGR2_PREDIV1*/
#if defined(RCC_CFGR2_PREDIV1SRC)

        if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 8001ade:	4b4c      	ldr	r3, [pc, #304]	; (8001c10 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8001ae0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ae2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d06b      	beq.n	8001bc2 <HAL_RCC_GetSysClockFreq+0x16e>
        {
          /* PLL2 selected as Prediv1 source */
          /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 8001aea:	4b49      	ldr	r3, [pc, #292]	; (8001c10 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8001aec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001aee:	091b      	lsrs	r3, r3, #4
 8001af0:	f003 030f 	and.w	r3, r3, #15
 8001af4:	3301      	adds	r3, #1
 8001af6:	62bb      	str	r3, [r7, #40]	; 0x28
          pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 8001af8:	4b45      	ldr	r3, [pc, #276]	; (8001c10 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8001afa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001afc:	0a1b      	lsrs	r3, r3, #8
 8001afe:	f003 030f 	and.w	r3, r3, #15
 8001b02:	3302      	adds	r3, #2
 8001b04:	627b      	str	r3, [r7, #36]	; 0x24
          pllclk = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pll2mul * (uint64_t)pllmul) / ((uint64_t)prediv2 * (uint64_t)prediv));
 8001b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f04f 0100 	mov.w	r1, #0
 8001b0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b10:	461a      	mov	r2, r3
 8001b12:	f04f 0300 	mov.w	r3, #0
 8001b16:	fb02 f501 	mul.w	r5, r2, r1
 8001b1a:	fb00 f403 	mul.w	r4, r0, r3
 8001b1e:	192e      	adds	r6, r5, r4
 8001b20:	fba0 4502 	umull	r4, r5, r0, r2
 8001b24:	1973      	adds	r3, r6, r5
 8001b26:	461d      	mov	r5, r3
 8001b28:	4620      	mov	r0, r4
 8001b2a:	4629      	mov	r1, r5
 8001b2c:	f04f 0200 	mov.w	r2, #0
 8001b30:	f04f 0300 	mov.w	r3, #0
 8001b34:	014b      	lsls	r3, r1, #5
 8001b36:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001b3a:	0142      	lsls	r2, r0, #5
 8001b3c:	4610      	mov	r0, r2
 8001b3e:	4619      	mov	r1, r3
 8001b40:	1b00      	subs	r0, r0, r4
 8001b42:	eb61 0105 	sbc.w	r1, r1, r5
 8001b46:	f04f 0200 	mov.w	r2, #0
 8001b4a:	f04f 0300 	mov.w	r3, #0
 8001b4e:	018b      	lsls	r3, r1, #6
 8001b50:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001b54:	0182      	lsls	r2, r0, #6
 8001b56:	1a12      	subs	r2, r2, r0
 8001b58:	eb63 0301 	sbc.w	r3, r3, r1
 8001b5c:	f04f 0000 	mov.w	r0, #0
 8001b60:	f04f 0100 	mov.w	r1, #0
 8001b64:	00d9      	lsls	r1, r3, #3
 8001b66:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001b6a:	00d0      	lsls	r0, r2, #3
 8001b6c:	4602      	mov	r2, r0
 8001b6e:	460b      	mov	r3, r1
 8001b70:	1912      	adds	r2, r2, r4
 8001b72:	eb45 0303 	adc.w	r3, r5, r3
 8001b76:	f04f 0000 	mov.w	r0, #0
 8001b7a:	f04f 0100 	mov.w	r1, #0
 8001b7e:	0259      	lsls	r1, r3, #9
 8001b80:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8001b84:	0250      	lsls	r0, r2, #9
 8001b86:	4602      	mov	r2, r0
 8001b88:	460b      	mov	r3, r1
 8001b8a:	4690      	mov	r8, r2
 8001b8c:	4699      	mov	r9, r3
 8001b8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b90:	4618      	mov	r0, r3
 8001b92:	f04f 0100 	mov.w	r1, #0
 8001b96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b98:	461a      	mov	r2, r3
 8001b9a:	f04f 0300 	mov.w	r3, #0
 8001b9e:	fb02 f501 	mul.w	r5, r2, r1
 8001ba2:	fb00 f403 	mul.w	r4, r0, r3
 8001ba6:	442c      	add	r4, r5
 8001ba8:	fba0 2302 	umull	r2, r3, r0, r2
 8001bac:	18e1      	adds	r1, r4, r3
 8001bae:	460b      	mov	r3, r1
 8001bb0:	4640      	mov	r0, r8
 8001bb2:	4649      	mov	r1, r9
 8001bb4:	f7fe fb36 	bl	8000224 <__aeabi_uldivmod>
 8001bb8:	4602      	mov	r2, r0
 8001bba:	460b      	mov	r3, r1
 8001bbc:	4613      	mov	r3, r2
 8001bbe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001bc0:	e007      	b.n	8001bd2 <HAL_RCC_GetSysClockFreq+0x17e>
        }
        else
        {
          /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
          pllclk = (uint32_t)((HSE_VALUE * pllmul) / prediv);
 8001bc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bc4:	4a13      	ldr	r2, [pc, #76]	; (8001c14 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8001bc6:	fb02 f203 	mul.w	r2, r2, r3
 8001bca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bcc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bd0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
        /* In this case need to divide pllclk by 2 */
        if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 8001bd2:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001bd6:	461a      	mov	r2, r3
 8001bd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d108      	bne.n	8001bf0 <HAL_RCC_GetSysClockFreq+0x19c>
        {
          pllclk = pllclk / 2;
 8001bde:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001be0:	085b      	lsrs	r3, r3, #1
 8001be2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001be4:	e004      	b.n	8001bf0 <HAL_RCC_GetSysClockFreq+0x19c>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001be6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001be8:	4a0b      	ldr	r2, [pc, #44]	; (8001c18 <HAL_RCC_GetSysClockFreq+0x1c4>)
 8001bea:	fb02 f303 	mul.w	r3, r2, r3
 8001bee:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      sysclockfreq = pllclk;
 8001bf0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001bf2:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001bf4:	e002      	b.n	8001bfc <HAL_RCC_GetSysClockFreq+0x1a8>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001bf6:	4b07      	ldr	r3, [pc, #28]	; (8001c14 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8001bf8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001bfa:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001bfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8001bfe:	4618      	mov	r0, r3
 8001c00:	3744      	adds	r7, #68	; 0x44
 8001c02:	46bd      	mov	sp, r7
 8001c04:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001c08:	08003148 	.word	0x08003148
 8001c0c:	08003158 	.word	0x08003158
 8001c10:	40021000 	.word	0x40021000
 8001c14:	007a1200 	.word	0x007a1200
 8001c18:	003d0900 	.word	0x003d0900

08001c1c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001c20:	4b02      	ldr	r3, [pc, #8]	; (8001c2c <HAL_RCC_GetHCLKFreq+0x10>)
 8001c22:	681b      	ldr	r3, [r3, #0]
}
 8001c24:	4618      	mov	r0, r3
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bc80      	pop	{r7}
 8001c2a:	4770      	bx	lr
 8001c2c:	20000014 	.word	0x20000014

08001c30 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001c34:	f7ff fff2 	bl	8001c1c <HAL_RCC_GetHCLKFreq>
 8001c38:	4602      	mov	r2, r0
 8001c3a:	4b05      	ldr	r3, [pc, #20]	; (8001c50 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001c3c:	685b      	ldr	r3, [r3, #4]
 8001c3e:	0a1b      	lsrs	r3, r3, #8
 8001c40:	f003 0307 	and.w	r3, r3, #7
 8001c44:	4903      	ldr	r1, [pc, #12]	; (8001c54 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001c46:	5ccb      	ldrb	r3, [r1, r3]
 8001c48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	bd80      	pop	{r7, pc}
 8001c50:	40021000 	.word	0x40021000
 8001c54:	08003178 	.word	0x08003178

08001c58 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001c5c:	f7ff ffde 	bl	8001c1c <HAL_RCC_GetHCLKFreq>
 8001c60:	4602      	mov	r2, r0
 8001c62:	4b05      	ldr	r3, [pc, #20]	; (8001c78 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	0adb      	lsrs	r3, r3, #11
 8001c68:	f003 0307 	and.w	r3, r3, #7
 8001c6c:	4903      	ldr	r1, [pc, #12]	; (8001c7c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001c6e:	5ccb      	ldrb	r3, [r1, r3]
 8001c70:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c74:	4618      	mov	r0, r3
 8001c76:	bd80      	pop	{r7, pc}
 8001c78:	40021000 	.word	0x40021000
 8001c7c:	08003178 	.word	0x08003178

08001c80 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001c80:	b480      	push	{r7}
 8001c82:	b085      	sub	sp, #20
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001c88:	4b0a      	ldr	r3, [pc, #40]	; (8001cb4 <RCC_Delay+0x34>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	4a0a      	ldr	r2, [pc, #40]	; (8001cb8 <RCC_Delay+0x38>)
 8001c8e:	fba2 2303 	umull	r2, r3, r2, r3
 8001c92:	0a5b      	lsrs	r3, r3, #9
 8001c94:	687a      	ldr	r2, [r7, #4]
 8001c96:	fb02 f303 	mul.w	r3, r2, r3
 8001c9a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001c9c:	bf00      	nop
  }
  while (Delay --);
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	1e5a      	subs	r2, r3, #1
 8001ca2:	60fa      	str	r2, [r7, #12]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d1f9      	bne.n	8001c9c <RCC_Delay+0x1c>
}
 8001ca8:	bf00      	nop
 8001caa:	bf00      	nop
 8001cac:	3714      	adds	r7, #20
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bc80      	pop	{r7}
 8001cb2:	4770      	bx	lr
 8001cb4:	20000014 	.word	0x20000014
 8001cb8:	10624dd3 	.word	0x10624dd3

08001cbc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b082      	sub	sp, #8
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d101      	bne.n	8001cce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	e03f      	b.n	8001d4e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001cd4:	b2db      	uxtb	r3, r3
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d106      	bne.n	8001ce8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	2200      	movs	r2, #0
 8001cde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001ce2:	6878      	ldr	r0, [r7, #4]
 8001ce4:	f7fe fd2e 	bl	8000744 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2224      	movs	r2, #36	; 0x24
 8001cec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	68da      	ldr	r2, [r3, #12]
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001cfe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001d00:	6878      	ldr	r0, [r7, #4]
 8001d02:	f000 fc85 	bl	8002610 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	691a      	ldr	r2, [r3, #16]
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001d14:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	695a      	ldr	r2, [r3, #20]
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001d24:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	68da      	ldr	r2, [r3, #12]
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001d34:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	2200      	movs	r2, #0
 8001d3a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	2220      	movs	r2, #32
 8001d40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2220      	movs	r2, #32
 8001d48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001d4c:	2300      	movs	r3, #0
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	3708      	adds	r7, #8
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}

08001d56 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001d56:	b580      	push	{r7, lr}
 8001d58:	b08a      	sub	sp, #40	; 0x28
 8001d5a:	af02      	add	r7, sp, #8
 8001d5c:	60f8      	str	r0, [r7, #12]
 8001d5e:	60b9      	str	r1, [r7, #8]
 8001d60:	603b      	str	r3, [r7, #0]
 8001d62:	4613      	mov	r3, r2
 8001d64:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001d66:	2300      	movs	r3, #0
 8001d68:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d70:	b2db      	uxtb	r3, r3
 8001d72:	2b20      	cmp	r3, #32
 8001d74:	d17c      	bne.n	8001e70 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001d76:	68bb      	ldr	r3, [r7, #8]
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d002      	beq.n	8001d82 <HAL_UART_Transmit+0x2c>
 8001d7c:	88fb      	ldrh	r3, [r7, #6]
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d101      	bne.n	8001d86 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001d82:	2301      	movs	r3, #1
 8001d84:	e075      	b.n	8001e72 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001d8c:	2b01      	cmp	r3, #1
 8001d8e:	d101      	bne.n	8001d94 <HAL_UART_Transmit+0x3e>
 8001d90:	2302      	movs	r3, #2
 8001d92:	e06e      	b.n	8001e72 <HAL_UART_Transmit+0x11c>
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	2201      	movs	r2, #1
 8001d98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	2200      	movs	r2, #0
 8001da0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	2221      	movs	r2, #33	; 0x21
 8001da6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001daa:	f7fe fe75 	bl	8000a98 <HAL_GetTick>
 8001dae:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	88fa      	ldrh	r2, [r7, #6]
 8001db4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	88fa      	ldrh	r2, [r7, #6]
 8001dba:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	689b      	ldr	r3, [r3, #8]
 8001dc0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001dc4:	d108      	bne.n	8001dd8 <HAL_UART_Transmit+0x82>
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	691b      	ldr	r3, [r3, #16]
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d104      	bne.n	8001dd8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001dd2:	68bb      	ldr	r3, [r7, #8]
 8001dd4:	61bb      	str	r3, [r7, #24]
 8001dd6:	e003      	b.n	8001de0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8001dd8:	68bb      	ldr	r3, [r7, #8]
 8001dda:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	2200      	movs	r2, #0
 8001de4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8001de8:	e02a      	b.n	8001e40 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	9300      	str	r3, [sp, #0]
 8001dee:	697b      	ldr	r3, [r7, #20]
 8001df0:	2200      	movs	r2, #0
 8001df2:	2180      	movs	r1, #128	; 0x80
 8001df4:	68f8      	ldr	r0, [r7, #12]
 8001df6:	f000 fa38 	bl	800226a <UART_WaitOnFlagUntilTimeout>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d001      	beq.n	8001e04 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8001e00:	2303      	movs	r3, #3
 8001e02:	e036      	b.n	8001e72 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8001e04:	69fb      	ldr	r3, [r7, #28]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d10b      	bne.n	8001e22 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001e0a:	69bb      	ldr	r3, [r7, #24]
 8001e0c:	881b      	ldrh	r3, [r3, #0]
 8001e0e:	461a      	mov	r2, r3
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001e18:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001e1a:	69bb      	ldr	r3, [r7, #24]
 8001e1c:	3302      	adds	r3, #2
 8001e1e:	61bb      	str	r3, [r7, #24]
 8001e20:	e007      	b.n	8001e32 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001e22:	69fb      	ldr	r3, [r7, #28]
 8001e24:	781a      	ldrb	r2, [r3, #0]
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001e2c:	69fb      	ldr	r3, [r7, #28]
 8001e2e:	3301      	adds	r3, #1
 8001e30:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001e36:	b29b      	uxth	r3, r3
 8001e38:	3b01      	subs	r3, #1
 8001e3a:	b29a      	uxth	r2, r3
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001e44:	b29b      	uxth	r3, r3
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d1cf      	bne.n	8001dea <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	9300      	str	r3, [sp, #0]
 8001e4e:	697b      	ldr	r3, [r7, #20]
 8001e50:	2200      	movs	r2, #0
 8001e52:	2140      	movs	r1, #64	; 0x40
 8001e54:	68f8      	ldr	r0, [r7, #12]
 8001e56:	f000 fa08 	bl	800226a <UART_WaitOnFlagUntilTimeout>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d001      	beq.n	8001e64 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8001e60:	2303      	movs	r3, #3
 8001e62:	e006      	b.n	8001e72 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	2220      	movs	r2, #32
 8001e68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	e000      	b.n	8001e72 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8001e70:	2302      	movs	r3, #2
  }
}
 8001e72:	4618      	mov	r0, r3
 8001e74:	3720      	adds	r7, #32
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}

08001e7a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001e7a:	b580      	push	{r7, lr}
 8001e7c:	b084      	sub	sp, #16
 8001e7e:	af00      	add	r7, sp, #0
 8001e80:	60f8      	str	r0, [r7, #12]
 8001e82:	60b9      	str	r1, [r7, #8]
 8001e84:	4613      	mov	r3, r2
 8001e86:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001e8e:	b2db      	uxtb	r3, r3
 8001e90:	2b20      	cmp	r3, #32
 8001e92:	d11d      	bne.n	8001ed0 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8001e94:	68bb      	ldr	r3, [r7, #8]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d002      	beq.n	8001ea0 <HAL_UART_Receive_IT+0x26>
 8001e9a:	88fb      	ldrh	r3, [r7, #6]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d101      	bne.n	8001ea4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8001ea0:	2301      	movs	r3, #1
 8001ea2:	e016      	b.n	8001ed2 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001eaa:	2b01      	cmp	r3, #1
 8001eac:	d101      	bne.n	8001eb2 <HAL_UART_Receive_IT+0x38>
 8001eae:	2302      	movs	r3, #2
 8001eb0:	e00f      	b.n	8001ed2 <HAL_UART_Receive_IT+0x58>
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	2201      	movs	r2, #1
 8001eb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8001ec0:	88fb      	ldrh	r3, [r7, #6]
 8001ec2:	461a      	mov	r2, r3
 8001ec4:	68b9      	ldr	r1, [r7, #8]
 8001ec6:	68f8      	ldr	r0, [r7, #12]
 8001ec8:	f000 fa19 	bl	80022fe <UART_Start_Receive_IT>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	e000      	b.n	8001ed2 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8001ed0:	2302      	movs	r3, #2
  }
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	3710      	adds	r7, #16
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}
	...

08001edc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b08a      	sub	sp, #40	; 0x28
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	68db      	ldr	r3, [r3, #12]
 8001ef2:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	695b      	ldr	r3, [r3, #20]
 8001efa:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8001efc:	2300      	movs	r3, #0
 8001efe:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8001f00:	2300      	movs	r3, #0
 8001f02:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8001f04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f06:	f003 030f 	and.w	r3, r3, #15
 8001f0a:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8001f0c:	69bb      	ldr	r3, [r7, #24]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d10d      	bne.n	8001f2e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001f12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f14:	f003 0320 	and.w	r3, r3, #32
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d008      	beq.n	8001f2e <HAL_UART_IRQHandler+0x52>
 8001f1c:	6a3b      	ldr	r3, [r7, #32]
 8001f1e:	f003 0320 	and.w	r3, r3, #32
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d003      	beq.n	8001f2e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8001f26:	6878      	ldr	r0, [r7, #4]
 8001f28:	f000 fac9 	bl	80024be <UART_Receive_IT>
      return;
 8001f2c:	e17b      	b.n	8002226 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001f2e:	69bb      	ldr	r3, [r7, #24]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	f000 80b1 	beq.w	8002098 <HAL_UART_IRQHandler+0x1bc>
 8001f36:	69fb      	ldr	r3, [r7, #28]
 8001f38:	f003 0301 	and.w	r3, r3, #1
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d105      	bne.n	8001f4c <HAL_UART_IRQHandler+0x70>
 8001f40:	6a3b      	ldr	r3, [r7, #32]
 8001f42:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	f000 80a6 	beq.w	8002098 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001f4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f4e:	f003 0301 	and.w	r3, r3, #1
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d00a      	beq.n	8001f6c <HAL_UART_IRQHandler+0x90>
 8001f56:	6a3b      	ldr	r3, [r7, #32]
 8001f58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d005      	beq.n	8001f6c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f64:	f043 0201 	orr.w	r2, r3, #1
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001f6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f6e:	f003 0304 	and.w	r3, r3, #4
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d00a      	beq.n	8001f8c <HAL_UART_IRQHandler+0xb0>
 8001f76:	69fb      	ldr	r3, [r7, #28]
 8001f78:	f003 0301 	and.w	r3, r3, #1
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d005      	beq.n	8001f8c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f84:	f043 0202 	orr.w	r2, r3, #2
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001f8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f8e:	f003 0302 	and.w	r3, r3, #2
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d00a      	beq.n	8001fac <HAL_UART_IRQHandler+0xd0>
 8001f96:	69fb      	ldr	r3, [r7, #28]
 8001f98:	f003 0301 	and.w	r3, r3, #1
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d005      	beq.n	8001fac <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fa4:	f043 0204 	orr.w	r2, r3, #4
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8001fac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fae:	f003 0308 	and.w	r3, r3, #8
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d00f      	beq.n	8001fd6 <HAL_UART_IRQHandler+0xfa>
 8001fb6:	6a3b      	ldr	r3, [r7, #32]
 8001fb8:	f003 0320 	and.w	r3, r3, #32
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d104      	bne.n	8001fca <HAL_UART_IRQHandler+0xee>
 8001fc0:	69fb      	ldr	r3, [r7, #28]
 8001fc2:	f003 0301 	and.w	r3, r3, #1
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d005      	beq.n	8001fd6 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fce:	f043 0208 	orr.w	r2, r3, #8
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	f000 811e 	beq.w	800221c <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fe2:	f003 0320 	and.w	r3, r3, #32
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d007      	beq.n	8001ffa <HAL_UART_IRQHandler+0x11e>
 8001fea:	6a3b      	ldr	r3, [r7, #32]
 8001fec:	f003 0320 	and.w	r3, r3, #32
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d002      	beq.n	8001ffa <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8001ff4:	6878      	ldr	r0, [r7, #4]
 8001ff6:	f000 fa62 	bl	80024be <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	695b      	ldr	r3, [r3, #20]
 8002000:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002004:	2b00      	cmp	r3, #0
 8002006:	bf14      	ite	ne
 8002008:	2301      	movne	r3, #1
 800200a:	2300      	moveq	r3, #0
 800200c:	b2db      	uxtb	r3, r3
 800200e:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002014:	f003 0308 	and.w	r3, r3, #8
 8002018:	2b00      	cmp	r3, #0
 800201a:	d102      	bne.n	8002022 <HAL_UART_IRQHandler+0x146>
 800201c:	697b      	ldr	r3, [r7, #20]
 800201e:	2b00      	cmp	r3, #0
 8002020:	d031      	beq.n	8002086 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002022:	6878      	ldr	r0, [r7, #4]
 8002024:	f000 f9a4 	bl	8002370 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	695b      	ldr	r3, [r3, #20]
 800202e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002032:	2b00      	cmp	r3, #0
 8002034:	d023      	beq.n	800207e <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	695a      	ldr	r2, [r3, #20]
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002044:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800204a:	2b00      	cmp	r3, #0
 800204c:	d013      	beq.n	8002076 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002052:	4a76      	ldr	r2, [pc, #472]	; (800222c <HAL_UART_IRQHandler+0x350>)
 8002054:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800205a:	4618      	mov	r0, r3
 800205c:	f7fe fe6e 	bl	8000d3c <HAL_DMA_Abort_IT>
 8002060:	4603      	mov	r3, r0
 8002062:	2b00      	cmp	r3, #0
 8002064:	d016      	beq.n	8002094 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800206a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800206c:	687a      	ldr	r2, [r7, #4]
 800206e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002070:	4610      	mov	r0, r2
 8002072:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002074:	e00e      	b.n	8002094 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002076:	6878      	ldr	r0, [r7, #4]
 8002078:	f000 f8e3 	bl	8002242 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800207c:	e00a      	b.n	8002094 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800207e:	6878      	ldr	r0, [r7, #4]
 8002080:	f000 f8df 	bl	8002242 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002084:	e006      	b.n	8002094 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002086:	6878      	ldr	r0, [r7, #4]
 8002088:	f000 f8db 	bl	8002242 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	2200      	movs	r2, #0
 8002090:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8002092:	e0c3      	b.n	800221c <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002094:	bf00      	nop
    return;
 8002096:	e0c1      	b.n	800221c <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800209c:	2b01      	cmp	r3, #1
 800209e:	f040 80a1 	bne.w	80021e4 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 80020a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020a4:	f003 0310 	and.w	r3, r3, #16
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	f000 809b 	beq.w	80021e4 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 80020ae:	6a3b      	ldr	r3, [r7, #32]
 80020b0:	f003 0310 	and.w	r3, r3, #16
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	f000 8095 	beq.w	80021e4 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80020ba:	2300      	movs	r3, #0
 80020bc:	60fb      	str	r3, [r7, #12]
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	60fb      	str	r3, [r7, #12]
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	60fb      	str	r3, [r7, #12]
 80020ce:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	695b      	ldr	r3, [r3, #20]
 80020d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d04e      	beq.n	800217c <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	685b      	ldr	r3, [r3, #4]
 80020e6:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 80020e8:	8a3b      	ldrh	r3, [r7, #16]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	f000 8098 	beq.w	8002220 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80020f4:	8a3a      	ldrh	r2, [r7, #16]
 80020f6:	429a      	cmp	r2, r3
 80020f8:	f080 8092 	bcs.w	8002220 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	8a3a      	ldrh	r2, [r7, #16]
 8002100:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002106:	699b      	ldr	r3, [r3, #24]
 8002108:	2b20      	cmp	r3, #32
 800210a:	d02b      	beq.n	8002164 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	68da      	ldr	r2, [r3, #12]
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800211a:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	695a      	ldr	r2, [r3, #20]
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f022 0201 	bic.w	r2, r2, #1
 800212a:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	695a      	ldr	r2, [r3, #20]
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800213a:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	2220      	movs	r2, #32
 8002140:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2200      	movs	r2, #0
 8002148:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	68da      	ldr	r2, [r3, #12]
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f022 0210 	bic.w	r2, r2, #16
 8002158:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800215e:	4618      	mov	r0, r3
 8002160:	f7fe fdb1 	bl	8000cc6 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800216c:	b29b      	uxth	r3, r3
 800216e:	1ad3      	subs	r3, r2, r3
 8002170:	b29b      	uxth	r3, r3
 8002172:	4619      	mov	r1, r3
 8002174:	6878      	ldr	r0, [r7, #4]
 8002176:	f000 f86d 	bl	8002254 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800217a:	e051      	b.n	8002220 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002184:	b29b      	uxth	r3, r3
 8002186:	1ad3      	subs	r3, r2, r3
 8002188:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800218e:	b29b      	uxth	r3, r3
 8002190:	2b00      	cmp	r3, #0
 8002192:	d047      	beq.n	8002224 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8002194:	8a7b      	ldrh	r3, [r7, #18]
 8002196:	2b00      	cmp	r3, #0
 8002198:	d044      	beq.n	8002224 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	68da      	ldr	r2, [r3, #12]
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80021a8:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	695a      	ldr	r2, [r3, #20]
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f022 0201 	bic.w	r2, r2, #1
 80021b8:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	2220      	movs	r2, #32
 80021be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	2200      	movs	r2, #0
 80021c6:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	68da      	ldr	r2, [r3, #12]
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f022 0210 	bic.w	r2, r2, #16
 80021d6:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80021d8:	8a7b      	ldrh	r3, [r7, #18]
 80021da:	4619      	mov	r1, r3
 80021dc:	6878      	ldr	r0, [r7, #4]
 80021de:	f000 f839 	bl	8002254 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80021e2:	e01f      	b.n	8002224 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80021e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d008      	beq.n	8002200 <HAL_UART_IRQHandler+0x324>
 80021ee:	6a3b      	ldr	r3, [r7, #32]
 80021f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d003      	beq.n	8002200 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 80021f8:	6878      	ldr	r0, [r7, #4]
 80021fa:	f000 f8f9 	bl	80023f0 <UART_Transmit_IT>
    return;
 80021fe:	e012      	b.n	8002226 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002202:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002206:	2b00      	cmp	r3, #0
 8002208:	d00d      	beq.n	8002226 <HAL_UART_IRQHandler+0x34a>
 800220a:	6a3b      	ldr	r3, [r7, #32]
 800220c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002210:	2b00      	cmp	r3, #0
 8002212:	d008      	beq.n	8002226 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8002214:	6878      	ldr	r0, [r7, #4]
 8002216:	f000 f93a 	bl	800248e <UART_EndTransmit_IT>
    return;
 800221a:	e004      	b.n	8002226 <HAL_UART_IRQHandler+0x34a>
    return;
 800221c:	bf00      	nop
 800221e:	e002      	b.n	8002226 <HAL_UART_IRQHandler+0x34a>
      return;
 8002220:	bf00      	nop
 8002222:	e000      	b.n	8002226 <HAL_UART_IRQHandler+0x34a>
      return;
 8002224:	bf00      	nop
  }
}
 8002226:	3728      	adds	r7, #40	; 0x28
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}
 800222c:	080023c9 	.word	0x080023c9

08002230 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002230:	b480      	push	{r7}
 8002232:	b083      	sub	sp, #12
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002238:	bf00      	nop
 800223a:	370c      	adds	r7, #12
 800223c:	46bd      	mov	sp, r7
 800223e:	bc80      	pop	{r7}
 8002240:	4770      	bx	lr

08002242 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002242:	b480      	push	{r7}
 8002244:	b083      	sub	sp, #12
 8002246:	af00      	add	r7, sp, #0
 8002248:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800224a:	bf00      	nop
 800224c:	370c      	adds	r7, #12
 800224e:	46bd      	mov	sp, r7
 8002250:	bc80      	pop	{r7}
 8002252:	4770      	bx	lr

08002254 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002254:	b480      	push	{r7}
 8002256:	b083      	sub	sp, #12
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
 800225c:	460b      	mov	r3, r1
 800225e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002260:	bf00      	nop
 8002262:	370c      	adds	r7, #12
 8002264:	46bd      	mov	sp, r7
 8002266:	bc80      	pop	{r7}
 8002268:	4770      	bx	lr

0800226a <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800226a:	b580      	push	{r7, lr}
 800226c:	b084      	sub	sp, #16
 800226e:	af00      	add	r7, sp, #0
 8002270:	60f8      	str	r0, [r7, #12]
 8002272:	60b9      	str	r1, [r7, #8]
 8002274:	603b      	str	r3, [r7, #0]
 8002276:	4613      	mov	r3, r2
 8002278:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800227a:	e02c      	b.n	80022d6 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800227c:	69bb      	ldr	r3, [r7, #24]
 800227e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002282:	d028      	beq.n	80022d6 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002284:	69bb      	ldr	r3, [r7, #24]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d007      	beq.n	800229a <UART_WaitOnFlagUntilTimeout+0x30>
 800228a:	f7fe fc05 	bl	8000a98 <HAL_GetTick>
 800228e:	4602      	mov	r2, r0
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	1ad3      	subs	r3, r2, r3
 8002294:	69ba      	ldr	r2, [r7, #24]
 8002296:	429a      	cmp	r2, r3
 8002298:	d21d      	bcs.n	80022d6 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	68da      	ldr	r2, [r3, #12]
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80022a8:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	695a      	ldr	r2, [r3, #20]
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f022 0201 	bic.w	r2, r2, #1
 80022b8:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	2220      	movs	r2, #32
 80022be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	2220      	movs	r2, #32
 80022c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	2200      	movs	r2, #0
 80022ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80022d2:	2303      	movs	r3, #3
 80022d4:	e00f      	b.n	80022f6 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	681a      	ldr	r2, [r3, #0]
 80022dc:	68bb      	ldr	r3, [r7, #8]
 80022de:	4013      	ands	r3, r2
 80022e0:	68ba      	ldr	r2, [r7, #8]
 80022e2:	429a      	cmp	r2, r3
 80022e4:	bf0c      	ite	eq
 80022e6:	2301      	moveq	r3, #1
 80022e8:	2300      	movne	r3, #0
 80022ea:	b2db      	uxtb	r3, r3
 80022ec:	461a      	mov	r2, r3
 80022ee:	79fb      	ldrb	r3, [r7, #7]
 80022f0:	429a      	cmp	r2, r3
 80022f2:	d0c3      	beq.n	800227c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80022f4:	2300      	movs	r3, #0
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	3710      	adds	r7, #16
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}

080022fe <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80022fe:	b480      	push	{r7}
 8002300:	b085      	sub	sp, #20
 8002302:	af00      	add	r7, sp, #0
 8002304:	60f8      	str	r0, [r7, #12]
 8002306:	60b9      	str	r1, [r7, #8]
 8002308:	4613      	mov	r3, r2
 800230a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	68ba      	ldr	r2, [r7, #8]
 8002310:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	88fa      	ldrh	r2, [r7, #6]
 8002316:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	88fa      	ldrh	r2, [r7, #6]
 800231c:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	2200      	movs	r2, #0
 8002322:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	2222      	movs	r2, #34	; 0x22
 8002328:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	2200      	movs	r2, #0
 8002330:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	68da      	ldr	r2, [r3, #12]
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002342:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	695a      	ldr	r2, [r3, #20]
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f042 0201 	orr.w	r2, r2, #1
 8002352:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	68da      	ldr	r2, [r3, #12]
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f042 0220 	orr.w	r2, r2, #32
 8002362:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8002364:	2300      	movs	r3, #0
}
 8002366:	4618      	mov	r0, r3
 8002368:	3714      	adds	r7, #20
 800236a:	46bd      	mov	sp, r7
 800236c:	bc80      	pop	{r7}
 800236e:	4770      	bx	lr

08002370 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002370:	b480      	push	{r7}
 8002372:	b083      	sub	sp, #12
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	68da      	ldr	r2, [r3, #12]
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002386:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	695a      	ldr	r2, [r3, #20]
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f022 0201 	bic.w	r2, r2, #1
 8002396:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800239c:	2b01      	cmp	r3, #1
 800239e:	d107      	bne.n	80023b0 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	68da      	ldr	r2, [r3, #12]
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f022 0210 	bic.w	r2, r2, #16
 80023ae:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2220      	movs	r2, #32
 80023b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	2200      	movs	r2, #0
 80023bc:	631a      	str	r2, [r3, #48]	; 0x30
}
 80023be:	bf00      	nop
 80023c0:	370c      	adds	r7, #12
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bc80      	pop	{r7}
 80023c6:	4770      	bx	lr

080023c8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b084      	sub	sp, #16
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023d4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	2200      	movs	r2, #0
 80023da:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	2200      	movs	r2, #0
 80023e0:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80023e2:	68f8      	ldr	r0, [r7, #12]
 80023e4:	f7ff ff2d 	bl	8002242 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80023e8:	bf00      	nop
 80023ea:	3710      	adds	r7, #16
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bd80      	pop	{r7, pc}

080023f0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80023f0:	b480      	push	{r7}
 80023f2:	b085      	sub	sp, #20
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80023fe:	b2db      	uxtb	r3, r3
 8002400:	2b21      	cmp	r3, #33	; 0x21
 8002402:	d13e      	bne.n	8002482 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	689b      	ldr	r3, [r3, #8]
 8002408:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800240c:	d114      	bne.n	8002438 <UART_Transmit_IT+0x48>
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	691b      	ldr	r3, [r3, #16]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d110      	bne.n	8002438 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	6a1b      	ldr	r3, [r3, #32]
 800241a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	881b      	ldrh	r3, [r3, #0]
 8002420:	461a      	mov	r2, r3
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800242a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6a1b      	ldr	r3, [r3, #32]
 8002430:	1c9a      	adds	r2, r3, #2
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	621a      	str	r2, [r3, #32]
 8002436:	e008      	b.n	800244a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6a1b      	ldr	r3, [r3, #32]
 800243c:	1c59      	adds	r1, r3, #1
 800243e:	687a      	ldr	r2, [r7, #4]
 8002440:	6211      	str	r1, [r2, #32]
 8002442:	781a      	ldrb	r2, [r3, #0]
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800244e:	b29b      	uxth	r3, r3
 8002450:	3b01      	subs	r3, #1
 8002452:	b29b      	uxth	r3, r3
 8002454:	687a      	ldr	r2, [r7, #4]
 8002456:	4619      	mov	r1, r3
 8002458:	84d1      	strh	r1, [r2, #38]	; 0x26
 800245a:	2b00      	cmp	r3, #0
 800245c:	d10f      	bne.n	800247e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	68da      	ldr	r2, [r3, #12]
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800246c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	68da      	ldr	r2, [r3, #12]
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800247c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800247e:	2300      	movs	r3, #0
 8002480:	e000      	b.n	8002484 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002482:	2302      	movs	r3, #2
  }
}
 8002484:	4618      	mov	r0, r3
 8002486:	3714      	adds	r7, #20
 8002488:	46bd      	mov	sp, r7
 800248a:	bc80      	pop	{r7}
 800248c:	4770      	bx	lr

0800248e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800248e:	b580      	push	{r7, lr}
 8002490:	b082      	sub	sp, #8
 8002492:	af00      	add	r7, sp, #0
 8002494:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	68da      	ldr	r2, [r3, #12]
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80024a4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	2220      	movs	r2, #32
 80024aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80024ae:	6878      	ldr	r0, [r7, #4]
 80024b0:	f7ff febe 	bl	8002230 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80024b4:	2300      	movs	r3, #0
}
 80024b6:	4618      	mov	r0, r3
 80024b8:	3708      	adds	r7, #8
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}

080024be <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80024be:	b580      	push	{r7, lr}
 80024c0:	b086      	sub	sp, #24
 80024c2:	af00      	add	r7, sp, #0
 80024c4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80024cc:	b2db      	uxtb	r3, r3
 80024ce:	2b22      	cmp	r3, #34	; 0x22
 80024d0:	f040 8099 	bne.w	8002606 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	689b      	ldr	r3, [r3, #8]
 80024d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80024dc:	d117      	bne.n	800250e <UART_Receive_IT+0x50>
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	691b      	ldr	r3, [r3, #16]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d113      	bne.n	800250e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80024e6:	2300      	movs	r3, #0
 80024e8:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024ee:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	685b      	ldr	r3, [r3, #4]
 80024f6:	b29b      	uxth	r3, r3
 80024f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80024fc:	b29a      	uxth	r2, r3
 80024fe:	693b      	ldr	r3, [r7, #16]
 8002500:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002506:	1c9a      	adds	r2, r3, #2
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	629a      	str	r2, [r3, #40]	; 0x28
 800250c:	e026      	b.n	800255c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002512:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8002514:	2300      	movs	r3, #0
 8002516:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	689b      	ldr	r3, [r3, #8]
 800251c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002520:	d007      	beq.n	8002532 <UART_Receive_IT+0x74>
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	689b      	ldr	r3, [r3, #8]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d10a      	bne.n	8002540 <UART_Receive_IT+0x82>
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	691b      	ldr	r3, [r3, #16]
 800252e:	2b00      	cmp	r3, #0
 8002530:	d106      	bne.n	8002540 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	b2da      	uxtb	r2, r3
 800253a:	697b      	ldr	r3, [r7, #20]
 800253c:	701a      	strb	r2, [r3, #0]
 800253e:	e008      	b.n	8002552 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	685b      	ldr	r3, [r3, #4]
 8002546:	b2db      	uxtb	r3, r3
 8002548:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800254c:	b2da      	uxtb	r2, r3
 800254e:	697b      	ldr	r3, [r7, #20]
 8002550:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002556:	1c5a      	adds	r2, r3, #1
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002560:	b29b      	uxth	r3, r3
 8002562:	3b01      	subs	r3, #1
 8002564:	b29b      	uxth	r3, r3
 8002566:	687a      	ldr	r2, [r7, #4]
 8002568:	4619      	mov	r1, r3
 800256a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800256c:	2b00      	cmp	r3, #0
 800256e:	d148      	bne.n	8002602 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	68da      	ldr	r2, [r3, #12]
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f022 0220 	bic.w	r2, r2, #32
 800257e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	68da      	ldr	r2, [r3, #12]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800258e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	695a      	ldr	r2, [r3, #20]
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f022 0201 	bic.w	r2, r2, #1
 800259e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2220      	movs	r2, #32
 80025a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ac:	2b01      	cmp	r3, #1
 80025ae:	d123      	bne.n	80025f8 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2200      	movs	r2, #0
 80025b4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	68da      	ldr	r2, [r3, #12]
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f022 0210 	bic.w	r2, r2, #16
 80025c4:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f003 0310 	and.w	r3, r3, #16
 80025d0:	2b10      	cmp	r3, #16
 80025d2:	d10a      	bne.n	80025ea <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80025d4:	2300      	movs	r3, #0
 80025d6:	60fb      	str	r3, [r7, #12]
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	60fb      	str	r3, [r7, #12]
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	685b      	ldr	r3, [r3, #4]
 80025e6:	60fb      	str	r3, [r7, #12]
 80025e8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80025ee:	4619      	mov	r1, r3
 80025f0:	6878      	ldr	r0, [r7, #4]
 80025f2:	f7ff fe2f 	bl	8002254 <HAL_UARTEx_RxEventCallback>
 80025f6:	e002      	b.n	80025fe <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 80025f8:	6878      	ldr	r0, [r7, #4]
 80025fa:	f7fd ff8f 	bl	800051c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80025fe:	2300      	movs	r3, #0
 8002600:	e002      	b.n	8002608 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8002602:	2300      	movs	r3, #0
 8002604:	e000      	b.n	8002608 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8002606:	2302      	movs	r3, #2
  }
}
 8002608:	4618      	mov	r0, r3
 800260a:	3718      	adds	r7, #24
 800260c:	46bd      	mov	sp, r7
 800260e:	bd80      	pop	{r7, pc}

08002610 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b084      	sub	sp, #16
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	691b      	ldr	r3, [r3, #16]
 800261e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	68da      	ldr	r2, [r3, #12]
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	430a      	orrs	r2, r1
 800262c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	689a      	ldr	r2, [r3, #8]
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	691b      	ldr	r3, [r3, #16]
 8002636:	431a      	orrs	r2, r3
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	695b      	ldr	r3, [r3, #20]
 800263c:	4313      	orrs	r3, r2
 800263e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	68db      	ldr	r3, [r3, #12]
 8002646:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800264a:	f023 030c 	bic.w	r3, r3, #12
 800264e:	687a      	ldr	r2, [r7, #4]
 8002650:	6812      	ldr	r2, [r2, #0]
 8002652:	68b9      	ldr	r1, [r7, #8]
 8002654:	430b      	orrs	r3, r1
 8002656:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	695b      	ldr	r3, [r3, #20]
 800265e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	699a      	ldr	r2, [r3, #24]
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	430a      	orrs	r2, r1
 800266c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	4a2c      	ldr	r2, [pc, #176]	; (8002724 <UART_SetConfig+0x114>)
 8002674:	4293      	cmp	r3, r2
 8002676:	d103      	bne.n	8002680 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002678:	f7ff faee 	bl	8001c58 <HAL_RCC_GetPCLK2Freq>
 800267c:	60f8      	str	r0, [r7, #12]
 800267e:	e002      	b.n	8002686 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002680:	f7ff fad6 	bl	8001c30 <HAL_RCC_GetPCLK1Freq>
 8002684:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002686:	68fa      	ldr	r2, [r7, #12]
 8002688:	4613      	mov	r3, r2
 800268a:	009b      	lsls	r3, r3, #2
 800268c:	4413      	add	r3, r2
 800268e:	009a      	lsls	r2, r3, #2
 8002690:	441a      	add	r2, r3
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	009b      	lsls	r3, r3, #2
 8002698:	fbb2 f3f3 	udiv	r3, r2, r3
 800269c:	4a22      	ldr	r2, [pc, #136]	; (8002728 <UART_SetConfig+0x118>)
 800269e:	fba2 2303 	umull	r2, r3, r2, r3
 80026a2:	095b      	lsrs	r3, r3, #5
 80026a4:	0119      	lsls	r1, r3, #4
 80026a6:	68fa      	ldr	r2, [r7, #12]
 80026a8:	4613      	mov	r3, r2
 80026aa:	009b      	lsls	r3, r3, #2
 80026ac:	4413      	add	r3, r2
 80026ae:	009a      	lsls	r2, r3, #2
 80026b0:	441a      	add	r2, r3
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	685b      	ldr	r3, [r3, #4]
 80026b6:	009b      	lsls	r3, r3, #2
 80026b8:	fbb2 f2f3 	udiv	r2, r2, r3
 80026bc:	4b1a      	ldr	r3, [pc, #104]	; (8002728 <UART_SetConfig+0x118>)
 80026be:	fba3 0302 	umull	r0, r3, r3, r2
 80026c2:	095b      	lsrs	r3, r3, #5
 80026c4:	2064      	movs	r0, #100	; 0x64
 80026c6:	fb00 f303 	mul.w	r3, r0, r3
 80026ca:	1ad3      	subs	r3, r2, r3
 80026cc:	011b      	lsls	r3, r3, #4
 80026ce:	3332      	adds	r3, #50	; 0x32
 80026d0:	4a15      	ldr	r2, [pc, #84]	; (8002728 <UART_SetConfig+0x118>)
 80026d2:	fba2 2303 	umull	r2, r3, r2, r3
 80026d6:	095b      	lsrs	r3, r3, #5
 80026d8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80026dc:	4419      	add	r1, r3
 80026de:	68fa      	ldr	r2, [r7, #12]
 80026e0:	4613      	mov	r3, r2
 80026e2:	009b      	lsls	r3, r3, #2
 80026e4:	4413      	add	r3, r2
 80026e6:	009a      	lsls	r2, r3, #2
 80026e8:	441a      	add	r2, r3
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	009b      	lsls	r3, r3, #2
 80026f0:	fbb2 f2f3 	udiv	r2, r2, r3
 80026f4:	4b0c      	ldr	r3, [pc, #48]	; (8002728 <UART_SetConfig+0x118>)
 80026f6:	fba3 0302 	umull	r0, r3, r3, r2
 80026fa:	095b      	lsrs	r3, r3, #5
 80026fc:	2064      	movs	r0, #100	; 0x64
 80026fe:	fb00 f303 	mul.w	r3, r0, r3
 8002702:	1ad3      	subs	r3, r2, r3
 8002704:	011b      	lsls	r3, r3, #4
 8002706:	3332      	adds	r3, #50	; 0x32
 8002708:	4a07      	ldr	r2, [pc, #28]	; (8002728 <UART_SetConfig+0x118>)
 800270a:	fba2 2303 	umull	r2, r3, r2, r3
 800270e:	095b      	lsrs	r3, r3, #5
 8002710:	f003 020f 	and.w	r2, r3, #15
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	440a      	add	r2, r1
 800271a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800271c:	bf00      	nop
 800271e:	3710      	adds	r7, #16
 8002720:	46bd      	mov	sp, r7
 8002722:	bd80      	pop	{r7, pc}
 8002724:	40013800 	.word	0x40013800
 8002728:	51eb851f 	.word	0x51eb851f

0800272c <__errno>:
 800272c:	4b01      	ldr	r3, [pc, #4]	; (8002734 <__errno+0x8>)
 800272e:	6818      	ldr	r0, [r3, #0]
 8002730:	4770      	bx	lr
 8002732:	bf00      	nop
 8002734:	20000020 	.word	0x20000020

08002738 <__libc_init_array>:
 8002738:	b570      	push	{r4, r5, r6, lr}
 800273a:	2600      	movs	r6, #0
 800273c:	4d0c      	ldr	r5, [pc, #48]	; (8002770 <__libc_init_array+0x38>)
 800273e:	4c0d      	ldr	r4, [pc, #52]	; (8002774 <__libc_init_array+0x3c>)
 8002740:	1b64      	subs	r4, r4, r5
 8002742:	10a4      	asrs	r4, r4, #2
 8002744:	42a6      	cmp	r6, r4
 8002746:	d109      	bne.n	800275c <__libc_init_array+0x24>
 8002748:	f000 fce4 	bl	8003114 <_init>
 800274c:	2600      	movs	r6, #0
 800274e:	4d0a      	ldr	r5, [pc, #40]	; (8002778 <__libc_init_array+0x40>)
 8002750:	4c0a      	ldr	r4, [pc, #40]	; (800277c <__libc_init_array+0x44>)
 8002752:	1b64      	subs	r4, r4, r5
 8002754:	10a4      	asrs	r4, r4, #2
 8002756:	42a6      	cmp	r6, r4
 8002758:	d105      	bne.n	8002766 <__libc_init_array+0x2e>
 800275a:	bd70      	pop	{r4, r5, r6, pc}
 800275c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002760:	4798      	blx	r3
 8002762:	3601      	adds	r6, #1
 8002764:	e7ee      	b.n	8002744 <__libc_init_array+0xc>
 8002766:	f855 3b04 	ldr.w	r3, [r5], #4
 800276a:	4798      	blx	r3
 800276c:	3601      	adds	r6, #1
 800276e:	e7f2      	b.n	8002756 <__libc_init_array+0x1e>
 8002770:	080031ec 	.word	0x080031ec
 8002774:	080031ec 	.word	0x080031ec
 8002778:	080031ec 	.word	0x080031ec
 800277c:	080031f0 	.word	0x080031f0

08002780 <memset>:
 8002780:	4603      	mov	r3, r0
 8002782:	4402      	add	r2, r0
 8002784:	4293      	cmp	r3, r2
 8002786:	d100      	bne.n	800278a <memset+0xa>
 8002788:	4770      	bx	lr
 800278a:	f803 1b01 	strb.w	r1, [r3], #1
 800278e:	e7f9      	b.n	8002784 <memset+0x4>

08002790 <_puts_r>:
 8002790:	b570      	push	{r4, r5, r6, lr}
 8002792:	460e      	mov	r6, r1
 8002794:	4605      	mov	r5, r0
 8002796:	b118      	cbz	r0, 80027a0 <_puts_r+0x10>
 8002798:	6983      	ldr	r3, [r0, #24]
 800279a:	b90b      	cbnz	r3, 80027a0 <_puts_r+0x10>
 800279c:	f000 fa48 	bl	8002c30 <__sinit>
 80027a0:	69ab      	ldr	r3, [r5, #24]
 80027a2:	68ac      	ldr	r4, [r5, #8]
 80027a4:	b913      	cbnz	r3, 80027ac <_puts_r+0x1c>
 80027a6:	4628      	mov	r0, r5
 80027a8:	f000 fa42 	bl	8002c30 <__sinit>
 80027ac:	4b2c      	ldr	r3, [pc, #176]	; (8002860 <_puts_r+0xd0>)
 80027ae:	429c      	cmp	r4, r3
 80027b0:	d120      	bne.n	80027f4 <_puts_r+0x64>
 80027b2:	686c      	ldr	r4, [r5, #4]
 80027b4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80027b6:	07db      	lsls	r3, r3, #31
 80027b8:	d405      	bmi.n	80027c6 <_puts_r+0x36>
 80027ba:	89a3      	ldrh	r3, [r4, #12]
 80027bc:	0598      	lsls	r0, r3, #22
 80027be:	d402      	bmi.n	80027c6 <_puts_r+0x36>
 80027c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80027c2:	f000 fad3 	bl	8002d6c <__retarget_lock_acquire_recursive>
 80027c6:	89a3      	ldrh	r3, [r4, #12]
 80027c8:	0719      	lsls	r1, r3, #28
 80027ca:	d51d      	bpl.n	8002808 <_puts_r+0x78>
 80027cc:	6923      	ldr	r3, [r4, #16]
 80027ce:	b1db      	cbz	r3, 8002808 <_puts_r+0x78>
 80027d0:	3e01      	subs	r6, #1
 80027d2:	68a3      	ldr	r3, [r4, #8]
 80027d4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80027d8:	3b01      	subs	r3, #1
 80027da:	60a3      	str	r3, [r4, #8]
 80027dc:	bb39      	cbnz	r1, 800282e <_puts_r+0x9e>
 80027de:	2b00      	cmp	r3, #0
 80027e0:	da38      	bge.n	8002854 <_puts_r+0xc4>
 80027e2:	4622      	mov	r2, r4
 80027e4:	210a      	movs	r1, #10
 80027e6:	4628      	mov	r0, r5
 80027e8:	f000 f848 	bl	800287c <__swbuf_r>
 80027ec:	3001      	adds	r0, #1
 80027ee:	d011      	beq.n	8002814 <_puts_r+0x84>
 80027f0:	250a      	movs	r5, #10
 80027f2:	e011      	b.n	8002818 <_puts_r+0x88>
 80027f4:	4b1b      	ldr	r3, [pc, #108]	; (8002864 <_puts_r+0xd4>)
 80027f6:	429c      	cmp	r4, r3
 80027f8:	d101      	bne.n	80027fe <_puts_r+0x6e>
 80027fa:	68ac      	ldr	r4, [r5, #8]
 80027fc:	e7da      	b.n	80027b4 <_puts_r+0x24>
 80027fe:	4b1a      	ldr	r3, [pc, #104]	; (8002868 <_puts_r+0xd8>)
 8002800:	429c      	cmp	r4, r3
 8002802:	bf08      	it	eq
 8002804:	68ec      	ldreq	r4, [r5, #12]
 8002806:	e7d5      	b.n	80027b4 <_puts_r+0x24>
 8002808:	4621      	mov	r1, r4
 800280a:	4628      	mov	r0, r5
 800280c:	f000 f888 	bl	8002920 <__swsetup_r>
 8002810:	2800      	cmp	r0, #0
 8002812:	d0dd      	beq.n	80027d0 <_puts_r+0x40>
 8002814:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8002818:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800281a:	07da      	lsls	r2, r3, #31
 800281c:	d405      	bmi.n	800282a <_puts_r+0x9a>
 800281e:	89a3      	ldrh	r3, [r4, #12]
 8002820:	059b      	lsls	r3, r3, #22
 8002822:	d402      	bmi.n	800282a <_puts_r+0x9a>
 8002824:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002826:	f000 faa2 	bl	8002d6e <__retarget_lock_release_recursive>
 800282a:	4628      	mov	r0, r5
 800282c:	bd70      	pop	{r4, r5, r6, pc}
 800282e:	2b00      	cmp	r3, #0
 8002830:	da04      	bge.n	800283c <_puts_r+0xac>
 8002832:	69a2      	ldr	r2, [r4, #24]
 8002834:	429a      	cmp	r2, r3
 8002836:	dc06      	bgt.n	8002846 <_puts_r+0xb6>
 8002838:	290a      	cmp	r1, #10
 800283a:	d004      	beq.n	8002846 <_puts_r+0xb6>
 800283c:	6823      	ldr	r3, [r4, #0]
 800283e:	1c5a      	adds	r2, r3, #1
 8002840:	6022      	str	r2, [r4, #0]
 8002842:	7019      	strb	r1, [r3, #0]
 8002844:	e7c5      	b.n	80027d2 <_puts_r+0x42>
 8002846:	4622      	mov	r2, r4
 8002848:	4628      	mov	r0, r5
 800284a:	f000 f817 	bl	800287c <__swbuf_r>
 800284e:	3001      	adds	r0, #1
 8002850:	d1bf      	bne.n	80027d2 <_puts_r+0x42>
 8002852:	e7df      	b.n	8002814 <_puts_r+0x84>
 8002854:	250a      	movs	r5, #10
 8002856:	6823      	ldr	r3, [r4, #0]
 8002858:	1c5a      	adds	r2, r3, #1
 800285a:	6022      	str	r2, [r4, #0]
 800285c:	701d      	strb	r5, [r3, #0]
 800285e:	e7db      	b.n	8002818 <_puts_r+0x88>
 8002860:	080031a4 	.word	0x080031a4
 8002864:	080031c4 	.word	0x080031c4
 8002868:	08003184 	.word	0x08003184

0800286c <puts>:
 800286c:	4b02      	ldr	r3, [pc, #8]	; (8002878 <puts+0xc>)
 800286e:	4601      	mov	r1, r0
 8002870:	6818      	ldr	r0, [r3, #0]
 8002872:	f7ff bf8d 	b.w	8002790 <_puts_r>
 8002876:	bf00      	nop
 8002878:	20000020 	.word	0x20000020

0800287c <__swbuf_r>:
 800287c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800287e:	460e      	mov	r6, r1
 8002880:	4614      	mov	r4, r2
 8002882:	4605      	mov	r5, r0
 8002884:	b118      	cbz	r0, 800288e <__swbuf_r+0x12>
 8002886:	6983      	ldr	r3, [r0, #24]
 8002888:	b90b      	cbnz	r3, 800288e <__swbuf_r+0x12>
 800288a:	f000 f9d1 	bl	8002c30 <__sinit>
 800288e:	4b21      	ldr	r3, [pc, #132]	; (8002914 <__swbuf_r+0x98>)
 8002890:	429c      	cmp	r4, r3
 8002892:	d12b      	bne.n	80028ec <__swbuf_r+0x70>
 8002894:	686c      	ldr	r4, [r5, #4]
 8002896:	69a3      	ldr	r3, [r4, #24]
 8002898:	60a3      	str	r3, [r4, #8]
 800289a:	89a3      	ldrh	r3, [r4, #12]
 800289c:	071a      	lsls	r2, r3, #28
 800289e:	d52f      	bpl.n	8002900 <__swbuf_r+0x84>
 80028a0:	6923      	ldr	r3, [r4, #16]
 80028a2:	b36b      	cbz	r3, 8002900 <__swbuf_r+0x84>
 80028a4:	6923      	ldr	r3, [r4, #16]
 80028a6:	6820      	ldr	r0, [r4, #0]
 80028a8:	b2f6      	uxtb	r6, r6
 80028aa:	1ac0      	subs	r0, r0, r3
 80028ac:	6963      	ldr	r3, [r4, #20]
 80028ae:	4637      	mov	r7, r6
 80028b0:	4283      	cmp	r3, r0
 80028b2:	dc04      	bgt.n	80028be <__swbuf_r+0x42>
 80028b4:	4621      	mov	r1, r4
 80028b6:	4628      	mov	r0, r5
 80028b8:	f000 f926 	bl	8002b08 <_fflush_r>
 80028bc:	bb30      	cbnz	r0, 800290c <__swbuf_r+0x90>
 80028be:	68a3      	ldr	r3, [r4, #8]
 80028c0:	3001      	adds	r0, #1
 80028c2:	3b01      	subs	r3, #1
 80028c4:	60a3      	str	r3, [r4, #8]
 80028c6:	6823      	ldr	r3, [r4, #0]
 80028c8:	1c5a      	adds	r2, r3, #1
 80028ca:	6022      	str	r2, [r4, #0]
 80028cc:	701e      	strb	r6, [r3, #0]
 80028ce:	6963      	ldr	r3, [r4, #20]
 80028d0:	4283      	cmp	r3, r0
 80028d2:	d004      	beq.n	80028de <__swbuf_r+0x62>
 80028d4:	89a3      	ldrh	r3, [r4, #12]
 80028d6:	07db      	lsls	r3, r3, #31
 80028d8:	d506      	bpl.n	80028e8 <__swbuf_r+0x6c>
 80028da:	2e0a      	cmp	r6, #10
 80028dc:	d104      	bne.n	80028e8 <__swbuf_r+0x6c>
 80028de:	4621      	mov	r1, r4
 80028e0:	4628      	mov	r0, r5
 80028e2:	f000 f911 	bl	8002b08 <_fflush_r>
 80028e6:	b988      	cbnz	r0, 800290c <__swbuf_r+0x90>
 80028e8:	4638      	mov	r0, r7
 80028ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80028ec:	4b0a      	ldr	r3, [pc, #40]	; (8002918 <__swbuf_r+0x9c>)
 80028ee:	429c      	cmp	r4, r3
 80028f0:	d101      	bne.n	80028f6 <__swbuf_r+0x7a>
 80028f2:	68ac      	ldr	r4, [r5, #8]
 80028f4:	e7cf      	b.n	8002896 <__swbuf_r+0x1a>
 80028f6:	4b09      	ldr	r3, [pc, #36]	; (800291c <__swbuf_r+0xa0>)
 80028f8:	429c      	cmp	r4, r3
 80028fa:	bf08      	it	eq
 80028fc:	68ec      	ldreq	r4, [r5, #12]
 80028fe:	e7ca      	b.n	8002896 <__swbuf_r+0x1a>
 8002900:	4621      	mov	r1, r4
 8002902:	4628      	mov	r0, r5
 8002904:	f000 f80c 	bl	8002920 <__swsetup_r>
 8002908:	2800      	cmp	r0, #0
 800290a:	d0cb      	beq.n	80028a4 <__swbuf_r+0x28>
 800290c:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8002910:	e7ea      	b.n	80028e8 <__swbuf_r+0x6c>
 8002912:	bf00      	nop
 8002914:	080031a4 	.word	0x080031a4
 8002918:	080031c4 	.word	0x080031c4
 800291c:	08003184 	.word	0x08003184

08002920 <__swsetup_r>:
 8002920:	4b32      	ldr	r3, [pc, #200]	; (80029ec <__swsetup_r+0xcc>)
 8002922:	b570      	push	{r4, r5, r6, lr}
 8002924:	681d      	ldr	r5, [r3, #0]
 8002926:	4606      	mov	r6, r0
 8002928:	460c      	mov	r4, r1
 800292a:	b125      	cbz	r5, 8002936 <__swsetup_r+0x16>
 800292c:	69ab      	ldr	r3, [r5, #24]
 800292e:	b913      	cbnz	r3, 8002936 <__swsetup_r+0x16>
 8002930:	4628      	mov	r0, r5
 8002932:	f000 f97d 	bl	8002c30 <__sinit>
 8002936:	4b2e      	ldr	r3, [pc, #184]	; (80029f0 <__swsetup_r+0xd0>)
 8002938:	429c      	cmp	r4, r3
 800293a:	d10f      	bne.n	800295c <__swsetup_r+0x3c>
 800293c:	686c      	ldr	r4, [r5, #4]
 800293e:	89a3      	ldrh	r3, [r4, #12]
 8002940:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002944:	0719      	lsls	r1, r3, #28
 8002946:	d42c      	bmi.n	80029a2 <__swsetup_r+0x82>
 8002948:	06dd      	lsls	r5, r3, #27
 800294a:	d411      	bmi.n	8002970 <__swsetup_r+0x50>
 800294c:	2309      	movs	r3, #9
 800294e:	6033      	str	r3, [r6, #0]
 8002950:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8002954:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002958:	81a3      	strh	r3, [r4, #12]
 800295a:	e03e      	b.n	80029da <__swsetup_r+0xba>
 800295c:	4b25      	ldr	r3, [pc, #148]	; (80029f4 <__swsetup_r+0xd4>)
 800295e:	429c      	cmp	r4, r3
 8002960:	d101      	bne.n	8002966 <__swsetup_r+0x46>
 8002962:	68ac      	ldr	r4, [r5, #8]
 8002964:	e7eb      	b.n	800293e <__swsetup_r+0x1e>
 8002966:	4b24      	ldr	r3, [pc, #144]	; (80029f8 <__swsetup_r+0xd8>)
 8002968:	429c      	cmp	r4, r3
 800296a:	bf08      	it	eq
 800296c:	68ec      	ldreq	r4, [r5, #12]
 800296e:	e7e6      	b.n	800293e <__swsetup_r+0x1e>
 8002970:	0758      	lsls	r0, r3, #29
 8002972:	d512      	bpl.n	800299a <__swsetup_r+0x7a>
 8002974:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002976:	b141      	cbz	r1, 800298a <__swsetup_r+0x6a>
 8002978:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800297c:	4299      	cmp	r1, r3
 800297e:	d002      	beq.n	8002986 <__swsetup_r+0x66>
 8002980:	4630      	mov	r0, r6
 8002982:	f000 fa59 	bl	8002e38 <_free_r>
 8002986:	2300      	movs	r3, #0
 8002988:	6363      	str	r3, [r4, #52]	; 0x34
 800298a:	89a3      	ldrh	r3, [r4, #12]
 800298c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002990:	81a3      	strh	r3, [r4, #12]
 8002992:	2300      	movs	r3, #0
 8002994:	6063      	str	r3, [r4, #4]
 8002996:	6923      	ldr	r3, [r4, #16]
 8002998:	6023      	str	r3, [r4, #0]
 800299a:	89a3      	ldrh	r3, [r4, #12]
 800299c:	f043 0308 	orr.w	r3, r3, #8
 80029a0:	81a3      	strh	r3, [r4, #12]
 80029a2:	6923      	ldr	r3, [r4, #16]
 80029a4:	b94b      	cbnz	r3, 80029ba <__swsetup_r+0x9a>
 80029a6:	89a3      	ldrh	r3, [r4, #12]
 80029a8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80029ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80029b0:	d003      	beq.n	80029ba <__swsetup_r+0x9a>
 80029b2:	4621      	mov	r1, r4
 80029b4:	4630      	mov	r0, r6
 80029b6:	f000 f9ff 	bl	8002db8 <__smakebuf_r>
 80029ba:	89a0      	ldrh	r0, [r4, #12]
 80029bc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80029c0:	f010 0301 	ands.w	r3, r0, #1
 80029c4:	d00a      	beq.n	80029dc <__swsetup_r+0xbc>
 80029c6:	2300      	movs	r3, #0
 80029c8:	60a3      	str	r3, [r4, #8]
 80029ca:	6963      	ldr	r3, [r4, #20]
 80029cc:	425b      	negs	r3, r3
 80029ce:	61a3      	str	r3, [r4, #24]
 80029d0:	6923      	ldr	r3, [r4, #16]
 80029d2:	b943      	cbnz	r3, 80029e6 <__swsetup_r+0xc6>
 80029d4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80029d8:	d1ba      	bne.n	8002950 <__swsetup_r+0x30>
 80029da:	bd70      	pop	{r4, r5, r6, pc}
 80029dc:	0781      	lsls	r1, r0, #30
 80029de:	bf58      	it	pl
 80029e0:	6963      	ldrpl	r3, [r4, #20]
 80029e2:	60a3      	str	r3, [r4, #8]
 80029e4:	e7f4      	b.n	80029d0 <__swsetup_r+0xb0>
 80029e6:	2000      	movs	r0, #0
 80029e8:	e7f7      	b.n	80029da <__swsetup_r+0xba>
 80029ea:	bf00      	nop
 80029ec:	20000020 	.word	0x20000020
 80029f0:	080031a4 	.word	0x080031a4
 80029f4:	080031c4 	.word	0x080031c4
 80029f8:	08003184 	.word	0x08003184

080029fc <__sflush_r>:
 80029fc:	898a      	ldrh	r2, [r1, #12]
 80029fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002a02:	4605      	mov	r5, r0
 8002a04:	0710      	lsls	r0, r2, #28
 8002a06:	460c      	mov	r4, r1
 8002a08:	d458      	bmi.n	8002abc <__sflush_r+0xc0>
 8002a0a:	684b      	ldr	r3, [r1, #4]
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	dc05      	bgt.n	8002a1c <__sflush_r+0x20>
 8002a10:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	dc02      	bgt.n	8002a1c <__sflush_r+0x20>
 8002a16:	2000      	movs	r0, #0
 8002a18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002a1c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002a1e:	2e00      	cmp	r6, #0
 8002a20:	d0f9      	beq.n	8002a16 <__sflush_r+0x1a>
 8002a22:	2300      	movs	r3, #0
 8002a24:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002a28:	682f      	ldr	r7, [r5, #0]
 8002a2a:	602b      	str	r3, [r5, #0]
 8002a2c:	d032      	beq.n	8002a94 <__sflush_r+0x98>
 8002a2e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002a30:	89a3      	ldrh	r3, [r4, #12]
 8002a32:	075a      	lsls	r2, r3, #29
 8002a34:	d505      	bpl.n	8002a42 <__sflush_r+0x46>
 8002a36:	6863      	ldr	r3, [r4, #4]
 8002a38:	1ac0      	subs	r0, r0, r3
 8002a3a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002a3c:	b10b      	cbz	r3, 8002a42 <__sflush_r+0x46>
 8002a3e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002a40:	1ac0      	subs	r0, r0, r3
 8002a42:	2300      	movs	r3, #0
 8002a44:	4602      	mov	r2, r0
 8002a46:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002a48:	4628      	mov	r0, r5
 8002a4a:	6a21      	ldr	r1, [r4, #32]
 8002a4c:	47b0      	blx	r6
 8002a4e:	1c43      	adds	r3, r0, #1
 8002a50:	89a3      	ldrh	r3, [r4, #12]
 8002a52:	d106      	bne.n	8002a62 <__sflush_r+0x66>
 8002a54:	6829      	ldr	r1, [r5, #0]
 8002a56:	291d      	cmp	r1, #29
 8002a58:	d82c      	bhi.n	8002ab4 <__sflush_r+0xb8>
 8002a5a:	4a2a      	ldr	r2, [pc, #168]	; (8002b04 <__sflush_r+0x108>)
 8002a5c:	40ca      	lsrs	r2, r1
 8002a5e:	07d6      	lsls	r6, r2, #31
 8002a60:	d528      	bpl.n	8002ab4 <__sflush_r+0xb8>
 8002a62:	2200      	movs	r2, #0
 8002a64:	6062      	str	r2, [r4, #4]
 8002a66:	6922      	ldr	r2, [r4, #16]
 8002a68:	04d9      	lsls	r1, r3, #19
 8002a6a:	6022      	str	r2, [r4, #0]
 8002a6c:	d504      	bpl.n	8002a78 <__sflush_r+0x7c>
 8002a6e:	1c42      	adds	r2, r0, #1
 8002a70:	d101      	bne.n	8002a76 <__sflush_r+0x7a>
 8002a72:	682b      	ldr	r3, [r5, #0]
 8002a74:	b903      	cbnz	r3, 8002a78 <__sflush_r+0x7c>
 8002a76:	6560      	str	r0, [r4, #84]	; 0x54
 8002a78:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002a7a:	602f      	str	r7, [r5, #0]
 8002a7c:	2900      	cmp	r1, #0
 8002a7e:	d0ca      	beq.n	8002a16 <__sflush_r+0x1a>
 8002a80:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002a84:	4299      	cmp	r1, r3
 8002a86:	d002      	beq.n	8002a8e <__sflush_r+0x92>
 8002a88:	4628      	mov	r0, r5
 8002a8a:	f000 f9d5 	bl	8002e38 <_free_r>
 8002a8e:	2000      	movs	r0, #0
 8002a90:	6360      	str	r0, [r4, #52]	; 0x34
 8002a92:	e7c1      	b.n	8002a18 <__sflush_r+0x1c>
 8002a94:	6a21      	ldr	r1, [r4, #32]
 8002a96:	2301      	movs	r3, #1
 8002a98:	4628      	mov	r0, r5
 8002a9a:	47b0      	blx	r6
 8002a9c:	1c41      	adds	r1, r0, #1
 8002a9e:	d1c7      	bne.n	8002a30 <__sflush_r+0x34>
 8002aa0:	682b      	ldr	r3, [r5, #0]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d0c4      	beq.n	8002a30 <__sflush_r+0x34>
 8002aa6:	2b1d      	cmp	r3, #29
 8002aa8:	d001      	beq.n	8002aae <__sflush_r+0xb2>
 8002aaa:	2b16      	cmp	r3, #22
 8002aac:	d101      	bne.n	8002ab2 <__sflush_r+0xb6>
 8002aae:	602f      	str	r7, [r5, #0]
 8002ab0:	e7b1      	b.n	8002a16 <__sflush_r+0x1a>
 8002ab2:	89a3      	ldrh	r3, [r4, #12]
 8002ab4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002ab8:	81a3      	strh	r3, [r4, #12]
 8002aba:	e7ad      	b.n	8002a18 <__sflush_r+0x1c>
 8002abc:	690f      	ldr	r7, [r1, #16]
 8002abe:	2f00      	cmp	r7, #0
 8002ac0:	d0a9      	beq.n	8002a16 <__sflush_r+0x1a>
 8002ac2:	0793      	lsls	r3, r2, #30
 8002ac4:	bf18      	it	ne
 8002ac6:	2300      	movne	r3, #0
 8002ac8:	680e      	ldr	r6, [r1, #0]
 8002aca:	bf08      	it	eq
 8002acc:	694b      	ldreq	r3, [r1, #20]
 8002ace:	eba6 0807 	sub.w	r8, r6, r7
 8002ad2:	600f      	str	r7, [r1, #0]
 8002ad4:	608b      	str	r3, [r1, #8]
 8002ad6:	f1b8 0f00 	cmp.w	r8, #0
 8002ada:	dd9c      	ble.n	8002a16 <__sflush_r+0x1a>
 8002adc:	4643      	mov	r3, r8
 8002ade:	463a      	mov	r2, r7
 8002ae0:	4628      	mov	r0, r5
 8002ae2:	6a21      	ldr	r1, [r4, #32]
 8002ae4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002ae6:	47b0      	blx	r6
 8002ae8:	2800      	cmp	r0, #0
 8002aea:	dc06      	bgt.n	8002afa <__sflush_r+0xfe>
 8002aec:	89a3      	ldrh	r3, [r4, #12]
 8002aee:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002af2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002af6:	81a3      	strh	r3, [r4, #12]
 8002af8:	e78e      	b.n	8002a18 <__sflush_r+0x1c>
 8002afa:	4407      	add	r7, r0
 8002afc:	eba8 0800 	sub.w	r8, r8, r0
 8002b00:	e7e9      	b.n	8002ad6 <__sflush_r+0xda>
 8002b02:	bf00      	nop
 8002b04:	20400001 	.word	0x20400001

08002b08 <_fflush_r>:
 8002b08:	b538      	push	{r3, r4, r5, lr}
 8002b0a:	690b      	ldr	r3, [r1, #16]
 8002b0c:	4605      	mov	r5, r0
 8002b0e:	460c      	mov	r4, r1
 8002b10:	b913      	cbnz	r3, 8002b18 <_fflush_r+0x10>
 8002b12:	2500      	movs	r5, #0
 8002b14:	4628      	mov	r0, r5
 8002b16:	bd38      	pop	{r3, r4, r5, pc}
 8002b18:	b118      	cbz	r0, 8002b22 <_fflush_r+0x1a>
 8002b1a:	6983      	ldr	r3, [r0, #24]
 8002b1c:	b90b      	cbnz	r3, 8002b22 <_fflush_r+0x1a>
 8002b1e:	f000 f887 	bl	8002c30 <__sinit>
 8002b22:	4b14      	ldr	r3, [pc, #80]	; (8002b74 <_fflush_r+0x6c>)
 8002b24:	429c      	cmp	r4, r3
 8002b26:	d11b      	bne.n	8002b60 <_fflush_r+0x58>
 8002b28:	686c      	ldr	r4, [r5, #4]
 8002b2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d0ef      	beq.n	8002b12 <_fflush_r+0xa>
 8002b32:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002b34:	07d0      	lsls	r0, r2, #31
 8002b36:	d404      	bmi.n	8002b42 <_fflush_r+0x3a>
 8002b38:	0599      	lsls	r1, r3, #22
 8002b3a:	d402      	bmi.n	8002b42 <_fflush_r+0x3a>
 8002b3c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002b3e:	f000 f915 	bl	8002d6c <__retarget_lock_acquire_recursive>
 8002b42:	4628      	mov	r0, r5
 8002b44:	4621      	mov	r1, r4
 8002b46:	f7ff ff59 	bl	80029fc <__sflush_r>
 8002b4a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002b4c:	4605      	mov	r5, r0
 8002b4e:	07da      	lsls	r2, r3, #31
 8002b50:	d4e0      	bmi.n	8002b14 <_fflush_r+0xc>
 8002b52:	89a3      	ldrh	r3, [r4, #12]
 8002b54:	059b      	lsls	r3, r3, #22
 8002b56:	d4dd      	bmi.n	8002b14 <_fflush_r+0xc>
 8002b58:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002b5a:	f000 f908 	bl	8002d6e <__retarget_lock_release_recursive>
 8002b5e:	e7d9      	b.n	8002b14 <_fflush_r+0xc>
 8002b60:	4b05      	ldr	r3, [pc, #20]	; (8002b78 <_fflush_r+0x70>)
 8002b62:	429c      	cmp	r4, r3
 8002b64:	d101      	bne.n	8002b6a <_fflush_r+0x62>
 8002b66:	68ac      	ldr	r4, [r5, #8]
 8002b68:	e7df      	b.n	8002b2a <_fflush_r+0x22>
 8002b6a:	4b04      	ldr	r3, [pc, #16]	; (8002b7c <_fflush_r+0x74>)
 8002b6c:	429c      	cmp	r4, r3
 8002b6e:	bf08      	it	eq
 8002b70:	68ec      	ldreq	r4, [r5, #12]
 8002b72:	e7da      	b.n	8002b2a <_fflush_r+0x22>
 8002b74:	080031a4 	.word	0x080031a4
 8002b78:	080031c4 	.word	0x080031c4
 8002b7c:	08003184 	.word	0x08003184

08002b80 <std>:
 8002b80:	2300      	movs	r3, #0
 8002b82:	b510      	push	{r4, lr}
 8002b84:	4604      	mov	r4, r0
 8002b86:	e9c0 3300 	strd	r3, r3, [r0]
 8002b8a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002b8e:	6083      	str	r3, [r0, #8]
 8002b90:	8181      	strh	r1, [r0, #12]
 8002b92:	6643      	str	r3, [r0, #100]	; 0x64
 8002b94:	81c2      	strh	r2, [r0, #14]
 8002b96:	6183      	str	r3, [r0, #24]
 8002b98:	4619      	mov	r1, r3
 8002b9a:	2208      	movs	r2, #8
 8002b9c:	305c      	adds	r0, #92	; 0x5c
 8002b9e:	f7ff fdef 	bl	8002780 <memset>
 8002ba2:	4b05      	ldr	r3, [pc, #20]	; (8002bb8 <std+0x38>)
 8002ba4:	6224      	str	r4, [r4, #32]
 8002ba6:	6263      	str	r3, [r4, #36]	; 0x24
 8002ba8:	4b04      	ldr	r3, [pc, #16]	; (8002bbc <std+0x3c>)
 8002baa:	62a3      	str	r3, [r4, #40]	; 0x28
 8002bac:	4b04      	ldr	r3, [pc, #16]	; (8002bc0 <std+0x40>)
 8002bae:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002bb0:	4b04      	ldr	r3, [pc, #16]	; (8002bc4 <std+0x44>)
 8002bb2:	6323      	str	r3, [r4, #48]	; 0x30
 8002bb4:	bd10      	pop	{r4, pc}
 8002bb6:	bf00      	nop
 8002bb8:	08002fa5 	.word	0x08002fa5
 8002bbc:	08002fc7 	.word	0x08002fc7
 8002bc0:	08002fff 	.word	0x08002fff
 8002bc4:	08003023 	.word	0x08003023

08002bc8 <_cleanup_r>:
 8002bc8:	4901      	ldr	r1, [pc, #4]	; (8002bd0 <_cleanup_r+0x8>)
 8002bca:	f000 b8af 	b.w	8002d2c <_fwalk_reent>
 8002bce:	bf00      	nop
 8002bd0:	08002b09 	.word	0x08002b09

08002bd4 <__sfmoreglue>:
 8002bd4:	b570      	push	{r4, r5, r6, lr}
 8002bd6:	2568      	movs	r5, #104	; 0x68
 8002bd8:	1e4a      	subs	r2, r1, #1
 8002bda:	4355      	muls	r5, r2
 8002bdc:	460e      	mov	r6, r1
 8002bde:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8002be2:	f000 f975 	bl	8002ed0 <_malloc_r>
 8002be6:	4604      	mov	r4, r0
 8002be8:	b140      	cbz	r0, 8002bfc <__sfmoreglue+0x28>
 8002bea:	2100      	movs	r1, #0
 8002bec:	e9c0 1600 	strd	r1, r6, [r0]
 8002bf0:	300c      	adds	r0, #12
 8002bf2:	60a0      	str	r0, [r4, #8]
 8002bf4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002bf8:	f7ff fdc2 	bl	8002780 <memset>
 8002bfc:	4620      	mov	r0, r4
 8002bfe:	bd70      	pop	{r4, r5, r6, pc}

08002c00 <__sfp_lock_acquire>:
 8002c00:	4801      	ldr	r0, [pc, #4]	; (8002c08 <__sfp_lock_acquire+0x8>)
 8002c02:	f000 b8b3 	b.w	8002d6c <__retarget_lock_acquire_recursive>
 8002c06:	bf00      	nop
 8002c08:	20000100 	.word	0x20000100

08002c0c <__sfp_lock_release>:
 8002c0c:	4801      	ldr	r0, [pc, #4]	; (8002c14 <__sfp_lock_release+0x8>)
 8002c0e:	f000 b8ae 	b.w	8002d6e <__retarget_lock_release_recursive>
 8002c12:	bf00      	nop
 8002c14:	20000100 	.word	0x20000100

08002c18 <__sinit_lock_acquire>:
 8002c18:	4801      	ldr	r0, [pc, #4]	; (8002c20 <__sinit_lock_acquire+0x8>)
 8002c1a:	f000 b8a7 	b.w	8002d6c <__retarget_lock_acquire_recursive>
 8002c1e:	bf00      	nop
 8002c20:	200000fb 	.word	0x200000fb

08002c24 <__sinit_lock_release>:
 8002c24:	4801      	ldr	r0, [pc, #4]	; (8002c2c <__sinit_lock_release+0x8>)
 8002c26:	f000 b8a2 	b.w	8002d6e <__retarget_lock_release_recursive>
 8002c2a:	bf00      	nop
 8002c2c:	200000fb 	.word	0x200000fb

08002c30 <__sinit>:
 8002c30:	b510      	push	{r4, lr}
 8002c32:	4604      	mov	r4, r0
 8002c34:	f7ff fff0 	bl	8002c18 <__sinit_lock_acquire>
 8002c38:	69a3      	ldr	r3, [r4, #24]
 8002c3a:	b11b      	cbz	r3, 8002c44 <__sinit+0x14>
 8002c3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002c40:	f7ff bff0 	b.w	8002c24 <__sinit_lock_release>
 8002c44:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8002c48:	6523      	str	r3, [r4, #80]	; 0x50
 8002c4a:	4b13      	ldr	r3, [pc, #76]	; (8002c98 <__sinit+0x68>)
 8002c4c:	4a13      	ldr	r2, [pc, #76]	; (8002c9c <__sinit+0x6c>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	62a2      	str	r2, [r4, #40]	; 0x28
 8002c52:	42a3      	cmp	r3, r4
 8002c54:	bf08      	it	eq
 8002c56:	2301      	moveq	r3, #1
 8002c58:	4620      	mov	r0, r4
 8002c5a:	bf08      	it	eq
 8002c5c:	61a3      	streq	r3, [r4, #24]
 8002c5e:	f000 f81f 	bl	8002ca0 <__sfp>
 8002c62:	6060      	str	r0, [r4, #4]
 8002c64:	4620      	mov	r0, r4
 8002c66:	f000 f81b 	bl	8002ca0 <__sfp>
 8002c6a:	60a0      	str	r0, [r4, #8]
 8002c6c:	4620      	mov	r0, r4
 8002c6e:	f000 f817 	bl	8002ca0 <__sfp>
 8002c72:	2200      	movs	r2, #0
 8002c74:	2104      	movs	r1, #4
 8002c76:	60e0      	str	r0, [r4, #12]
 8002c78:	6860      	ldr	r0, [r4, #4]
 8002c7a:	f7ff ff81 	bl	8002b80 <std>
 8002c7e:	2201      	movs	r2, #1
 8002c80:	2109      	movs	r1, #9
 8002c82:	68a0      	ldr	r0, [r4, #8]
 8002c84:	f7ff ff7c 	bl	8002b80 <std>
 8002c88:	2202      	movs	r2, #2
 8002c8a:	2112      	movs	r1, #18
 8002c8c:	68e0      	ldr	r0, [r4, #12]
 8002c8e:	f7ff ff77 	bl	8002b80 <std>
 8002c92:	2301      	movs	r3, #1
 8002c94:	61a3      	str	r3, [r4, #24]
 8002c96:	e7d1      	b.n	8002c3c <__sinit+0xc>
 8002c98:	08003180 	.word	0x08003180
 8002c9c:	08002bc9 	.word	0x08002bc9

08002ca0 <__sfp>:
 8002ca0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ca2:	4607      	mov	r7, r0
 8002ca4:	f7ff ffac 	bl	8002c00 <__sfp_lock_acquire>
 8002ca8:	4b1e      	ldr	r3, [pc, #120]	; (8002d24 <__sfp+0x84>)
 8002caa:	681e      	ldr	r6, [r3, #0]
 8002cac:	69b3      	ldr	r3, [r6, #24]
 8002cae:	b913      	cbnz	r3, 8002cb6 <__sfp+0x16>
 8002cb0:	4630      	mov	r0, r6
 8002cb2:	f7ff ffbd 	bl	8002c30 <__sinit>
 8002cb6:	3648      	adds	r6, #72	; 0x48
 8002cb8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8002cbc:	3b01      	subs	r3, #1
 8002cbe:	d503      	bpl.n	8002cc8 <__sfp+0x28>
 8002cc0:	6833      	ldr	r3, [r6, #0]
 8002cc2:	b30b      	cbz	r3, 8002d08 <__sfp+0x68>
 8002cc4:	6836      	ldr	r6, [r6, #0]
 8002cc6:	e7f7      	b.n	8002cb8 <__sfp+0x18>
 8002cc8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002ccc:	b9d5      	cbnz	r5, 8002d04 <__sfp+0x64>
 8002cce:	4b16      	ldr	r3, [pc, #88]	; (8002d28 <__sfp+0x88>)
 8002cd0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002cd4:	60e3      	str	r3, [r4, #12]
 8002cd6:	6665      	str	r5, [r4, #100]	; 0x64
 8002cd8:	f000 f847 	bl	8002d6a <__retarget_lock_init_recursive>
 8002cdc:	f7ff ff96 	bl	8002c0c <__sfp_lock_release>
 8002ce0:	2208      	movs	r2, #8
 8002ce2:	4629      	mov	r1, r5
 8002ce4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8002ce8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8002cec:	6025      	str	r5, [r4, #0]
 8002cee:	61a5      	str	r5, [r4, #24]
 8002cf0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002cf4:	f7ff fd44 	bl	8002780 <memset>
 8002cf8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002cfc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002d00:	4620      	mov	r0, r4
 8002d02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002d04:	3468      	adds	r4, #104	; 0x68
 8002d06:	e7d9      	b.n	8002cbc <__sfp+0x1c>
 8002d08:	2104      	movs	r1, #4
 8002d0a:	4638      	mov	r0, r7
 8002d0c:	f7ff ff62 	bl	8002bd4 <__sfmoreglue>
 8002d10:	4604      	mov	r4, r0
 8002d12:	6030      	str	r0, [r6, #0]
 8002d14:	2800      	cmp	r0, #0
 8002d16:	d1d5      	bne.n	8002cc4 <__sfp+0x24>
 8002d18:	f7ff ff78 	bl	8002c0c <__sfp_lock_release>
 8002d1c:	230c      	movs	r3, #12
 8002d1e:	603b      	str	r3, [r7, #0]
 8002d20:	e7ee      	b.n	8002d00 <__sfp+0x60>
 8002d22:	bf00      	nop
 8002d24:	08003180 	.word	0x08003180
 8002d28:	ffff0001 	.word	0xffff0001

08002d2c <_fwalk_reent>:
 8002d2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002d30:	4606      	mov	r6, r0
 8002d32:	4688      	mov	r8, r1
 8002d34:	2700      	movs	r7, #0
 8002d36:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002d3a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002d3e:	f1b9 0901 	subs.w	r9, r9, #1
 8002d42:	d505      	bpl.n	8002d50 <_fwalk_reent+0x24>
 8002d44:	6824      	ldr	r4, [r4, #0]
 8002d46:	2c00      	cmp	r4, #0
 8002d48:	d1f7      	bne.n	8002d3a <_fwalk_reent+0xe>
 8002d4a:	4638      	mov	r0, r7
 8002d4c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002d50:	89ab      	ldrh	r3, [r5, #12]
 8002d52:	2b01      	cmp	r3, #1
 8002d54:	d907      	bls.n	8002d66 <_fwalk_reent+0x3a>
 8002d56:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002d5a:	3301      	adds	r3, #1
 8002d5c:	d003      	beq.n	8002d66 <_fwalk_reent+0x3a>
 8002d5e:	4629      	mov	r1, r5
 8002d60:	4630      	mov	r0, r6
 8002d62:	47c0      	blx	r8
 8002d64:	4307      	orrs	r7, r0
 8002d66:	3568      	adds	r5, #104	; 0x68
 8002d68:	e7e9      	b.n	8002d3e <_fwalk_reent+0x12>

08002d6a <__retarget_lock_init_recursive>:
 8002d6a:	4770      	bx	lr

08002d6c <__retarget_lock_acquire_recursive>:
 8002d6c:	4770      	bx	lr

08002d6e <__retarget_lock_release_recursive>:
 8002d6e:	4770      	bx	lr

08002d70 <__swhatbuf_r>:
 8002d70:	b570      	push	{r4, r5, r6, lr}
 8002d72:	460e      	mov	r6, r1
 8002d74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002d78:	4614      	mov	r4, r2
 8002d7a:	2900      	cmp	r1, #0
 8002d7c:	461d      	mov	r5, r3
 8002d7e:	b096      	sub	sp, #88	; 0x58
 8002d80:	da07      	bge.n	8002d92 <__swhatbuf_r+0x22>
 8002d82:	2300      	movs	r3, #0
 8002d84:	602b      	str	r3, [r5, #0]
 8002d86:	89b3      	ldrh	r3, [r6, #12]
 8002d88:	061a      	lsls	r2, r3, #24
 8002d8a:	d410      	bmi.n	8002dae <__swhatbuf_r+0x3e>
 8002d8c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002d90:	e00e      	b.n	8002db0 <__swhatbuf_r+0x40>
 8002d92:	466a      	mov	r2, sp
 8002d94:	f000 f96c 	bl	8003070 <_fstat_r>
 8002d98:	2800      	cmp	r0, #0
 8002d9a:	dbf2      	blt.n	8002d82 <__swhatbuf_r+0x12>
 8002d9c:	9a01      	ldr	r2, [sp, #4]
 8002d9e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8002da2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8002da6:	425a      	negs	r2, r3
 8002da8:	415a      	adcs	r2, r3
 8002daa:	602a      	str	r2, [r5, #0]
 8002dac:	e7ee      	b.n	8002d8c <__swhatbuf_r+0x1c>
 8002dae:	2340      	movs	r3, #64	; 0x40
 8002db0:	2000      	movs	r0, #0
 8002db2:	6023      	str	r3, [r4, #0]
 8002db4:	b016      	add	sp, #88	; 0x58
 8002db6:	bd70      	pop	{r4, r5, r6, pc}

08002db8 <__smakebuf_r>:
 8002db8:	898b      	ldrh	r3, [r1, #12]
 8002dba:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002dbc:	079d      	lsls	r5, r3, #30
 8002dbe:	4606      	mov	r6, r0
 8002dc0:	460c      	mov	r4, r1
 8002dc2:	d507      	bpl.n	8002dd4 <__smakebuf_r+0x1c>
 8002dc4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8002dc8:	6023      	str	r3, [r4, #0]
 8002dca:	6123      	str	r3, [r4, #16]
 8002dcc:	2301      	movs	r3, #1
 8002dce:	6163      	str	r3, [r4, #20]
 8002dd0:	b002      	add	sp, #8
 8002dd2:	bd70      	pop	{r4, r5, r6, pc}
 8002dd4:	466a      	mov	r2, sp
 8002dd6:	ab01      	add	r3, sp, #4
 8002dd8:	f7ff ffca 	bl	8002d70 <__swhatbuf_r>
 8002ddc:	9900      	ldr	r1, [sp, #0]
 8002dde:	4605      	mov	r5, r0
 8002de0:	4630      	mov	r0, r6
 8002de2:	f000 f875 	bl	8002ed0 <_malloc_r>
 8002de6:	b948      	cbnz	r0, 8002dfc <__smakebuf_r+0x44>
 8002de8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002dec:	059a      	lsls	r2, r3, #22
 8002dee:	d4ef      	bmi.n	8002dd0 <__smakebuf_r+0x18>
 8002df0:	f023 0303 	bic.w	r3, r3, #3
 8002df4:	f043 0302 	orr.w	r3, r3, #2
 8002df8:	81a3      	strh	r3, [r4, #12]
 8002dfa:	e7e3      	b.n	8002dc4 <__smakebuf_r+0xc>
 8002dfc:	4b0d      	ldr	r3, [pc, #52]	; (8002e34 <__smakebuf_r+0x7c>)
 8002dfe:	62b3      	str	r3, [r6, #40]	; 0x28
 8002e00:	89a3      	ldrh	r3, [r4, #12]
 8002e02:	6020      	str	r0, [r4, #0]
 8002e04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002e08:	81a3      	strh	r3, [r4, #12]
 8002e0a:	9b00      	ldr	r3, [sp, #0]
 8002e0c:	6120      	str	r0, [r4, #16]
 8002e0e:	6163      	str	r3, [r4, #20]
 8002e10:	9b01      	ldr	r3, [sp, #4]
 8002e12:	b15b      	cbz	r3, 8002e2c <__smakebuf_r+0x74>
 8002e14:	4630      	mov	r0, r6
 8002e16:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002e1a:	f000 f93b 	bl	8003094 <_isatty_r>
 8002e1e:	b128      	cbz	r0, 8002e2c <__smakebuf_r+0x74>
 8002e20:	89a3      	ldrh	r3, [r4, #12]
 8002e22:	f023 0303 	bic.w	r3, r3, #3
 8002e26:	f043 0301 	orr.w	r3, r3, #1
 8002e2a:	81a3      	strh	r3, [r4, #12]
 8002e2c:	89a0      	ldrh	r0, [r4, #12]
 8002e2e:	4305      	orrs	r5, r0
 8002e30:	81a5      	strh	r5, [r4, #12]
 8002e32:	e7cd      	b.n	8002dd0 <__smakebuf_r+0x18>
 8002e34:	08002bc9 	.word	0x08002bc9

08002e38 <_free_r>:
 8002e38:	b538      	push	{r3, r4, r5, lr}
 8002e3a:	4605      	mov	r5, r0
 8002e3c:	2900      	cmp	r1, #0
 8002e3e:	d043      	beq.n	8002ec8 <_free_r+0x90>
 8002e40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002e44:	1f0c      	subs	r4, r1, #4
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	bfb8      	it	lt
 8002e4a:	18e4      	addlt	r4, r4, r3
 8002e4c:	f000 f944 	bl	80030d8 <__malloc_lock>
 8002e50:	4a1e      	ldr	r2, [pc, #120]	; (8002ecc <_free_r+0x94>)
 8002e52:	6813      	ldr	r3, [r2, #0]
 8002e54:	4610      	mov	r0, r2
 8002e56:	b933      	cbnz	r3, 8002e66 <_free_r+0x2e>
 8002e58:	6063      	str	r3, [r4, #4]
 8002e5a:	6014      	str	r4, [r2, #0]
 8002e5c:	4628      	mov	r0, r5
 8002e5e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002e62:	f000 b93f 	b.w	80030e4 <__malloc_unlock>
 8002e66:	42a3      	cmp	r3, r4
 8002e68:	d90a      	bls.n	8002e80 <_free_r+0x48>
 8002e6a:	6821      	ldr	r1, [r4, #0]
 8002e6c:	1862      	adds	r2, r4, r1
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	bf01      	itttt	eq
 8002e72:	681a      	ldreq	r2, [r3, #0]
 8002e74:	685b      	ldreq	r3, [r3, #4]
 8002e76:	1852      	addeq	r2, r2, r1
 8002e78:	6022      	streq	r2, [r4, #0]
 8002e7a:	6063      	str	r3, [r4, #4]
 8002e7c:	6004      	str	r4, [r0, #0]
 8002e7e:	e7ed      	b.n	8002e5c <_free_r+0x24>
 8002e80:	461a      	mov	r2, r3
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	b10b      	cbz	r3, 8002e8a <_free_r+0x52>
 8002e86:	42a3      	cmp	r3, r4
 8002e88:	d9fa      	bls.n	8002e80 <_free_r+0x48>
 8002e8a:	6811      	ldr	r1, [r2, #0]
 8002e8c:	1850      	adds	r0, r2, r1
 8002e8e:	42a0      	cmp	r0, r4
 8002e90:	d10b      	bne.n	8002eaa <_free_r+0x72>
 8002e92:	6820      	ldr	r0, [r4, #0]
 8002e94:	4401      	add	r1, r0
 8002e96:	1850      	adds	r0, r2, r1
 8002e98:	4283      	cmp	r3, r0
 8002e9a:	6011      	str	r1, [r2, #0]
 8002e9c:	d1de      	bne.n	8002e5c <_free_r+0x24>
 8002e9e:	6818      	ldr	r0, [r3, #0]
 8002ea0:	685b      	ldr	r3, [r3, #4]
 8002ea2:	4401      	add	r1, r0
 8002ea4:	6011      	str	r1, [r2, #0]
 8002ea6:	6053      	str	r3, [r2, #4]
 8002ea8:	e7d8      	b.n	8002e5c <_free_r+0x24>
 8002eaa:	d902      	bls.n	8002eb2 <_free_r+0x7a>
 8002eac:	230c      	movs	r3, #12
 8002eae:	602b      	str	r3, [r5, #0]
 8002eb0:	e7d4      	b.n	8002e5c <_free_r+0x24>
 8002eb2:	6820      	ldr	r0, [r4, #0]
 8002eb4:	1821      	adds	r1, r4, r0
 8002eb6:	428b      	cmp	r3, r1
 8002eb8:	bf01      	itttt	eq
 8002eba:	6819      	ldreq	r1, [r3, #0]
 8002ebc:	685b      	ldreq	r3, [r3, #4]
 8002ebe:	1809      	addeq	r1, r1, r0
 8002ec0:	6021      	streq	r1, [r4, #0]
 8002ec2:	6063      	str	r3, [r4, #4]
 8002ec4:	6054      	str	r4, [r2, #4]
 8002ec6:	e7c9      	b.n	8002e5c <_free_r+0x24>
 8002ec8:	bd38      	pop	{r3, r4, r5, pc}
 8002eca:	bf00      	nop
 8002ecc:	200000a4 	.word	0x200000a4

08002ed0 <_malloc_r>:
 8002ed0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ed2:	1ccd      	adds	r5, r1, #3
 8002ed4:	f025 0503 	bic.w	r5, r5, #3
 8002ed8:	3508      	adds	r5, #8
 8002eda:	2d0c      	cmp	r5, #12
 8002edc:	bf38      	it	cc
 8002ede:	250c      	movcc	r5, #12
 8002ee0:	2d00      	cmp	r5, #0
 8002ee2:	4606      	mov	r6, r0
 8002ee4:	db01      	blt.n	8002eea <_malloc_r+0x1a>
 8002ee6:	42a9      	cmp	r1, r5
 8002ee8:	d903      	bls.n	8002ef2 <_malloc_r+0x22>
 8002eea:	230c      	movs	r3, #12
 8002eec:	6033      	str	r3, [r6, #0]
 8002eee:	2000      	movs	r0, #0
 8002ef0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002ef2:	f000 f8f1 	bl	80030d8 <__malloc_lock>
 8002ef6:	4921      	ldr	r1, [pc, #132]	; (8002f7c <_malloc_r+0xac>)
 8002ef8:	680a      	ldr	r2, [r1, #0]
 8002efa:	4614      	mov	r4, r2
 8002efc:	b99c      	cbnz	r4, 8002f26 <_malloc_r+0x56>
 8002efe:	4f20      	ldr	r7, [pc, #128]	; (8002f80 <_malloc_r+0xb0>)
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	b923      	cbnz	r3, 8002f0e <_malloc_r+0x3e>
 8002f04:	4621      	mov	r1, r4
 8002f06:	4630      	mov	r0, r6
 8002f08:	f000 f83c 	bl	8002f84 <_sbrk_r>
 8002f0c:	6038      	str	r0, [r7, #0]
 8002f0e:	4629      	mov	r1, r5
 8002f10:	4630      	mov	r0, r6
 8002f12:	f000 f837 	bl	8002f84 <_sbrk_r>
 8002f16:	1c43      	adds	r3, r0, #1
 8002f18:	d123      	bne.n	8002f62 <_malloc_r+0x92>
 8002f1a:	230c      	movs	r3, #12
 8002f1c:	4630      	mov	r0, r6
 8002f1e:	6033      	str	r3, [r6, #0]
 8002f20:	f000 f8e0 	bl	80030e4 <__malloc_unlock>
 8002f24:	e7e3      	b.n	8002eee <_malloc_r+0x1e>
 8002f26:	6823      	ldr	r3, [r4, #0]
 8002f28:	1b5b      	subs	r3, r3, r5
 8002f2a:	d417      	bmi.n	8002f5c <_malloc_r+0x8c>
 8002f2c:	2b0b      	cmp	r3, #11
 8002f2e:	d903      	bls.n	8002f38 <_malloc_r+0x68>
 8002f30:	6023      	str	r3, [r4, #0]
 8002f32:	441c      	add	r4, r3
 8002f34:	6025      	str	r5, [r4, #0]
 8002f36:	e004      	b.n	8002f42 <_malloc_r+0x72>
 8002f38:	6863      	ldr	r3, [r4, #4]
 8002f3a:	42a2      	cmp	r2, r4
 8002f3c:	bf0c      	ite	eq
 8002f3e:	600b      	streq	r3, [r1, #0]
 8002f40:	6053      	strne	r3, [r2, #4]
 8002f42:	4630      	mov	r0, r6
 8002f44:	f000 f8ce 	bl	80030e4 <__malloc_unlock>
 8002f48:	f104 000b 	add.w	r0, r4, #11
 8002f4c:	1d23      	adds	r3, r4, #4
 8002f4e:	f020 0007 	bic.w	r0, r0, #7
 8002f52:	1ac2      	subs	r2, r0, r3
 8002f54:	d0cc      	beq.n	8002ef0 <_malloc_r+0x20>
 8002f56:	1a1b      	subs	r3, r3, r0
 8002f58:	50a3      	str	r3, [r4, r2]
 8002f5a:	e7c9      	b.n	8002ef0 <_malloc_r+0x20>
 8002f5c:	4622      	mov	r2, r4
 8002f5e:	6864      	ldr	r4, [r4, #4]
 8002f60:	e7cc      	b.n	8002efc <_malloc_r+0x2c>
 8002f62:	1cc4      	adds	r4, r0, #3
 8002f64:	f024 0403 	bic.w	r4, r4, #3
 8002f68:	42a0      	cmp	r0, r4
 8002f6a:	d0e3      	beq.n	8002f34 <_malloc_r+0x64>
 8002f6c:	1a21      	subs	r1, r4, r0
 8002f6e:	4630      	mov	r0, r6
 8002f70:	f000 f808 	bl	8002f84 <_sbrk_r>
 8002f74:	3001      	adds	r0, #1
 8002f76:	d1dd      	bne.n	8002f34 <_malloc_r+0x64>
 8002f78:	e7cf      	b.n	8002f1a <_malloc_r+0x4a>
 8002f7a:	bf00      	nop
 8002f7c:	200000a4 	.word	0x200000a4
 8002f80:	200000a8 	.word	0x200000a8

08002f84 <_sbrk_r>:
 8002f84:	b538      	push	{r3, r4, r5, lr}
 8002f86:	2300      	movs	r3, #0
 8002f88:	4d05      	ldr	r5, [pc, #20]	; (8002fa0 <_sbrk_r+0x1c>)
 8002f8a:	4604      	mov	r4, r0
 8002f8c:	4608      	mov	r0, r1
 8002f8e:	602b      	str	r3, [r5, #0]
 8002f90:	f7fd fcc8 	bl	8000924 <_sbrk>
 8002f94:	1c43      	adds	r3, r0, #1
 8002f96:	d102      	bne.n	8002f9e <_sbrk_r+0x1a>
 8002f98:	682b      	ldr	r3, [r5, #0]
 8002f9a:	b103      	cbz	r3, 8002f9e <_sbrk_r+0x1a>
 8002f9c:	6023      	str	r3, [r4, #0]
 8002f9e:	bd38      	pop	{r3, r4, r5, pc}
 8002fa0:	20000104 	.word	0x20000104

08002fa4 <__sread>:
 8002fa4:	b510      	push	{r4, lr}
 8002fa6:	460c      	mov	r4, r1
 8002fa8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002fac:	f000 f8a0 	bl	80030f0 <_read_r>
 8002fb0:	2800      	cmp	r0, #0
 8002fb2:	bfab      	itete	ge
 8002fb4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002fb6:	89a3      	ldrhlt	r3, [r4, #12]
 8002fb8:	181b      	addge	r3, r3, r0
 8002fba:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002fbe:	bfac      	ite	ge
 8002fc0:	6563      	strge	r3, [r4, #84]	; 0x54
 8002fc2:	81a3      	strhlt	r3, [r4, #12]
 8002fc4:	bd10      	pop	{r4, pc}

08002fc6 <__swrite>:
 8002fc6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002fca:	461f      	mov	r7, r3
 8002fcc:	898b      	ldrh	r3, [r1, #12]
 8002fce:	4605      	mov	r5, r0
 8002fd0:	05db      	lsls	r3, r3, #23
 8002fd2:	460c      	mov	r4, r1
 8002fd4:	4616      	mov	r6, r2
 8002fd6:	d505      	bpl.n	8002fe4 <__swrite+0x1e>
 8002fd8:	2302      	movs	r3, #2
 8002fda:	2200      	movs	r2, #0
 8002fdc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002fe0:	f000 f868 	bl	80030b4 <_lseek_r>
 8002fe4:	89a3      	ldrh	r3, [r4, #12]
 8002fe6:	4632      	mov	r2, r6
 8002fe8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002fec:	81a3      	strh	r3, [r4, #12]
 8002fee:	4628      	mov	r0, r5
 8002ff0:	463b      	mov	r3, r7
 8002ff2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002ff6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002ffa:	f000 b817 	b.w	800302c <_write_r>

08002ffe <__sseek>:
 8002ffe:	b510      	push	{r4, lr}
 8003000:	460c      	mov	r4, r1
 8003002:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003006:	f000 f855 	bl	80030b4 <_lseek_r>
 800300a:	1c43      	adds	r3, r0, #1
 800300c:	89a3      	ldrh	r3, [r4, #12]
 800300e:	bf15      	itete	ne
 8003010:	6560      	strne	r0, [r4, #84]	; 0x54
 8003012:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003016:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800301a:	81a3      	strheq	r3, [r4, #12]
 800301c:	bf18      	it	ne
 800301e:	81a3      	strhne	r3, [r4, #12]
 8003020:	bd10      	pop	{r4, pc}

08003022 <__sclose>:
 8003022:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003026:	f000 b813 	b.w	8003050 <_close_r>
	...

0800302c <_write_r>:
 800302c:	b538      	push	{r3, r4, r5, lr}
 800302e:	4604      	mov	r4, r0
 8003030:	4608      	mov	r0, r1
 8003032:	4611      	mov	r1, r2
 8003034:	2200      	movs	r2, #0
 8003036:	4d05      	ldr	r5, [pc, #20]	; (800304c <_write_r+0x20>)
 8003038:	602a      	str	r2, [r5, #0]
 800303a:	461a      	mov	r2, r3
 800303c:	f7fd fc25 	bl	800088a <_write>
 8003040:	1c43      	adds	r3, r0, #1
 8003042:	d102      	bne.n	800304a <_write_r+0x1e>
 8003044:	682b      	ldr	r3, [r5, #0]
 8003046:	b103      	cbz	r3, 800304a <_write_r+0x1e>
 8003048:	6023      	str	r3, [r4, #0]
 800304a:	bd38      	pop	{r3, r4, r5, pc}
 800304c:	20000104 	.word	0x20000104

08003050 <_close_r>:
 8003050:	b538      	push	{r3, r4, r5, lr}
 8003052:	2300      	movs	r3, #0
 8003054:	4d05      	ldr	r5, [pc, #20]	; (800306c <_close_r+0x1c>)
 8003056:	4604      	mov	r4, r0
 8003058:	4608      	mov	r0, r1
 800305a:	602b      	str	r3, [r5, #0]
 800305c:	f7fd fc31 	bl	80008c2 <_close>
 8003060:	1c43      	adds	r3, r0, #1
 8003062:	d102      	bne.n	800306a <_close_r+0x1a>
 8003064:	682b      	ldr	r3, [r5, #0]
 8003066:	b103      	cbz	r3, 800306a <_close_r+0x1a>
 8003068:	6023      	str	r3, [r4, #0]
 800306a:	bd38      	pop	{r3, r4, r5, pc}
 800306c:	20000104 	.word	0x20000104

08003070 <_fstat_r>:
 8003070:	b538      	push	{r3, r4, r5, lr}
 8003072:	2300      	movs	r3, #0
 8003074:	4d06      	ldr	r5, [pc, #24]	; (8003090 <_fstat_r+0x20>)
 8003076:	4604      	mov	r4, r0
 8003078:	4608      	mov	r0, r1
 800307a:	4611      	mov	r1, r2
 800307c:	602b      	str	r3, [r5, #0]
 800307e:	f7fd fc2b 	bl	80008d8 <_fstat>
 8003082:	1c43      	adds	r3, r0, #1
 8003084:	d102      	bne.n	800308c <_fstat_r+0x1c>
 8003086:	682b      	ldr	r3, [r5, #0]
 8003088:	b103      	cbz	r3, 800308c <_fstat_r+0x1c>
 800308a:	6023      	str	r3, [r4, #0]
 800308c:	bd38      	pop	{r3, r4, r5, pc}
 800308e:	bf00      	nop
 8003090:	20000104 	.word	0x20000104

08003094 <_isatty_r>:
 8003094:	b538      	push	{r3, r4, r5, lr}
 8003096:	2300      	movs	r3, #0
 8003098:	4d05      	ldr	r5, [pc, #20]	; (80030b0 <_isatty_r+0x1c>)
 800309a:	4604      	mov	r4, r0
 800309c:	4608      	mov	r0, r1
 800309e:	602b      	str	r3, [r5, #0]
 80030a0:	f7fd fc29 	bl	80008f6 <_isatty>
 80030a4:	1c43      	adds	r3, r0, #1
 80030a6:	d102      	bne.n	80030ae <_isatty_r+0x1a>
 80030a8:	682b      	ldr	r3, [r5, #0]
 80030aa:	b103      	cbz	r3, 80030ae <_isatty_r+0x1a>
 80030ac:	6023      	str	r3, [r4, #0]
 80030ae:	bd38      	pop	{r3, r4, r5, pc}
 80030b0:	20000104 	.word	0x20000104

080030b4 <_lseek_r>:
 80030b4:	b538      	push	{r3, r4, r5, lr}
 80030b6:	4604      	mov	r4, r0
 80030b8:	4608      	mov	r0, r1
 80030ba:	4611      	mov	r1, r2
 80030bc:	2200      	movs	r2, #0
 80030be:	4d05      	ldr	r5, [pc, #20]	; (80030d4 <_lseek_r+0x20>)
 80030c0:	602a      	str	r2, [r5, #0]
 80030c2:	461a      	mov	r2, r3
 80030c4:	f7fd fc21 	bl	800090a <_lseek>
 80030c8:	1c43      	adds	r3, r0, #1
 80030ca:	d102      	bne.n	80030d2 <_lseek_r+0x1e>
 80030cc:	682b      	ldr	r3, [r5, #0]
 80030ce:	b103      	cbz	r3, 80030d2 <_lseek_r+0x1e>
 80030d0:	6023      	str	r3, [r4, #0]
 80030d2:	bd38      	pop	{r3, r4, r5, pc}
 80030d4:	20000104 	.word	0x20000104

080030d8 <__malloc_lock>:
 80030d8:	4801      	ldr	r0, [pc, #4]	; (80030e0 <__malloc_lock+0x8>)
 80030da:	f7ff be47 	b.w	8002d6c <__retarget_lock_acquire_recursive>
 80030de:	bf00      	nop
 80030e0:	200000fc 	.word	0x200000fc

080030e4 <__malloc_unlock>:
 80030e4:	4801      	ldr	r0, [pc, #4]	; (80030ec <__malloc_unlock+0x8>)
 80030e6:	f7ff be42 	b.w	8002d6e <__retarget_lock_release_recursive>
 80030ea:	bf00      	nop
 80030ec:	200000fc 	.word	0x200000fc

080030f0 <_read_r>:
 80030f0:	b538      	push	{r3, r4, r5, lr}
 80030f2:	4604      	mov	r4, r0
 80030f4:	4608      	mov	r0, r1
 80030f6:	4611      	mov	r1, r2
 80030f8:	2200      	movs	r2, #0
 80030fa:	4d05      	ldr	r5, [pc, #20]	; (8003110 <_read_r+0x20>)
 80030fc:	602a      	str	r2, [r5, #0]
 80030fe:	461a      	mov	r2, r3
 8003100:	f7fd fba6 	bl	8000850 <_read>
 8003104:	1c43      	adds	r3, r0, #1
 8003106:	d102      	bne.n	800310e <_read_r+0x1e>
 8003108:	682b      	ldr	r3, [r5, #0]
 800310a:	b103      	cbz	r3, 800310e <_read_r+0x1e>
 800310c:	6023      	str	r3, [r4, #0]
 800310e:	bd38      	pop	{r3, r4, r5, pc}
 8003110:	20000104 	.word	0x20000104

08003114 <_init>:
 8003114:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003116:	bf00      	nop
 8003118:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800311a:	bc08      	pop	{r3}
 800311c:	469e      	mov	lr, r3
 800311e:	4770      	bx	lr

08003120 <_fini>:
 8003120:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003122:	bf00      	nop
 8003124:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003126:	bc08      	pop	{r3}
 8003128:	469e      	mov	lr, r3
 800312a:	4770      	bx	lr
