

================================================================
== Vivado HLS Report for 'servo'
================================================================
* Date:           Wed Feb  5 09:07:46 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        servo
* Solution:       servoSolution
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.367 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2| 20.000 ns | 20.000 ns |    2|    2|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.36>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %up) nounwind, !map !7"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %down) nounwind, !map !13"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %left_r) nounwind, !map !17"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %right_r) nounwind, !map !21"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %dutyCycle) nounwind, !map !25"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %speed) nounwind, !map !31"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @servo_str) nounwind"   --->   Operation 10 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%right_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %right_r) nounwind" [servo/servo.c:6]   --->   Operation 11 'read' 'right_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%left_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %left_r) nounwind" [servo/servo.c:6]   --->   Operation 12 'read' 'left_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%down_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %down) nounwind" [servo/servo.c:6]   --->   Operation 13 'read' 'down_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%up_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %up) nounwind" [servo/servo.c:6]   --->   Operation 14 'read' 'up_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.55ns)   --->   "%icmp_ln8 = icmp ne i8 %down_read, 0" [servo/servo.c:8]   --->   Operation 15 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%current_speed_load = load i8* @current_speed, align 1" [servo/servo.c:8]   --->   Operation 16 'load' 'current_speed_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.55ns)   --->   "%icmp_ln8_1 = icmp sgt i8 %current_speed_load, 0" [servo/servo.c:8]   --->   Operation 17 'icmp' 'icmp_ln8_1' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.97ns)   --->   "%and_ln8 = and i1 %icmp_ln8, %icmp_ln8_1" [servo/servo.c:8]   --->   Operation 18 'and' 'and_ln8' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.91ns)   --->   "%add_ln9 = add i8 -1, %current_speed_load" [servo/servo.c:9]   --->   Operation 19 'add' 'add_ln9' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.24ns)   --->   "%select_ln8 = select i1 %and_ln8, i8 %add_ln9, i8 %current_speed_load" [servo/servo.c:8]   --->   Operation 20 'select' 'select_ln8' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.55ns)   --->   "%icmp_ln12 = icmp ne i8 %up_read, 0" [servo/servo.c:12]   --->   Operation 21 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %select_ln8, i32 3, i32 7)" [servo/servo.c:12]   --->   Operation 22 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.36ns)   --->   "%icmp_ln12_1 = icmp slt i5 %tmp, 1" [servo/servo.c:12]   --->   Operation 23 'icmp' 'icmp_ln12_1' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.97ns)   --->   "%and_ln12 = and i1 %icmp_ln12, %icmp_ln12_1" [servo/servo.c:12]   --->   Operation 24 'and' 'and_ln12' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.91ns)   --->   "%add_ln13 = add i8 1, %select_ln8" [servo/servo.c:13]   --->   Operation 25 'add' 'add_ln13' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.97ns)   --->   "%or_ln12 = or i1 %and_ln12, %and_ln8" [servo/servo.c:12]   --->   Operation 26 'or' 'or_ln12' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.24ns)   --->   "%select_ln12 = select i1 %and_ln12, i8 %add_ln13, i8 %select_ln8" [servo/servo.c:12]   --->   Operation 27 'select' 'select_ln12' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i8 %select_ln12 to i7" [servo/servo.c:16]   --->   Operation 28 'trunc' 'trunc_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.55ns)   --->   "%icmp_ln16 = icmp eq i8 %left_read, 0" [servo/servo.c:16]   --->   Operation 29 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %or_ln12, label %mergeST, label %._crit_edge5.new" [servo/servo.c:12]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "store i8 %select_ln12, i8* @current_speed, align 1" [servo/servo.c:9]   --->   Operation 31 'store' <Predicate = (or_ln12)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "br label %._crit_edge5.new"   --->   Operation 32 'br' <Predicate = (or_ln12)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.55ns)   --->   "%icmp_ln20 = icmp eq i8 %right_read, 0" [servo/servo.c:20]   --->   Operation 33 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln20_1)   --->   "%or_ln20 = or i8 %right_read, %left_read" [servo/servo.c:20]   --->   Operation 34 'or' 'or_ln20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln20_1 = icmp eq i8 %or_ln20, 0" [servo/servo.c:20]   --->   Operation 35 'icmp' 'icmp_ln20_1' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.16>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%current_duty_cycle_l = load i8* @current_duty_cycle, align 1" [servo/servo.c:17]   --->   Operation 36 'load' 'current_duty_cycle_l' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.91ns)   --->   "%sub_ln17 = sub i8 %current_duty_cycle_l, %select_ln12" [servo/servo.c:17]   --->   Operation 37 'sub' 'sub_ln17' <Predicate = (!icmp_ln16)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.24ns)   --->   "%select_ln16 = select i1 %icmp_ln16, i8 %current_duty_cycle_l, i8 %sub_ln17" [servo/servo.c:16]   --->   Operation 38 'select' 'select_ln16' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 39 [1/1] (1.91ns)   --->   "%add_ln21 = add i8 %select_ln16, %select_ln12" [servo/servo.c:21]   --->   Operation 39 'add' 'add_ln21' <Predicate = (!icmp_ln20)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.24ns)   --->   "%select_ln20 = select i1 %icmp_ln20, i8 %select_ln16, i8 %add_ln21" [servo/servo.c:20]   --->   Operation 40 'select' 'select_ln20' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i8 %select_ln20 to i7" [servo/servo.c:25]   --->   Operation 41 'trunc' 'trunc_ln25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.55ns)   --->   "%icmp_ln25 = icmp slt i8 %select_ln20, 100" [servo/servo.c:25]   --->   Operation 42 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.99ns)   --->   "%select_ln25 = select i1 %icmp_ln25, i7 -28, i7 %trunc_ln25" [servo/servo.c:25]   --->   Operation 43 'select' 'select_ln25' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i7 %select_ln25 to i8" [servo/servo.c:25]   --->   Operation 44 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dutyCycle, i8 %zext_ln25) nounwind" [servo/servo.c:25]   --->   Operation 45 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_1 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %select_ln12, i32 3, i32 7)" [servo/servo.c:26]   --->   Operation 46 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.36ns)   --->   "%icmp_ln26 = icmp slt i5 %tmp_1, 1" [servo/servo.c:26]   --->   Operation 47 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_1, label %._crit_edge7.new_ifconv, label %mergeST1" [servo/servo.c:20]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "store i8 %select_ln20, i8* @current_duty_cycle, align 1" [servo/servo.c:17]   --->   Operation 49 'store' <Predicate = (!icmp_ln20_1)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "br label %._crit_edge7.new_ifconv"   --->   Operation 50 'br' <Predicate = (!icmp_ln20_1)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln26_1)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %select_ln12, i32 7)" [servo/servo.c:26]   --->   Operation 51 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln26_1)   --->   "%select_ln26 = select i1 %tmp_2, i7 0, i7 %trunc_ln16" [servo/servo.c:26]   --->   Operation 52 'select' 'select_ln26' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln26_1 = select i1 %icmp_ln26, i7 %select_ln26, i7 8" [servo/servo.c:26]   --->   Operation 53 'select' 'select_ln26_1' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i7 %select_ln26_1 to i8" [servo/servo.c:26]   --->   Operation 54 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %speed, i8 %zext_ln26) nounwind" [servo/servo.c:26]   --->   Operation 55 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "ret void" [servo/servo.c:27]   --->   Operation 56 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 7.37ns
The critical path consists of the following:
	wire read on port 'down' (servo/servo.c:6) [20]  (0 ns)
	'icmp' operation ('icmp_ln8', servo/servo.c:8) [22]  (1.55 ns)
	'and' operation ('and_ln8', servo/servo.c:8) [25]  (0.978 ns)
	'select' operation ('select_ln8', servo/servo.c:8) [27]  (1.25 ns)
	'icmp' operation ('icmp_ln12_1', servo/servo.c:12) [30]  (1.36 ns)
	'and' operation ('and_ln12', servo/servo.c:12) [31]  (0.978 ns)
	'select' operation ('select_ln12', servo/servo.c:12) [34]  (1.25 ns)
	'store' operation ('store_ln9', servo/servo.c:9) of variable 'select_ln12', servo/servo.c:12 on static variable 'current_speed' [39]  (0 ns)

 <State 2>: 3.16ns
The critical path consists of the following:
	'load' operation ('current_duty_cycle_l', servo/servo.c:17) on static variable 'current_duty_cycle' [42]  (0 ns)
	'sub' operation ('sub_ln17', servo/servo.c:17) [43]  (1.92 ns)
	'select' operation ('select_ln16', servo/servo.c:16) [44]  (1.25 ns)

 <State 3>: 5.71ns
The critical path consists of the following:
	'add' operation ('add_ln21', servo/servo.c:21) [46]  (1.92 ns)
	'select' operation ('select_ln20', servo/servo.c:20) [49]  (1.25 ns)
	'icmp' operation ('icmp_ln25', servo/servo.c:25) [51]  (1.55 ns)
	'select' operation ('select_ln25', servo/servo.c:25) [52]  (0.993 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
