// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module kernel_cnn_load_input_S0 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_0_0_address0,
        input_0_0_ce0,
        input_0_0_we0,
        input_0_0_d0,
        input_0_1_address0,
        input_0_1_ce0,
        input_0_1_we0,
        input_0_1_d0,
        input_0_2_address0,
        input_0_2_ce0,
        input_0_2_we0,
        input_0_2_d0,
        input_0_3_address0,
        input_0_3_ce0,
        input_0_3_we0,
        input_0_3_d0,
        input_0_4_address0,
        input_0_4_ce0,
        input_0_4_we0,
        input_0_4_d0,
        input_1_0_address0,
        input_1_0_ce0,
        input_1_0_we0,
        input_1_0_d0,
        input_1_1_address0,
        input_1_1_ce0,
        input_1_1_we0,
        input_1_1_d0,
        input_1_2_address0,
        input_1_2_ce0,
        input_1_2_we0,
        input_1_2_d0,
        input_1_3_address0,
        input_1_3_ce0,
        input_1_3_we0,
        input_1_3_d0,
        input_1_4_address0,
        input_1_4_ce0,
        input_1_4_we0,
        input_1_4_d0,
        input_2_0_address0,
        input_2_0_ce0,
        input_2_0_we0,
        input_2_0_d0,
        input_2_1_address0,
        input_2_1_ce0,
        input_2_1_we0,
        input_2_1_d0,
        input_2_2_address0,
        input_2_2_ce0,
        input_2_2_we0,
        input_2_2_d0,
        input_2_3_address0,
        input_2_3_ce0,
        input_2_3_we0,
        input_2_3_d0,
        input_2_4_address0,
        input_2_4_ce0,
        input_2_4_we0,
        input_2_4_d0,
        input_3_0_address0,
        input_3_0_ce0,
        input_3_0_we0,
        input_3_0_d0,
        input_3_1_address0,
        input_3_1_ce0,
        input_3_1_we0,
        input_3_1_d0,
        input_3_2_address0,
        input_3_2_ce0,
        input_3_2_we0,
        input_3_2_d0,
        input_3_3_address0,
        input_3_3_ce0,
        input_3_3_we0,
        input_3_3_d0,
        input_3_4_address0,
        input_3_4_ce0,
        input_3_4_we0,
        input_3_4_d0,
        input_4_0_address0,
        input_4_0_ce0,
        input_4_0_we0,
        input_4_0_d0,
        input_4_1_address0,
        input_4_1_ce0,
        input_4_1_we0,
        input_4_1_d0,
        input_4_2_address0,
        input_4_2_ce0,
        input_4_2_we0,
        input_4_2_d0,
        input_4_3_address0,
        input_4_3_ce0,
        input_4_3_we0,
        input_4_3_d0,
        input_4_4_address0,
        input_4_4_ce0,
        input_4_4_we0,
        input_4_4_d0,
        m_axi_kernel_input_AWVALID,
        m_axi_kernel_input_AWREADY,
        m_axi_kernel_input_AWADDR,
        m_axi_kernel_input_AWID,
        m_axi_kernel_input_AWLEN,
        m_axi_kernel_input_AWSIZE,
        m_axi_kernel_input_AWBURST,
        m_axi_kernel_input_AWLOCK,
        m_axi_kernel_input_AWCACHE,
        m_axi_kernel_input_AWPROT,
        m_axi_kernel_input_AWQOS,
        m_axi_kernel_input_AWREGION,
        m_axi_kernel_input_AWUSER,
        m_axi_kernel_input_WVALID,
        m_axi_kernel_input_WREADY,
        m_axi_kernel_input_WDATA,
        m_axi_kernel_input_WSTRB,
        m_axi_kernel_input_WLAST,
        m_axi_kernel_input_WID,
        m_axi_kernel_input_WUSER,
        m_axi_kernel_input_ARVALID,
        m_axi_kernel_input_ARREADY,
        m_axi_kernel_input_ARADDR,
        m_axi_kernel_input_ARID,
        m_axi_kernel_input_ARLEN,
        m_axi_kernel_input_ARSIZE,
        m_axi_kernel_input_ARBURST,
        m_axi_kernel_input_ARLOCK,
        m_axi_kernel_input_ARCACHE,
        m_axi_kernel_input_ARPROT,
        m_axi_kernel_input_ARQOS,
        m_axi_kernel_input_ARREGION,
        m_axi_kernel_input_ARUSER,
        m_axi_kernel_input_RVALID,
        m_axi_kernel_input_RREADY,
        m_axi_kernel_input_RDATA,
        m_axi_kernel_input_RLAST,
        m_axi_kernel_input_RID,
        m_axi_kernel_input_RFIFONUM,
        m_axi_kernel_input_RUSER,
        m_axi_kernel_input_RRESP,
        m_axi_kernel_input_BVALID,
        m_axi_kernel_input_BREADY,
        m_axi_kernel_input_BRESP,
        m_axi_kernel_input_BID,
        m_axi_kernel_input_BUSER,
        vinput,
        d0
);

parameter    ap_ST_fsm_state1 = 75'd1;
parameter    ap_ST_fsm_state2 = 75'd2;
parameter    ap_ST_fsm_state3 = 75'd4;
parameter    ap_ST_fsm_state4 = 75'd8;
parameter    ap_ST_fsm_state5 = 75'd16;
parameter    ap_ST_fsm_state6 = 75'd32;
parameter    ap_ST_fsm_state7 = 75'd64;
parameter    ap_ST_fsm_state8 = 75'd128;
parameter    ap_ST_fsm_state9 = 75'd256;
parameter    ap_ST_fsm_state10 = 75'd512;
parameter    ap_ST_fsm_state11 = 75'd1024;
parameter    ap_ST_fsm_state12 = 75'd2048;
parameter    ap_ST_fsm_state13 = 75'd4096;
parameter    ap_ST_fsm_state14 = 75'd8192;
parameter    ap_ST_fsm_state15 = 75'd16384;
parameter    ap_ST_fsm_state16 = 75'd32768;
parameter    ap_ST_fsm_state17 = 75'd65536;
parameter    ap_ST_fsm_state18 = 75'd131072;
parameter    ap_ST_fsm_state19 = 75'd262144;
parameter    ap_ST_fsm_state20 = 75'd524288;
parameter    ap_ST_fsm_state21 = 75'd1048576;
parameter    ap_ST_fsm_state22 = 75'd2097152;
parameter    ap_ST_fsm_state23 = 75'd4194304;
parameter    ap_ST_fsm_state24 = 75'd8388608;
parameter    ap_ST_fsm_state25 = 75'd16777216;
parameter    ap_ST_fsm_state26 = 75'd33554432;
parameter    ap_ST_fsm_state27 = 75'd67108864;
parameter    ap_ST_fsm_state28 = 75'd134217728;
parameter    ap_ST_fsm_state29 = 75'd268435456;
parameter    ap_ST_fsm_state30 = 75'd536870912;
parameter    ap_ST_fsm_state31 = 75'd1073741824;
parameter    ap_ST_fsm_state32 = 75'd2147483648;
parameter    ap_ST_fsm_state33 = 75'd4294967296;
parameter    ap_ST_fsm_state34 = 75'd8589934592;
parameter    ap_ST_fsm_state35 = 75'd17179869184;
parameter    ap_ST_fsm_state36 = 75'd34359738368;
parameter    ap_ST_fsm_state37 = 75'd68719476736;
parameter    ap_ST_fsm_state38 = 75'd137438953472;
parameter    ap_ST_fsm_state39 = 75'd274877906944;
parameter    ap_ST_fsm_state40 = 75'd549755813888;
parameter    ap_ST_fsm_state41 = 75'd1099511627776;
parameter    ap_ST_fsm_state42 = 75'd2199023255552;
parameter    ap_ST_fsm_state43 = 75'd4398046511104;
parameter    ap_ST_fsm_state44 = 75'd8796093022208;
parameter    ap_ST_fsm_state45 = 75'd17592186044416;
parameter    ap_ST_fsm_state46 = 75'd35184372088832;
parameter    ap_ST_fsm_state47 = 75'd70368744177664;
parameter    ap_ST_fsm_state48 = 75'd140737488355328;
parameter    ap_ST_fsm_state49 = 75'd281474976710656;
parameter    ap_ST_fsm_state50 = 75'd562949953421312;
parameter    ap_ST_fsm_state51 = 75'd1125899906842624;
parameter    ap_ST_fsm_state52 = 75'd2251799813685248;
parameter    ap_ST_fsm_state53 = 75'd4503599627370496;
parameter    ap_ST_fsm_state54 = 75'd9007199254740992;
parameter    ap_ST_fsm_state55 = 75'd18014398509481984;
parameter    ap_ST_fsm_state56 = 75'd36028797018963968;
parameter    ap_ST_fsm_state57 = 75'd72057594037927936;
parameter    ap_ST_fsm_state58 = 75'd144115188075855872;
parameter    ap_ST_fsm_state59 = 75'd288230376151711744;
parameter    ap_ST_fsm_state60 = 75'd576460752303423488;
parameter    ap_ST_fsm_state61 = 75'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 75'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 75'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 75'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 75'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 75'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 75'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 75'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 75'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 75'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 75'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 75'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 75'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 75'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 75'd18889465931478580854784;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] input_0_0_address0;
output   input_0_0_ce0;
output   input_0_0_we0;
output  [31:0] input_0_0_d0;
output  [11:0] input_0_1_address0;
output   input_0_1_ce0;
output   input_0_1_we0;
output  [31:0] input_0_1_d0;
output  [11:0] input_0_2_address0;
output   input_0_2_ce0;
output   input_0_2_we0;
output  [31:0] input_0_2_d0;
output  [11:0] input_0_3_address0;
output   input_0_3_ce0;
output   input_0_3_we0;
output  [31:0] input_0_3_d0;
output  [11:0] input_0_4_address0;
output   input_0_4_ce0;
output   input_0_4_we0;
output  [31:0] input_0_4_d0;
output  [11:0] input_1_0_address0;
output   input_1_0_ce0;
output   input_1_0_we0;
output  [31:0] input_1_0_d0;
output  [11:0] input_1_1_address0;
output   input_1_1_ce0;
output   input_1_1_we0;
output  [31:0] input_1_1_d0;
output  [11:0] input_1_2_address0;
output   input_1_2_ce0;
output   input_1_2_we0;
output  [31:0] input_1_2_d0;
output  [11:0] input_1_3_address0;
output   input_1_3_ce0;
output   input_1_3_we0;
output  [31:0] input_1_3_d0;
output  [11:0] input_1_4_address0;
output   input_1_4_ce0;
output   input_1_4_we0;
output  [31:0] input_1_4_d0;
output  [11:0] input_2_0_address0;
output   input_2_0_ce0;
output   input_2_0_we0;
output  [31:0] input_2_0_d0;
output  [11:0] input_2_1_address0;
output   input_2_1_ce0;
output   input_2_1_we0;
output  [31:0] input_2_1_d0;
output  [11:0] input_2_2_address0;
output   input_2_2_ce0;
output   input_2_2_we0;
output  [31:0] input_2_2_d0;
output  [11:0] input_2_3_address0;
output   input_2_3_ce0;
output   input_2_3_we0;
output  [31:0] input_2_3_d0;
output  [11:0] input_2_4_address0;
output   input_2_4_ce0;
output   input_2_4_we0;
output  [31:0] input_2_4_d0;
output  [11:0] input_3_0_address0;
output   input_3_0_ce0;
output   input_3_0_we0;
output  [31:0] input_3_0_d0;
output  [11:0] input_3_1_address0;
output   input_3_1_ce0;
output   input_3_1_we0;
output  [31:0] input_3_1_d0;
output  [11:0] input_3_2_address0;
output   input_3_2_ce0;
output   input_3_2_we0;
output  [31:0] input_3_2_d0;
output  [11:0] input_3_3_address0;
output   input_3_3_ce0;
output   input_3_3_we0;
output  [31:0] input_3_3_d0;
output  [11:0] input_3_4_address0;
output   input_3_4_ce0;
output   input_3_4_we0;
output  [31:0] input_3_4_d0;
output  [11:0] input_4_0_address0;
output   input_4_0_ce0;
output   input_4_0_we0;
output  [31:0] input_4_0_d0;
output  [11:0] input_4_1_address0;
output   input_4_1_ce0;
output   input_4_1_we0;
output  [31:0] input_4_1_d0;
output  [11:0] input_4_2_address0;
output   input_4_2_ce0;
output   input_4_2_we0;
output  [31:0] input_4_2_d0;
output  [11:0] input_4_3_address0;
output   input_4_3_ce0;
output   input_4_3_we0;
output  [31:0] input_4_3_d0;
output  [11:0] input_4_4_address0;
output   input_4_4_ce0;
output   input_4_4_we0;
output  [31:0] input_4_4_d0;
output   m_axi_kernel_input_AWVALID;
input   m_axi_kernel_input_AWREADY;
output  [63:0] m_axi_kernel_input_AWADDR;
output  [0:0] m_axi_kernel_input_AWID;
output  [31:0] m_axi_kernel_input_AWLEN;
output  [2:0] m_axi_kernel_input_AWSIZE;
output  [1:0] m_axi_kernel_input_AWBURST;
output  [1:0] m_axi_kernel_input_AWLOCK;
output  [3:0] m_axi_kernel_input_AWCACHE;
output  [2:0] m_axi_kernel_input_AWPROT;
output  [3:0] m_axi_kernel_input_AWQOS;
output  [3:0] m_axi_kernel_input_AWREGION;
output  [0:0] m_axi_kernel_input_AWUSER;
output   m_axi_kernel_input_WVALID;
input   m_axi_kernel_input_WREADY;
output  [127:0] m_axi_kernel_input_WDATA;
output  [15:0] m_axi_kernel_input_WSTRB;
output   m_axi_kernel_input_WLAST;
output  [0:0] m_axi_kernel_input_WID;
output  [0:0] m_axi_kernel_input_WUSER;
output   m_axi_kernel_input_ARVALID;
input   m_axi_kernel_input_ARREADY;
output  [63:0] m_axi_kernel_input_ARADDR;
output  [0:0] m_axi_kernel_input_ARID;
output  [31:0] m_axi_kernel_input_ARLEN;
output  [2:0] m_axi_kernel_input_ARSIZE;
output  [1:0] m_axi_kernel_input_ARBURST;
output  [1:0] m_axi_kernel_input_ARLOCK;
output  [3:0] m_axi_kernel_input_ARCACHE;
output  [2:0] m_axi_kernel_input_ARPROT;
output  [3:0] m_axi_kernel_input_ARQOS;
output  [3:0] m_axi_kernel_input_ARREGION;
output  [0:0] m_axi_kernel_input_ARUSER;
input   m_axi_kernel_input_RVALID;
output   m_axi_kernel_input_RREADY;
input  [127:0] m_axi_kernel_input_RDATA;
input   m_axi_kernel_input_RLAST;
input  [0:0] m_axi_kernel_input_RID;
input  [8:0] m_axi_kernel_input_RFIFONUM;
input  [0:0] m_axi_kernel_input_RUSER;
input  [1:0] m_axi_kernel_input_RRESP;
input   m_axi_kernel_input_BVALID;
output   m_axi_kernel_input_BREADY;
input  [1:0] m_axi_kernel_input_BRESP;
input  [0:0] m_axi_kernel_input_BID;
input  [0:0] m_axi_kernel_input_BUSER;
input  [63:0] vinput;
input  [7:0] d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_kernel_input_ARVALID;
reg[63:0] m_axi_kernel_input_ARADDR;
reg[0:0] m_axi_kernel_input_ARID;
reg[31:0] m_axi_kernel_input_ARLEN;
reg[2:0] m_axi_kernel_input_ARSIZE;
reg[1:0] m_axi_kernel_input_ARBURST;
reg[1:0] m_axi_kernel_input_ARLOCK;
reg[3:0] m_axi_kernel_input_ARCACHE;
reg[2:0] m_axi_kernel_input_ARPROT;
reg[3:0] m_axi_kernel_input_ARQOS;
reg[3:0] m_axi_kernel_input_ARREGION;
reg[0:0] m_axi_kernel_input_ARUSER;
reg m_axi_kernel_input_RREADY;

(* fsm_encoding = "none" *) reg   [74:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    kernel_input_blk_n_AR;
wire    ap_CS_fsm_state3;
wire   [21:0] mul9_fu_176_p2;
reg   [21:0] mul9_reg_219;
reg   [59:0] trunc_ln_reg_224;
wire    ap_CS_fsm_state2;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_ap_start;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_ap_done;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_ap_idle;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_ap_ready;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_AWVALID;
wire   [63:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_AWADDR;
wire   [0:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_AWID;
wire   [31:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_AWLEN;
wire   [2:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_AWSIZE;
wire   [1:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_AWBURST;
wire   [1:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_AWLOCK;
wire   [3:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_AWCACHE;
wire   [2:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_AWPROT;
wire   [3:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_AWQOS;
wire   [3:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_AWREGION;
wire   [0:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_AWUSER;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_WVALID;
wire   [127:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_WDATA;
wire   [15:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_WSTRB;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_WLAST;
wire   [0:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_WID;
wire   [0:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_WUSER;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_ARVALID;
wire   [63:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_ARADDR;
wire   [0:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_ARID;
wire   [31:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_ARLEN;
wire   [2:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_ARSIZE;
wire   [1:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_ARBURST;
wire   [1:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_ARLOCK;
wire   [3:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_ARCACHE;
wire   [2:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_ARPROT;
wire   [3:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_ARQOS;
wire   [3:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_ARREGION;
wire   [0:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_ARUSER;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_RREADY;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_BREADY;
wire   [11:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_0_address0;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_0_ce0;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_0_we0;
wire   [31:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_0_d0;
wire   [11:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_1_address0;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_1_ce0;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_1_we0;
wire   [31:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_1_d0;
wire   [11:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_2_address0;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_2_ce0;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_2_we0;
wire   [31:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_2_d0;
wire   [11:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_3_address0;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_3_ce0;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_3_we0;
wire   [31:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_3_d0;
wire   [11:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_4_address0;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_4_ce0;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_4_we0;
wire   [31:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_4_d0;
wire   [11:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_0_address0;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_0_ce0;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_0_we0;
wire   [31:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_0_d0;
wire   [11:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_1_address0;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_1_ce0;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_1_we0;
wire   [31:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_1_d0;
wire   [11:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_2_address0;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_2_ce0;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_2_we0;
wire   [31:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_2_d0;
wire   [11:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_3_address0;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_3_ce0;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_3_we0;
wire   [31:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_3_d0;
wire   [11:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_4_address0;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_4_ce0;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_4_we0;
wire   [31:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_4_d0;
wire   [11:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_0_address0;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_0_ce0;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_0_we0;
wire   [31:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_0_d0;
wire   [11:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_1_address0;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_1_ce0;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_1_we0;
wire   [31:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_1_d0;
wire   [11:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_2_address0;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_2_ce0;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_2_we0;
wire   [31:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_2_d0;
wire   [11:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_3_address0;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_3_ce0;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_3_we0;
wire   [31:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_3_d0;
wire   [11:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_4_address0;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_4_ce0;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_4_we0;
wire   [31:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_4_d0;
wire   [11:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_0_address0;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_0_ce0;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_0_we0;
wire   [31:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_0_d0;
wire   [11:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_1_address0;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_1_ce0;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_1_we0;
wire   [31:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_1_d0;
wire   [11:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_2_address0;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_2_ce0;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_2_we0;
wire   [31:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_2_d0;
wire   [11:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_3_address0;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_3_ce0;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_3_we0;
wire   [31:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_3_d0;
wire   [11:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_4_address0;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_4_ce0;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_4_we0;
wire   [31:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_4_d0;
wire   [11:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_0_address0;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_0_ce0;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_0_we0;
wire   [31:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_0_d0;
wire   [11:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_1_address0;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_1_ce0;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_1_we0;
wire   [31:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_1_d0;
wire   [11:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_2_address0;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_2_ce0;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_2_we0;
wire   [31:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_2_d0;
wire   [11:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_3_address0;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_3_ce0;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_3_we0;
wire   [31:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_3_d0;
wire   [11:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_4_address0;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_4_ce0;
wire    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_4_we0;
wire   [31:0] grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_4_d0;
reg    grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_ap_start_reg;
wire    ap_CS_fsm_state73;
reg   [74:0] ap_NS_fsm;
wire    ap_NS_fsm_state74;
wire    ap_CS_fsm_state74;
wire    ap_CS_fsm_state75;
wire  signed [63:0] sext_ln627_fu_209_p1;
wire   [7:0] mul9_fu_176_p0;
wire   [14:0] mul9_fu_176_p1;
wire   [25:0] shl_ln_fu_182_p3;
wire   [63:0] zext_ln627_fu_189_p1;
wire   [63:0] add_ln627_fu_193_p2;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
wire    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
wire    ap_ST_fsm_state71_blk;
wire    ap_ST_fsm_state72_blk;
wire    ap_ST_fsm_state73_blk;
wire    ap_ST_fsm_state74_blk;
reg    ap_ST_fsm_state75_blk;
wire   [21:0] mul9_fu_176_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 75'd1;
#0 grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_ap_start_reg = 1'b0;
end

kernel_cnn_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3 grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_ap_start),
    .ap_done(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_ap_done),
    .ap_idle(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_ap_idle),
    .ap_ready(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_ap_ready),
    .m_axi_kernel_input_AWVALID(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_AWVALID),
    .m_axi_kernel_input_AWREADY(1'b0),
    .m_axi_kernel_input_AWADDR(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_AWADDR),
    .m_axi_kernel_input_AWID(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_AWID),
    .m_axi_kernel_input_AWLEN(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_AWLEN),
    .m_axi_kernel_input_AWSIZE(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_AWSIZE),
    .m_axi_kernel_input_AWBURST(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_AWBURST),
    .m_axi_kernel_input_AWLOCK(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_AWLOCK),
    .m_axi_kernel_input_AWCACHE(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_AWCACHE),
    .m_axi_kernel_input_AWPROT(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_AWPROT),
    .m_axi_kernel_input_AWQOS(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_AWQOS),
    .m_axi_kernel_input_AWREGION(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_AWREGION),
    .m_axi_kernel_input_AWUSER(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_AWUSER),
    .m_axi_kernel_input_WVALID(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_WVALID),
    .m_axi_kernel_input_WREADY(1'b0),
    .m_axi_kernel_input_WDATA(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_WDATA),
    .m_axi_kernel_input_WSTRB(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_WSTRB),
    .m_axi_kernel_input_WLAST(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_WLAST),
    .m_axi_kernel_input_WID(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_WID),
    .m_axi_kernel_input_WUSER(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_WUSER),
    .m_axi_kernel_input_ARVALID(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_ARVALID),
    .m_axi_kernel_input_ARREADY(m_axi_kernel_input_ARREADY),
    .m_axi_kernel_input_ARADDR(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_ARADDR),
    .m_axi_kernel_input_ARID(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_ARID),
    .m_axi_kernel_input_ARLEN(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_ARLEN),
    .m_axi_kernel_input_ARSIZE(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_ARSIZE),
    .m_axi_kernel_input_ARBURST(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_ARBURST),
    .m_axi_kernel_input_ARLOCK(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_ARLOCK),
    .m_axi_kernel_input_ARCACHE(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_ARCACHE),
    .m_axi_kernel_input_ARPROT(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_ARPROT),
    .m_axi_kernel_input_ARQOS(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_ARQOS),
    .m_axi_kernel_input_ARREGION(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_ARREGION),
    .m_axi_kernel_input_ARUSER(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_ARUSER),
    .m_axi_kernel_input_RVALID(m_axi_kernel_input_RVALID),
    .m_axi_kernel_input_RREADY(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_RREADY),
    .m_axi_kernel_input_RDATA(m_axi_kernel_input_RDATA),
    .m_axi_kernel_input_RLAST(m_axi_kernel_input_RLAST),
    .m_axi_kernel_input_RID(m_axi_kernel_input_RID),
    .m_axi_kernel_input_RFIFONUM(m_axi_kernel_input_RFIFONUM),
    .m_axi_kernel_input_RUSER(m_axi_kernel_input_RUSER),
    .m_axi_kernel_input_RRESP(m_axi_kernel_input_RRESP),
    .m_axi_kernel_input_BVALID(1'b0),
    .m_axi_kernel_input_BREADY(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_BREADY),
    .m_axi_kernel_input_BRESP(2'd0),
    .m_axi_kernel_input_BID(1'd0),
    .m_axi_kernel_input_BUSER(1'd0),
    .sext_ln627(trunc_ln_reg_224),
    .input_0_0_address0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_0_address0),
    .input_0_0_ce0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_0_ce0),
    .input_0_0_we0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_0_we0),
    .input_0_0_d0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_0_d0),
    .input_0_1_address0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_1_address0),
    .input_0_1_ce0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_1_ce0),
    .input_0_1_we0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_1_we0),
    .input_0_1_d0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_1_d0),
    .input_0_2_address0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_2_address0),
    .input_0_2_ce0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_2_ce0),
    .input_0_2_we0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_2_we0),
    .input_0_2_d0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_2_d0),
    .input_0_3_address0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_3_address0),
    .input_0_3_ce0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_3_ce0),
    .input_0_3_we0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_3_we0),
    .input_0_3_d0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_3_d0),
    .input_0_4_address0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_4_address0),
    .input_0_4_ce0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_4_ce0),
    .input_0_4_we0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_4_we0),
    .input_0_4_d0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_4_d0),
    .input_1_0_address0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_0_address0),
    .input_1_0_ce0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_0_ce0),
    .input_1_0_we0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_0_we0),
    .input_1_0_d0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_0_d0),
    .input_1_1_address0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_1_address0),
    .input_1_1_ce0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_1_ce0),
    .input_1_1_we0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_1_we0),
    .input_1_1_d0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_1_d0),
    .input_1_2_address0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_2_address0),
    .input_1_2_ce0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_2_ce0),
    .input_1_2_we0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_2_we0),
    .input_1_2_d0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_2_d0),
    .input_1_3_address0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_3_address0),
    .input_1_3_ce0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_3_ce0),
    .input_1_3_we0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_3_we0),
    .input_1_3_d0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_3_d0),
    .input_1_4_address0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_4_address0),
    .input_1_4_ce0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_4_ce0),
    .input_1_4_we0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_4_we0),
    .input_1_4_d0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_4_d0),
    .input_2_0_address0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_0_address0),
    .input_2_0_ce0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_0_ce0),
    .input_2_0_we0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_0_we0),
    .input_2_0_d0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_0_d0),
    .input_2_1_address0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_1_address0),
    .input_2_1_ce0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_1_ce0),
    .input_2_1_we0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_1_we0),
    .input_2_1_d0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_1_d0),
    .input_2_2_address0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_2_address0),
    .input_2_2_ce0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_2_ce0),
    .input_2_2_we0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_2_we0),
    .input_2_2_d0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_2_d0),
    .input_2_3_address0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_3_address0),
    .input_2_3_ce0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_3_ce0),
    .input_2_3_we0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_3_we0),
    .input_2_3_d0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_3_d0),
    .input_2_4_address0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_4_address0),
    .input_2_4_ce0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_4_ce0),
    .input_2_4_we0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_4_we0),
    .input_2_4_d0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_4_d0),
    .input_3_0_address0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_0_address0),
    .input_3_0_ce0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_0_ce0),
    .input_3_0_we0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_0_we0),
    .input_3_0_d0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_0_d0),
    .input_3_1_address0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_1_address0),
    .input_3_1_ce0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_1_ce0),
    .input_3_1_we0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_1_we0),
    .input_3_1_d0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_1_d0),
    .input_3_2_address0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_2_address0),
    .input_3_2_ce0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_2_ce0),
    .input_3_2_we0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_2_we0),
    .input_3_2_d0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_2_d0),
    .input_3_3_address0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_3_address0),
    .input_3_3_ce0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_3_ce0),
    .input_3_3_we0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_3_we0),
    .input_3_3_d0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_3_d0),
    .input_3_4_address0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_4_address0),
    .input_3_4_ce0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_4_ce0),
    .input_3_4_we0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_4_we0),
    .input_3_4_d0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_4_d0),
    .input_4_0_address0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_0_address0),
    .input_4_0_ce0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_0_ce0),
    .input_4_0_we0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_0_we0),
    .input_4_0_d0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_0_d0),
    .input_4_1_address0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_1_address0),
    .input_4_1_ce0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_1_ce0),
    .input_4_1_we0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_1_we0),
    .input_4_1_d0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_1_d0),
    .input_4_2_address0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_2_address0),
    .input_4_2_ce0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_2_ce0),
    .input_4_2_we0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_2_we0),
    .input_4_2_d0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_2_d0),
    .input_4_3_address0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_3_address0),
    .input_4_3_ce0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_3_ce0),
    .input_4_3_we0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_3_we0),
    .input_4_3_d0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_3_d0),
    .input_4_4_address0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_4_address0),
    .input_4_4_ce0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_4_ce0),
    .input_4_4_we0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_4_we0),
    .input_4_4_d0(grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_4_d0)
);

kernel_cnn_mul_8ns_15ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 22 ))
mul_8ns_15ns_22_1_1_U885(
    .din0(mul9_fu_176_p0),
    .din1(mul9_fu_176_p1),
    .dout(mul9_fu_176_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state74) & (1'b1 == ap_CS_fsm_state73))) begin
            grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_ap_start_reg <= 1'b1;
        end else if ((grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_ap_ready == 1'b1)) begin
            grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        mul9_reg_219 <= mul9_fu_176_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        trunc_ln_reg_224 <= {{add_ln627_fu_193_p2[63:4]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

always @ (*) begin
    if ((m_axi_kernel_input_ARREADY == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

assign ap_ST_fsm_state69_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state70_blk = 1'b0;

assign ap_ST_fsm_state71_blk = 1'b0;

assign ap_ST_fsm_state72_blk = 1'b0;

assign ap_ST_fsm_state73_blk = 1'b0;

assign ap_ST_fsm_state74_blk = 1'b0;

always @ (*) begin
    if ((grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_ap_done == 1'b0)) begin
        ap_ST_fsm_state75_blk = 1'b1;
    end else begin
        ap_ST_fsm_state75_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state75)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state75))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        kernel_input_blk_n_AR = m_axi_kernel_input_ARREADY;
    end else begin
        kernel_input_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((m_axi_kernel_input_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_kernel_input_ARADDR = sext_ln627_fu_209_p1;
    end else if (((1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74))) begin
        m_axi_kernel_input_ARADDR = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_ARADDR;
    end else begin
        m_axi_kernel_input_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74))) begin
        m_axi_kernel_input_ARBURST = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_ARBURST;
    end else begin
        m_axi_kernel_input_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74))) begin
        m_axi_kernel_input_ARCACHE = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_ARCACHE;
    end else begin
        m_axi_kernel_input_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74))) begin
        m_axi_kernel_input_ARID = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_ARID;
    end else begin
        m_axi_kernel_input_ARID = 1'd0;
    end
end

always @ (*) begin
    if (((m_axi_kernel_input_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_kernel_input_ARLEN = 32'd12996;
    end else if (((1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74))) begin
        m_axi_kernel_input_ARLEN = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_ARLEN;
    end else begin
        m_axi_kernel_input_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74))) begin
        m_axi_kernel_input_ARLOCK = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_ARLOCK;
    end else begin
        m_axi_kernel_input_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74))) begin
        m_axi_kernel_input_ARPROT = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_ARPROT;
    end else begin
        m_axi_kernel_input_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74))) begin
        m_axi_kernel_input_ARQOS = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_ARQOS;
    end else begin
        m_axi_kernel_input_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74))) begin
        m_axi_kernel_input_ARREGION = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_ARREGION;
    end else begin
        m_axi_kernel_input_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74))) begin
        m_axi_kernel_input_ARSIZE = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_ARSIZE;
    end else begin
        m_axi_kernel_input_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74))) begin
        m_axi_kernel_input_ARUSER = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_ARUSER;
    end else begin
        m_axi_kernel_input_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if (((m_axi_kernel_input_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_kernel_input_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74))) begin
        m_axi_kernel_input_ARVALID = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_ARVALID;
    end else begin
        m_axi_kernel_input_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74))) begin
        m_axi_kernel_input_RREADY = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_m_axi_kernel_input_RREADY;
    end else begin
        m_axi_kernel_input_RREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((m_axi_kernel_input_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            if (((grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state75))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state75;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln627_fu_193_p2 = (zext_ln627_fu_189_p1 + vinput);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd74];

assign ap_NS_fsm_state74 = ap_NS_fsm[32'd73];

assign grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_ap_start = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_ap_start_reg;

assign input_0_0_address0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_0_address0;

assign input_0_0_ce0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_0_ce0;

assign input_0_0_d0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_0_d0;

assign input_0_0_we0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_0_we0;

assign input_0_1_address0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_1_address0;

assign input_0_1_ce0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_1_ce0;

assign input_0_1_d0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_1_d0;

assign input_0_1_we0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_1_we0;

assign input_0_2_address0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_2_address0;

assign input_0_2_ce0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_2_ce0;

assign input_0_2_d0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_2_d0;

assign input_0_2_we0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_2_we0;

assign input_0_3_address0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_3_address0;

assign input_0_3_ce0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_3_ce0;

assign input_0_3_d0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_3_d0;

assign input_0_3_we0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_3_we0;

assign input_0_4_address0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_4_address0;

assign input_0_4_ce0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_4_ce0;

assign input_0_4_d0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_4_d0;

assign input_0_4_we0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_0_4_we0;

assign input_1_0_address0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_0_address0;

assign input_1_0_ce0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_0_ce0;

assign input_1_0_d0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_0_d0;

assign input_1_0_we0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_0_we0;

assign input_1_1_address0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_1_address0;

assign input_1_1_ce0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_1_ce0;

assign input_1_1_d0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_1_d0;

assign input_1_1_we0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_1_we0;

assign input_1_2_address0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_2_address0;

assign input_1_2_ce0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_2_ce0;

assign input_1_2_d0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_2_d0;

assign input_1_2_we0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_2_we0;

assign input_1_3_address0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_3_address0;

assign input_1_3_ce0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_3_ce0;

assign input_1_3_d0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_3_d0;

assign input_1_3_we0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_3_we0;

assign input_1_4_address0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_4_address0;

assign input_1_4_ce0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_4_ce0;

assign input_1_4_d0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_4_d0;

assign input_1_4_we0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_1_4_we0;

assign input_2_0_address0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_0_address0;

assign input_2_0_ce0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_0_ce0;

assign input_2_0_d0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_0_d0;

assign input_2_0_we0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_0_we0;

assign input_2_1_address0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_1_address0;

assign input_2_1_ce0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_1_ce0;

assign input_2_1_d0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_1_d0;

assign input_2_1_we0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_1_we0;

assign input_2_2_address0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_2_address0;

assign input_2_2_ce0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_2_ce0;

assign input_2_2_d0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_2_d0;

assign input_2_2_we0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_2_we0;

assign input_2_3_address0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_3_address0;

assign input_2_3_ce0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_3_ce0;

assign input_2_3_d0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_3_d0;

assign input_2_3_we0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_3_we0;

assign input_2_4_address0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_4_address0;

assign input_2_4_ce0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_4_ce0;

assign input_2_4_d0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_4_d0;

assign input_2_4_we0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_2_4_we0;

assign input_3_0_address0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_0_address0;

assign input_3_0_ce0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_0_ce0;

assign input_3_0_d0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_0_d0;

assign input_3_0_we0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_0_we0;

assign input_3_1_address0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_1_address0;

assign input_3_1_ce0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_1_ce0;

assign input_3_1_d0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_1_d0;

assign input_3_1_we0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_1_we0;

assign input_3_2_address0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_2_address0;

assign input_3_2_ce0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_2_ce0;

assign input_3_2_d0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_2_d0;

assign input_3_2_we0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_2_we0;

assign input_3_3_address0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_3_address0;

assign input_3_3_ce0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_3_ce0;

assign input_3_3_d0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_3_d0;

assign input_3_3_we0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_3_we0;

assign input_3_4_address0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_4_address0;

assign input_3_4_ce0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_4_ce0;

assign input_3_4_d0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_4_d0;

assign input_3_4_we0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_3_4_we0;

assign input_4_0_address0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_0_address0;

assign input_4_0_ce0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_0_ce0;

assign input_4_0_d0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_0_d0;

assign input_4_0_we0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_0_we0;

assign input_4_1_address0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_1_address0;

assign input_4_1_ce0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_1_ce0;

assign input_4_1_d0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_1_d0;

assign input_4_1_we0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_1_we0;

assign input_4_2_address0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_2_address0;

assign input_4_2_ce0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_2_ce0;

assign input_4_2_d0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_2_d0;

assign input_4_2_we0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_2_we0;

assign input_4_3_address0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_3_address0;

assign input_4_3_ce0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_3_ce0;

assign input_4_3_d0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_3_d0;

assign input_4_3_we0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_3_we0;

assign input_4_4_address0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_4_address0;

assign input_4_4_ce0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_4_ce0;

assign input_4_4_d0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_4_d0;

assign input_4_4_we0 = grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_input_4_4_we0;

assign m_axi_kernel_input_AWADDR = 64'd0;

assign m_axi_kernel_input_AWBURST = 2'd0;

assign m_axi_kernel_input_AWCACHE = 4'd0;

assign m_axi_kernel_input_AWID = 1'd0;

assign m_axi_kernel_input_AWLEN = 32'd0;

assign m_axi_kernel_input_AWLOCK = 2'd0;

assign m_axi_kernel_input_AWPROT = 3'd0;

assign m_axi_kernel_input_AWQOS = 4'd0;

assign m_axi_kernel_input_AWREGION = 4'd0;

assign m_axi_kernel_input_AWSIZE = 3'd0;

assign m_axi_kernel_input_AWUSER = 1'd0;

assign m_axi_kernel_input_AWVALID = 1'b0;

assign m_axi_kernel_input_BREADY = 1'b0;

assign m_axi_kernel_input_WDATA = 128'd0;

assign m_axi_kernel_input_WID = 1'd0;

assign m_axi_kernel_input_WLAST = 1'b0;

assign m_axi_kernel_input_WSTRB = 16'd0;

assign m_axi_kernel_input_WUSER = 1'd0;

assign m_axi_kernel_input_WVALID = 1'b0;

assign mul9_fu_176_p0 = mul9_fu_176_p00;

assign mul9_fu_176_p00 = d0;

assign mul9_fu_176_p1 = 22'd12996;

assign sext_ln627_fu_209_p1 = $signed(trunc_ln_reg_224);

assign shl_ln_fu_182_p3 = {{mul9_reg_219}, {4'd0}};

assign zext_ln627_fu_189_p1 = shl_ln_fu_182_p3;

endmodule //kernel_cnn_load_input_S0
