---
marp: true
theme: gaia
_class: lead
paginate: true
backgroundColor: #fff
backgroundImage: url('res/hero-background.svg')
---
# **RISC-V Lab**
# Introduction
---
## **Basics**
- **4** students per team
- **self defined** HW (FPGA) / SW (RISC-V) `project` 
  examples: Real time video / audio, multi-master/core, networking...
## **Formals**
- Module = Lecture + Project
- 6 ECTS
- Project ET / CS 

---
## **Prerequisites**
- digital logic basics: sequential (D-FF!) & combinational logic, FSM
- C
- System Verilog - (very) "nice to have"
   -> System Verilog crash course offered during first two weeks 

---
## **You will learn...**
- HW / SW codesign basics
- SoC architecture elements 
  - memory mapped peripherals
  - hierarchical on chip interconnects
  - cascaded IRQs
  - DMA
- HW / SW system level cosimulation & debugging
- FPGA use
- ...

---
## **Flow**
![bg w:900](res/rvlab_flow.drawio.svg)
