
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15296 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 368.805 ; gain = 101.344
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/new/top.vhd:10]
INFO: [Synth 8-3491] module 'clk' declared at 'D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/new/clk.vhd:5' bound to instance 'clk1' of component 'clk' [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/new/top.vhd:36]
INFO: [Synth 8-638] synthesizing module 'clk' [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/new/clk.vhd:10]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.runs/synth_1/.Xil/Vivado-16020-LAPTOP-NJE0O93L/realtime/clk_wiz_0_stub.v:5' bound to instance 'clk1' of component 'clk_wiz_0' [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/new/clk.vhd:19]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.runs/synth_1/.Xil/Vivado-16020-LAPTOP-NJE0O93L/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.runs/synth_1/.Xil/Vivado-16020-LAPTOP-NJE0O93L/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk' (2#1) [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/new/clk.vhd:10]
INFO: [Synth 8-3491] module 'rom' declared at 'D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/new/rom.vhd:5' bound to instance 'rom1' of component 'rom' [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/new/top.vhd:40]
INFO: [Synth 8-638] synthesizing module 'rom' [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/new/rom.vhd:11]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.runs/synth_1/.Xil/Vivado-16020-LAPTOP-NJE0O93L/realtime/blk_mem_gen_0_stub.v:6' bound to instance 'rom' of component 'blk_mem_gen_0' [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/new/rom.vhd:21]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.runs/synth_1/.Xil/Vivado-16020-LAPTOP-NJE0O93L/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (3#1) [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.runs/synth_1/.Xil/Vivado-16020-LAPTOP-NJE0O93L/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'rom' (4#1) [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/new/rom.vhd:11]
INFO: [Synth 8-3491] module 'demodulatie' declared at 'D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/new/demodulatie.vhd:6' bound to instance 'demodulatie1' of component 'demodulatie' [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/new/top.vhd:45]
INFO: [Synth 8-638] synthesizing module 'demodulatie' [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/new/demodulatie.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'demodulatie' (5#1) [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/new/demodulatie.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'top' (6#1) [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/new/top.vhd:10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 421.273 ; gain = 153.813
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 421.273 ; gain = 153.813
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.runs/synth_1/.Xil/Vivado-16020-LAPTOP-NJE0O93L/dcp2/blk_mem_gen_0_in_context.xdc] for cell 'rom1/rom'
Finished Parsing XDC File [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.runs/synth_1/.Xil/Vivado-16020-LAPTOP-NJE0O93L/dcp2/blk_mem_gen_0_in_context.xdc] for cell 'rom1/rom'
Parsing XDC File [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.runs/synth_1/.Xil/Vivado-16020-LAPTOP-NJE0O93L/dcp3/clk_wiz_0_in_context.xdc] for cell 'clk1/clk1'
Finished Parsing XDC File [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.runs/synth_1/.Xil/Vivado-16020-LAPTOP-NJE0O93L/dcp3/clk_wiz_0_in_context.xdc] for cell 'clk1/clk1'
Parsing XDC File [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 736.105 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 736.105 ; gain = 468.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 736.105 ; gain = 468.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk100MHz. (constraint file  {D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.runs/synth_1/.Xil/Vivado-16020-LAPTOP-NJE0O93L/dcp3/clk_wiz_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk100MHz. (constraint file  {D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.runs/synth_1/.Xil/Vivado-16020-LAPTOP-NJE0O93L/dcp3/clk_wiz_0_in_context.xdc}, line 4).
Applied set_property DONT_TOUCH = true for clk1/clk1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rom1/rom. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 736.105 ; gain = 468.645
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/new/demodulatie.vhd:24]
WARNING: [Synth 8-6014] Unused sequential element tmpadres_reg was removed.  [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/new/demodulatie.vhd:32]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 736.105 ; gain = 468.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module demodulatie 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element demodulatie1/counter_reg was removed.  [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/new/demodulatie.vhd:24]
WARNING: [Synth 8-6014] Unused sequential element demodulatie1/tmpadres_reg was removed.  [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.srcs/sources_1/new/demodulatie.vhd:32]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 736.105 ; gain = 468.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk1/clk1/clk_out1' to pin 'clk1/clk1/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 743.016 ; gain = 475.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 763.492 ; gain = 496.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 764.742 ; gain = 497.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 764.742 ; gain = 497.281
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 764.742 ; gain = 497.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 764.742 ; gain = 497.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 764.742 ; gain = 497.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 764.742 ; gain = 497.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 764.742 ; gain = 497.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |clk_wiz_0     |     1|
|3     |CARRY4        |     1|
|4     |LUT1          |     2|
|5     |LUT2          |     4|
|6     |LUT3          |     4|
|7     |LUT4          |    12|
|8     |LUT5          |     5|
|9     |LUT6          |     9|
|10    |FDRE          |    22|
|11    |OBUF          |     1|
+------+--------------+------+

Report Instance Areas: 
+------+---------------+------------+------+
|      |Instance       |Module      |Cells |
+------+---------------+------------+------+
|1     |top            |            |    69|
|2     |  clk1         |clk         |     1|
|3     |  demodulatie1 |demodulatie |    52|
|4     |  rom1         |rom         |    15|
+------+---------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 764.742 ; gain = 497.281
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 764.742 ; gain = 182.449
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 764.742 ; gain = 497.281
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 764.742 ; gain = 508.750
INFO: [Common 17-1381] The checkpoint 'D:/Documenten/Avans 2017-2018/Blok 8/Pong/Geluid code/Week 5/week_5/week_5.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 764.742 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May 29 10:48:39 2018...
