Release 14.7 Drc P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Mon Jan 15 15:13:19 2018

drc -z display_cu.ncd display_cu.pcf

INFO:PhysDesignRules:772 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   digital_clock_manager/DCM_SP_INST, consult the device Interactive Data Sheet.
DRC detected 0 errors and 0 warnings.
