Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0c1f0db720af4cc1b43e204ef9c0830c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_SoC_func_synth xil_defaultlib.tb_SoC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SoC_AD
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.DECODE
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux3(WIDTH=5)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.EXECUTE
Compiling module xil_defaultlib.AND(WIDTH=32)
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.CLA4_default
Compiling module xil_defaultlib.CLA32_default
Compiling module xil_defaultlib.CLA64
Compiling module xil_defaultlib.dreg(WIDTH=64)
Compiling module xil_defaultlib.pipelined_mul
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.WRITEBACK
Compiling module xil_defaultlib.dreg(WIDTH=1)
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.FA_AD
Compiling module xil_defaultlib.dreg(WIDTH=4)
Compiling module xil_defaultlib.sr_reg(WIDTH=1)
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.comparator(WIDTH=4)
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.fact_DP
Compiling module xil_defaultlib.fact_CU
Compiling module xil_defaultlib.fact
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.GPIO_AD
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.SoC
Compiling module xil_defaultlib.tb_SoC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SoC_func_synth
