Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Oct  8 14:37:30 2024
| Host         : Roderick running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clk6p25m_mod/flex_clk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: task_4b_mod/clk25m_mod/flex_clk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: task_4b_mod/s1_input_mod/clk2k_mod/flex_clk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: task_4b_mod/s2_input_mod/clk2k_mod/flex_clk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: task_4b_mod/s3_input_mod/clk2k_mod/flex_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 330 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.431        0.000                      0                  325        0.261        0.000                      0                  325        4.500        0.000                       0                   166  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.431        0.000                      0                  325        0.261        0.000                      0                  325        4.500        0.000                       0                   166  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.431ns  (required time - arrival time)
  Source:                 task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 0.704ns (17.256%)  route 3.376ns (82.744%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.557     5.078    task_4b_mod/s1_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X39Y33         FDRE                                         r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[25]/Q
                         net (fo=2, routed)           0.881     6.415    task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[25]
    SLICE_X38Y32         LUT6 (Prop_lut6_I4_O)        0.124     6.539 r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT[0]_i_5/O
                         net (fo=2, routed)           1.322     7.861    task_4b_mod/s1_input_mod/clk2k_mod/COUNT[0]_i_5_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I4_O)        0.124     7.985 r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT[0]_i_1/O
                         net (fo=32, routed)          1.173     9.158    task_4b_mod/s1_input_mod/clk2k_mod/COUNT[0]_i_1_n_0
    SLICE_X39Y32         FDRE                                         r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.437    14.778    task_4b_mod/s1_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X39Y32         FDRE                                         r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[20]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X39Y32         FDRE (Setup_fdre_C_R)       -0.429    14.589    task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.158    
  -------------------------------------------------------------------
                         slack                                  5.431    

Slack (MET) :             5.431ns  (required time - arrival time)
  Source:                 task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 0.704ns (17.256%)  route 3.376ns (82.744%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.557     5.078    task_4b_mod/s1_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X39Y33         FDRE                                         r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[25]/Q
                         net (fo=2, routed)           0.881     6.415    task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[25]
    SLICE_X38Y32         LUT6 (Prop_lut6_I4_O)        0.124     6.539 r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT[0]_i_5/O
                         net (fo=2, routed)           1.322     7.861    task_4b_mod/s1_input_mod/clk2k_mod/COUNT[0]_i_5_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I4_O)        0.124     7.985 r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT[0]_i_1/O
                         net (fo=32, routed)          1.173     9.158    task_4b_mod/s1_input_mod/clk2k_mod/COUNT[0]_i_1_n_0
    SLICE_X39Y32         FDRE                                         r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.437    14.778    task_4b_mod/s1_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X39Y32         FDRE                                         r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[21]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X39Y32         FDRE (Setup_fdre_C_R)       -0.429    14.589    task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.158    
  -------------------------------------------------------------------
                         slack                                  5.431    

Slack (MET) :             5.431ns  (required time - arrival time)
  Source:                 task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 0.704ns (17.256%)  route 3.376ns (82.744%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.557     5.078    task_4b_mod/s1_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X39Y33         FDRE                                         r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[25]/Q
                         net (fo=2, routed)           0.881     6.415    task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[25]
    SLICE_X38Y32         LUT6 (Prop_lut6_I4_O)        0.124     6.539 r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT[0]_i_5/O
                         net (fo=2, routed)           1.322     7.861    task_4b_mod/s1_input_mod/clk2k_mod/COUNT[0]_i_5_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I4_O)        0.124     7.985 r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT[0]_i_1/O
                         net (fo=32, routed)          1.173     9.158    task_4b_mod/s1_input_mod/clk2k_mod/COUNT[0]_i_1_n_0
    SLICE_X39Y32         FDRE                                         r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.437    14.778    task_4b_mod/s1_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X39Y32         FDRE                                         r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[22]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X39Y32         FDRE (Setup_fdre_C_R)       -0.429    14.589    task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.158    
  -------------------------------------------------------------------
                         slack                                  5.431    

Slack (MET) :             5.431ns  (required time - arrival time)
  Source:                 task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 0.704ns (17.256%)  route 3.376ns (82.744%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.557     5.078    task_4b_mod/s1_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X39Y33         FDRE                                         r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[25]/Q
                         net (fo=2, routed)           0.881     6.415    task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[25]
    SLICE_X38Y32         LUT6 (Prop_lut6_I4_O)        0.124     6.539 r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT[0]_i_5/O
                         net (fo=2, routed)           1.322     7.861    task_4b_mod/s1_input_mod/clk2k_mod/COUNT[0]_i_5_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I4_O)        0.124     7.985 r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT[0]_i_1/O
                         net (fo=32, routed)          1.173     9.158    task_4b_mod/s1_input_mod/clk2k_mod/COUNT[0]_i_1_n_0
    SLICE_X39Y32         FDRE                                         r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.437    14.778    task_4b_mod/s1_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X39Y32         FDRE                                         r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[23]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X39Y32         FDRE (Setup_fdre_C_R)       -0.429    14.589    task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.158    
  -------------------------------------------------------------------
                         slack                                  5.431    

Slack (MET) :             5.567ns  (required time - arrival time)
  Source:                 task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 0.704ns (17.862%)  route 3.237ns (82.138%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.557     5.078    task_4b_mod/s1_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X39Y33         FDRE                                         r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[25]/Q
                         net (fo=2, routed)           0.881     6.415    task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[25]
    SLICE_X38Y32         LUT6 (Prop_lut6_I4_O)        0.124     6.539 r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT[0]_i_5/O
                         net (fo=2, routed)           1.322     7.861    task_4b_mod/s1_input_mod/clk2k_mod/COUNT[0]_i_5_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I4_O)        0.124     7.985 r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT[0]_i_1/O
                         net (fo=32, routed)          1.035     9.020    task_4b_mod/s1_input_mod/clk2k_mod/COUNT[0]_i_1_n_0
    SLICE_X39Y31         FDRE                                         r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.435    14.776    task_4b_mod/s1_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X39Y31         FDRE                                         r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[16]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X39Y31         FDRE (Setup_fdre_C_R)       -0.429    14.587    task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[16]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -9.020    
  -------------------------------------------------------------------
                         slack                                  5.567    

Slack (MET) :             5.567ns  (required time - arrival time)
  Source:                 task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 0.704ns (17.862%)  route 3.237ns (82.138%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.557     5.078    task_4b_mod/s1_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X39Y33         FDRE                                         r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[25]/Q
                         net (fo=2, routed)           0.881     6.415    task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[25]
    SLICE_X38Y32         LUT6 (Prop_lut6_I4_O)        0.124     6.539 r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT[0]_i_5/O
                         net (fo=2, routed)           1.322     7.861    task_4b_mod/s1_input_mod/clk2k_mod/COUNT[0]_i_5_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I4_O)        0.124     7.985 r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT[0]_i_1/O
                         net (fo=32, routed)          1.035     9.020    task_4b_mod/s1_input_mod/clk2k_mod/COUNT[0]_i_1_n_0
    SLICE_X39Y31         FDRE                                         r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.435    14.776    task_4b_mod/s1_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X39Y31         FDRE                                         r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[17]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X39Y31         FDRE (Setup_fdre_C_R)       -0.429    14.587    task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[17]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -9.020    
  -------------------------------------------------------------------
                         slack                                  5.567    

Slack (MET) :             5.567ns  (required time - arrival time)
  Source:                 task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 0.704ns (17.862%)  route 3.237ns (82.138%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.557     5.078    task_4b_mod/s1_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X39Y33         FDRE                                         r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[25]/Q
                         net (fo=2, routed)           0.881     6.415    task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[25]
    SLICE_X38Y32         LUT6 (Prop_lut6_I4_O)        0.124     6.539 r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT[0]_i_5/O
                         net (fo=2, routed)           1.322     7.861    task_4b_mod/s1_input_mod/clk2k_mod/COUNT[0]_i_5_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I4_O)        0.124     7.985 r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT[0]_i_1/O
                         net (fo=32, routed)          1.035     9.020    task_4b_mod/s1_input_mod/clk2k_mod/COUNT[0]_i_1_n_0
    SLICE_X39Y31         FDRE                                         r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.435    14.776    task_4b_mod/s1_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X39Y31         FDRE                                         r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[18]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X39Y31         FDRE (Setup_fdre_C_R)       -0.429    14.587    task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[18]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -9.020    
  -------------------------------------------------------------------
                         slack                                  5.567    

Slack (MET) :             5.567ns  (required time - arrival time)
  Source:                 task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 0.704ns (17.862%)  route 3.237ns (82.138%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.557     5.078    task_4b_mod/s1_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X39Y33         FDRE                                         r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[25]/Q
                         net (fo=2, routed)           0.881     6.415    task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[25]
    SLICE_X38Y32         LUT6 (Prop_lut6_I4_O)        0.124     6.539 r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT[0]_i_5/O
                         net (fo=2, routed)           1.322     7.861    task_4b_mod/s1_input_mod/clk2k_mod/COUNT[0]_i_5_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I4_O)        0.124     7.985 r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT[0]_i_1/O
                         net (fo=32, routed)          1.035     9.020    task_4b_mod/s1_input_mod/clk2k_mod/COUNT[0]_i_1_n_0
    SLICE_X39Y31         FDRE                                         r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.435    14.776    task_4b_mod/s1_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X39Y31         FDRE                                         r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[19]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X39Y31         FDRE (Setup_fdre_C_R)       -0.429    14.587    task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -9.020    
  -------------------------------------------------------------------
                         slack                                  5.567    

Slack (MET) :             5.620ns  (required time - arrival time)
  Source:                 task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 0.828ns (21.248%)  route 3.069ns (78.752%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.552     5.073    task_4b_mod/s2_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X35Y30         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[13]/Q
                         net (fo=3, routed)           0.883     6.412    task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[13]
    SLICE_X34Y29         LUT6 (Prop_lut6_I5_O)        0.124     6.536 r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT[0]_i_9__0/O
                         net (fo=1, routed)           0.426     6.962    task_4b_mod/s2_input_mod/clk2k_mod/COUNT[0]_i_9__0_n_0
    SLICE_X34Y30         LUT6 (Prop_lut6_I5_O)        0.124     7.086 r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT[0]_i_4__0/O
                         net (fo=1, routed)           0.593     7.679    task_4b_mod/s2_input_mod/clk2k_mod/COUNT[0]_i_4__0_n_0
    SLICE_X34Y29         LUT6 (Prop_lut6_I3_O)        0.124     7.803 r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.167     8.970    task_4b_mod/s2_input_mod/clk2k_mod/COUNT[0]_i_1__0_n_0
    SLICE_X35Y34         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.438    14.779    task_4b_mod/s2_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[28]/C
                         clock pessimism              0.275    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X35Y34         FDRE (Setup_fdre_C_R)       -0.429    14.590    task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -8.970    
  -------------------------------------------------------------------
                         slack                                  5.620    

Slack (MET) :             5.620ns  (required time - arrival time)
  Source:                 task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 0.828ns (21.248%)  route 3.069ns (78.752%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.552     5.073    task_4b_mod/s2_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X35Y30         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[13]/Q
                         net (fo=3, routed)           0.883     6.412    task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[13]
    SLICE_X34Y29         LUT6 (Prop_lut6_I5_O)        0.124     6.536 r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT[0]_i_9__0/O
                         net (fo=1, routed)           0.426     6.962    task_4b_mod/s2_input_mod/clk2k_mod/COUNT[0]_i_9__0_n_0
    SLICE_X34Y30         LUT6 (Prop_lut6_I5_O)        0.124     7.086 r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT[0]_i_4__0/O
                         net (fo=1, routed)           0.593     7.679    task_4b_mod/s2_input_mod/clk2k_mod/COUNT[0]_i_4__0_n_0
    SLICE_X34Y29         LUT6 (Prop_lut6_I3_O)        0.124     7.803 r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.167     8.970    task_4b_mod/s2_input_mod/clk2k_mod/COUNT[0]_i_1__0_n_0
    SLICE_X35Y34         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.438    14.779    task_4b_mod/s2_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[29]/C
                         clock pessimism              0.275    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X35Y34         FDRE (Setup_fdre_C_R)       -0.429    14.590    task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -8.970    
  -------------------------------------------------------------------
                         slack                                  5.620    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.557     1.440    task_4b_mod/s1_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X39Y32         FDRE                                         r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[23]/Q
                         net (fo=2, routed)           0.117     1.698    task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[23]
    SLICE_X39Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.806    task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[20]_i_1__0_n_4
    SLICE_X39Y32         FDRE                                         r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.824     1.951    task_4b_mod/s1_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X39Y32         FDRE                                         r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[23]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X39Y32         FDRE (Hold_fdre_C_D)         0.105     1.545    task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 task_4b_mod/s3_input_mod/clk2k_mod/COUNT_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/s3_input_mod/clk2k_mod/COUNT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.559     1.442    task_4b_mod/s3_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X33Y36         FDRE                                         r  task_4b_mod/s3_input_mod/clk2k_mod/COUNT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  task_4b_mod/s3_input_mod/clk2k_mod/COUNT_reg[31]/Q
                         net (fo=2, routed)           0.117     1.700    task_4b_mod/s3_input_mod/clk2k_mod/COUNT_reg[31]
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  task_4b_mod/s3_input_mod/clk2k_mod/COUNT_reg[28]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.808    task_4b_mod/s3_input_mod/clk2k_mod/COUNT_reg[28]_i_1__2_n_4
    SLICE_X33Y36         FDRE                                         r  task_4b_mod/s3_input_mod/clk2k_mod/COUNT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.827     1.954    task_4b_mod/s3_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X33Y36         FDRE                                         r  task_4b_mod/s3_input_mod/clk2k_mod/COUNT_reg[31]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X33Y36         FDRE (Hold_fdre_C_D)         0.105     1.547    task_4b_mod/s3_input_mod/clk2k_mod/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.559     1.442    task_4b_mod/s1_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[31]/Q
                         net (fo=2, routed)           0.117     1.700    task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[31]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.808    task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[28]_i_1__0_n_4
    SLICE_X39Y34         FDRE                                         r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.826     1.953    task_4b_mod/s1_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[31]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X39Y34         FDRE (Hold_fdre_C_D)         0.105     1.547    task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 task_4b_mod/s3_input_mod/clk2k_mod/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/s3_input_mod/clk2k_mod/COUNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.559     1.442    task_4b_mod/s3_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X33Y34         FDRE                                         r  task_4b_mod/s3_input_mod/clk2k_mod/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  task_4b_mod/s3_input_mod/clk2k_mod/COUNT_reg[23]/Q
                         net (fo=2, routed)           0.117     1.700    task_4b_mod/s3_input_mod/clk2k_mod/COUNT_reg[23]
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  task_4b_mod/s3_input_mod/clk2k_mod/COUNT_reg[20]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.808    task_4b_mod/s3_input_mod/clk2k_mod/COUNT_reg[20]_i_1__2_n_4
    SLICE_X33Y34         FDRE                                         r  task_4b_mod/s3_input_mod/clk2k_mod/COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.826     1.953    task_4b_mod/s3_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X33Y34         FDRE                                         r  task_4b_mod/s3_input_mod/clk2k_mod/COUNT_reg[23]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X33Y34         FDRE (Hold_fdre_C_D)         0.105     1.547    task_4b_mod/s3_input_mod/clk2k_mod/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.556     1.439    task_4b_mod/s2_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X35Y32         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[23]/Q
                         net (fo=2, routed)           0.117     1.697    task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[23]
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[20]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.805    task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[20]_i_1__1_n_4
    SLICE_X35Y32         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.823     1.950    task_4b_mod/s2_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X35Y32         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[23]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X35Y32         FDRE (Hold_fdre_C_D)         0.105     1.544    task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.558     1.441    task_4b_mod/s2_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[31]/Q
                         net (fo=2, routed)           0.117     1.699    task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[31]
    SLICE_X35Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[28]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.807    task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[28]_i_1__1_n_4
    SLICE_X35Y34         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.825     1.952    task_4b_mod/s2_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[31]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X35Y34         FDRE (Hold_fdre_C_D)         0.105     1.546    task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.555     1.438    task_4b_mod/s2_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X35Y31         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[19]/Q
                         net (fo=3, routed)           0.118     1.697    task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[19]
    SLICE_X35Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.805    task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[16]_i_1__1_n_4
    SLICE_X35Y31         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.822     1.949    task_4b_mod/s2_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X35Y31         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[19]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X35Y31         FDRE (Hold_fdre_C_D)         0.105     1.543    task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 task_4b_mod/s3_input_mod/clk2k_mod/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/s3_input_mod/clk2k_mod/COUNT_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.559     1.442    task_4b_mod/s3_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X33Y35         FDRE                                         r  task_4b_mod/s3_input_mod/clk2k_mod/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  task_4b_mod/s3_input_mod/clk2k_mod/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.120     1.703    task_4b_mod/s3_input_mod/clk2k_mod/COUNT_reg[27]
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  task_4b_mod/s3_input_mod/clk2k_mod/COUNT_reg[24]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.811    task_4b_mod/s3_input_mod/clk2k_mod/COUNT_reg[24]_i_1__2_n_4
    SLICE_X33Y35         FDRE                                         r  task_4b_mod/s3_input_mod/clk2k_mod/COUNT_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.827     1.954    task_4b_mod/s3_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X33Y35         FDRE                                         r  task_4b_mod/s3_input_mod/clk2k_mod/COUNT_reg[27]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X33Y35         FDRE (Hold_fdre_C_D)         0.105     1.547    task_4b_mod/s3_input_mod/clk2k_mod/COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 task_4b_mod/s3_input_mod/clk2k_mod/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/s3_input_mod/clk2k_mod/COUNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.555     1.438    task_4b_mod/s3_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X33Y30         FDRE                                         r  task_4b_mod/s3_input_mod/clk2k_mod/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  task_4b_mod/s3_input_mod/clk2k_mod/COUNT_reg[7]/Q
                         net (fo=3, routed)           0.120     1.699    task_4b_mod/s3_input_mod/clk2k_mod/COUNT_reg[7]
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  task_4b_mod/s3_input_mod/clk2k_mod/COUNT_reg[4]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.807    task_4b_mod/s3_input_mod/clk2k_mod/COUNT_reg[4]_i_1__2_n_4
    SLICE_X33Y30         FDRE                                         r  task_4b_mod/s3_input_mod/clk2k_mod/COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.822     1.949    task_4b_mod/s3_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X33Y30         FDRE                                         r  task_4b_mod/s3_input_mod/clk2k_mod/COUNT_reg[7]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X33Y30         FDRE (Hold_fdre_C_D)         0.105     1.543    task_4b_mod/s3_input_mod/clk2k_mod/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.557     1.440    task_4b_mod/s2_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X35Y33         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.120     1.701    task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[27]
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[24]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.809    task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[24]_i_1__1_n_4
    SLICE_X35Y33         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.824     1.951    task_4b_mod/s2_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X35Y33         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[27]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X35Y33         FDRE (Hold_fdre_C_D)         0.105     1.545    task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   clk6p25m_mod/COUNT_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   clk6p25m_mod/COUNT_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   clk6p25m_mod/COUNT_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48   clk6p25m_mod/COUNT_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48   clk6p25m_mod/COUNT_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48   clk6p25m_mod/COUNT_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48   clk6p25m_mod/COUNT_reg[27]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y49   clk6p25m_mod/COUNT_reg[28]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y49   clk6p25m_mod/COUNT_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clk6p25m_mod/COUNT_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clk6p25m_mod/COUNT_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clk6p25m_mod/COUNT_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   clk6p25m_mod/COUNT_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   clk6p25m_mod/COUNT_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   clk6p25m_mod/COUNT_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   clk6p25m_mod/COUNT_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   clk6p25m_mod/COUNT_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   clk6p25m_mod/COUNT_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   clk6p25m_mod/COUNT_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y33   task_4b_mod/clk25m_mod/COUNT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y33   task_4b_mod/clk25m_mod/COUNT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y34   task_4b_mod/clk25m_mod/COUNT_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y34   task_4b_mod/clk25m_mod/COUNT_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y34   task_4b_mod/clk25m_mod/COUNT_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y34   task_4b_mod/clk25m_mod/COUNT_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y35   task_4b_mod/clk25m_mod/COUNT_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y35   task_4b_mod/clk25m_mod/COUNT_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y35   task_4b_mod/clk25m_mod/COUNT_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y35   task_4b_mod/clk25m_mod/COUNT_reg[19]/C



