Array size: 14 x 14 logic blocks.

Routing:

Net 0 (in_tgate)

SOURCE (9,0)  Pad: 1  
  OPIN (9,0)  Pad: 1  
 CHANX (9,0)  Track: 4  
 CHANX (10,0)  Track: 4  
 CHANY (10,1)  Track: 4  
  IPIN (10,1)  Pin: 6  
  SINK (10,1)  Class: 6  


Net 1 (out_tgate)

SOURCE (10,1)  Class: 20  
  OPIN (10,1)  Pin: 20  
 CHANX (10,1)  Track: 16  
 CHANY (10,1)  Track: 16  
 CHANX (11,0)  Track: 16  
  IPIN (11,0)  Pad: 0  
  SINK (11,0)  Pad: 0  
