   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "systimer.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .section .text.NVIC_GetPriorityGrouping,"ax",%progbits
  20              	 .align 2
  21              	 .thumb
  22              	 .thumb_func
  24              	NVIC_GetPriorityGrouping:
  25              	.LFB107:
  26              	 .file 1 "D:\\Naukowe\\BLDC_workspace\\PWM_from_ex/Libraries/CMSIS/Include/core_cm4.h"
   1:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /**************************************************************************//**
   2:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  * @file     core_cm4.h
   3:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  * @version  V4.20
   5:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  * @date     20. August 2015
   6:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
   7:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
   9:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****    All rights reserved.
  10:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****    Redistribution and use in source and binary forms, with or without
  11:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****    modification, are permitted provided that the following conditions are met:
  12:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****    - Redistributions of source code must retain the above copyright
  13:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****      notice, this list of conditions and the following disclaimer.
  14:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****    - Redistributions in binary form must reproduce the above copyright
  15:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****      notice, this list of conditions and the following disclaimer in the
  16:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****      documentation and/or other materials provided with the distribution.
  17:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****      to endorse or promote products derived from this software without
  19:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****      specific prior written permission.
  20:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****    *
  21:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****    ---------------------------------------------------------------------------*/
  33:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
  34:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
  35:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #if   defined ( __ICCARM__ )
  36:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  37:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #elif (__ARMCC_VERSION >= 6010050)
  38:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  39:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #endif
  40:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
  41:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  42:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_GENERIC
  43:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
  44:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #include <stdint.h>
  45:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
  46:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
  47:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
  48:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #endif
  49:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
  50:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  51:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  52:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
  53:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  54:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  55:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
  56:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  57:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****      Unions are used for effective representation of core registers.
  58:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
  59:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  60:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****      Function-like macros are used to allow more efficient code.
  61:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
  62:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
  63:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
  64:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
  65:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  *                 CMSIS definitions
  66:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
  67:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \ingroup Cortex_M4
  68:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   @{
  69:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
  70:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
  71:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /*  CMSIS CM4 definitions */
  72:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS H
  73:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x14U)                                      /*!< [15:0]  CMSIS H
  74:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  75:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL versi
  76:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
  77:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define __CORTEX_M                (0x04U)                                      /*!< Cortex-M Core *
  78:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
  79:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
  80:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #if   defined ( __CC_ARM )
  81:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  82:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  83:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static __inline
  84:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
  85:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
  86:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  87:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  88:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
  89:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
  90:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
  91:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  92:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
  93:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
  94:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
  95:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TMS470__ )
  96:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
  97:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
  98:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
  99:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
 100:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 101:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 102:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
 103:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 104:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __CSMC__ )
 105:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #define __packed
 106:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 107:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                    /*!< inline keyword for COSMIC
 108:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
 109:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 110:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #elif (__ARMCC_VERSION >= 6010050)
 111:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
 112:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
 113:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static __inline
 114:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 115:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #else
 116:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #error Unknown compiler
 117:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #endif
 118:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 119:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
 120:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
 121:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** */
 122:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #if defined ( __CC_ARM )
 123:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TARGET_FPU_VFP
 124:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 125:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 126:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #else
 127:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 128:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 129:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 130:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #else
 131:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 132:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 133:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 134:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
 135:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 136:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 137:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 138:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #else
 139:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 140:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 141:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 142:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #else
 143:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 144:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 145:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 146:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
 147:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARMVFP__
 148:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 149:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 150:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #else
 151:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 152:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 153:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 154:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #else
 155:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 156:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 157:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 158:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TMS470__ )
 159:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 160:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 161:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 162:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #else
 163:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 164:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 165:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 166:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #else
 167:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 168:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 169:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 170:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
 171:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __FPU_VFP__
 172:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 173:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 174:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #else
 175:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 176:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 177:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 178:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #else
 179:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 180:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 181:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 182:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __CSMC__ )
 183:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 184:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 185:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 186:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #else
 187:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 188:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 189:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 190:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #else
 191:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 192:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 193:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 194:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #elif (__ARMCC_VERSION >= 6010050)
 195:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARM_PCS_VFP
 196:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 197:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 198:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #else
 199:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 200:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 201:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 202:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #else
 203:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 204:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 205:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 206:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #endif
 207:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 208:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #include "core_cmInstr.h"                /* Core Instruction Access */
 209:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #include "core_cmFunc.h"                 /* Core Function Access */
 210:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #include "core_cmSimd.h"                 /* Compiler specific SIMD Intrinsics */
 211:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 212:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 213:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** }
 214:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #endif
 215:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 216:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 217:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 218:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CMSIS_GENERIC
 219:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 220:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 221:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 222:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 223:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 224:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
 225:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #endif
 226:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 227:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* check device defines and use defaults */
 228:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 229:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __CM4_REV
 230:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #define __CM4_REV               0x0000U
 231:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 232:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 233:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 234:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __FPU_PRESENT
 235:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_PRESENT             0U
 236:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 237:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 238:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 239:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __MPU_PRESENT
 240:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #define __MPU_PRESENT             0U
 241:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 242:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 243:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 244:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 245:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #define __NVIC_PRIO_BITS          4U
 246:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 247:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 248:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 249:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 250:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 251:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 252:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 253:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #endif
 254:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 255:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 256:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /**
 257:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 258:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 259:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 260:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \li to specify the access to peripheral variables.
 261:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 262:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** */
 263:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 264:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 265:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #else
 266:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 267:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #endif
 268:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 269:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 270:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 271:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* following defines should be used for structure members */
 272:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 273:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 274:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 275:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 276:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group Cortex_M4 */
 277:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 278:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 279:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 280:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
 281:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  *                 Register Abstraction
 282:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   Core Register contain:
 283:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register
 284:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Register
 285:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   - Core SCB Register
 286:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Register
 287:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Register
 288:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   - Core MPU Register
 289:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   - Core FPU Register
 290:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
 291:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \defgroup CMSIS_core_register Defines and Type Definitions
 292:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \brief Type definitions and defines for Cortex-M processor based devices.
 293:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** */
 294:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 295:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \ingroup    CMSIS_core_register
 296:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup   CMSIS_CORE  Status and Control Registers
 297:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \brief  Core Register type definitions.
 298:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   @{
 299:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
 300:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 301:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 302:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
 303:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 304:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** {
 305:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   struct
 306:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   {
 307:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 308:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 309:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 310:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 311:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 312:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 313:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 314:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 315:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 316:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 317:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** } APSR_Type;
 318:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 319:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* APSR Register Definitions */
 320:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 321:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 322:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 323:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 324:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 325:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 326:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 327:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 328:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 329:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 330:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 331:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 332:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 333:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 334:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 335:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 336:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 337:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 338:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 339:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 340:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
 341:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 342:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** {
 343:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   struct
 344:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   {
 345:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 346:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 347:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 348:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 349:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** } IPSR_Type;
 350:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 351:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* IPSR Register Definitions */
 352:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 353:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 354:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 355:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 356:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 357:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
 358:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 359:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** {
 360:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   struct
 361:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   {
 362:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 363:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
 364:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 365:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 366:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 367:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
 368:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 369:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 370:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 371:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 372:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 373:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 374:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 375:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** } xPSR_Type;
 376:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 377:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* xPSR Register Definitions */
 378:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 379:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 380:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 381:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 382:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 383:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 384:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 385:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 386:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 387:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 388:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 389:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 390:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 391:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 392:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 393:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_IT_Pos                        25U                                            /*!< xPSR
 394:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 395:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 396:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 397:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 398:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 399:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 400:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 401:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 402:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 403:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 404:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 405:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 406:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 407:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
 408:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 409:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** {
 410:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   struct
 411:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   {
 412:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 413:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 414:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 415:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 416:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 417:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 418:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** } CONTROL_Type;
 419:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 420:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* CONTROL Register Definitions */
 421:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 422:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 423:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 424:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 425:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 426:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 427:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 428:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 429:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 430:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CORE */
 431:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 432:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 433:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \ingroup    CMSIS_core_register
 434:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 435:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the NVIC Registers
 436:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   @{
 437:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
 438:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 439:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 440:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
 441:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 442:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** {
 443:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 444:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[24U];
 445:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 446:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RSERVED1[24U];
 447:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 448:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[24U];
 449:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 450:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[24U];
 451:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 452:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[56U];
 453:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 454:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[644U];
 455:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 456:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** }  NVIC_Type;
 457:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 458:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 459:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 460:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 461:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 462:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_NVIC */
 463:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 464:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 465:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 466:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_SCB     System Control Block (SCB)
 467:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the System Control Block Registers
 468:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   @{
 469:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
 470:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 471:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the System Control Block (SCB).
 472:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
 473:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 474:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** {
 475:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 476:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 477:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 478:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 479:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 480:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 481:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 482:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 483:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 484:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 485:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 486:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 487:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 488:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 489:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 490:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 491:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 492:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 493:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 494:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[5U];
 495:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 496:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** } SCB_Type;
 497:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 498:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* SCB CPUID Register Definitions */
 499:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 500:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 501:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 502:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 503:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 504:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 505:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 506:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 507:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 508:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 509:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 510:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 511:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 512:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 513:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 514:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 515:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 516:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 517:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 518:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 519:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 520:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 521:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 522:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 523:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 524:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 525:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 526:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 527:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 528:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 529:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 530:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 531:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 532:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 533:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 534:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 535:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 536:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 537:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 538:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 539:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 540:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 541:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 542:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 543:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 544:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 545:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 546:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 547:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 548:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 549:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 550:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 551:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 552:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 553:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 554:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 555:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 556:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 557:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 558:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 559:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 560:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 561:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 562:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 563:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 564:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 565:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 566:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 567:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 568:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 569:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 570:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 571:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Control Register Definitions */
 572:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 573:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 574:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 575:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 576:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 577:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 578:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 579:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 580:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 581:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configuration Control Register Definitions */
 582:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 583:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 584:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 585:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 586:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 587:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 588:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 589:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 590:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 591:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 592:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 593:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 594:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 595:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 596:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 597:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 598:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 599:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 600:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 601:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 602:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 603:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 604:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 605:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 606:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 607:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 608:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 609:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 610:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 611:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 612:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 613:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 614:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 615:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 616:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 617:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 618:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 619:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 620:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 621:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 622:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 623:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 624:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 625:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 626:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 627:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 628:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 629:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 630:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 631:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 632:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 633:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 634:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 635:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 636:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 637:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 638:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 639:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 640:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 641:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 642:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 643:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configurable Fault Status Registers Definitions */
 644:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 645:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 646:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 647:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 648:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 649:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 650:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 651:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 652:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 653:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Hard Fault Status Registers Definitions */
 654:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 655:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 656:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 657:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 658:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 659:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 660:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 661:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 662:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 663:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 664:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 665:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 666:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 667:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 668:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 669:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 670:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 671:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 672:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 673:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 674:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 675:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 676:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 677:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 678:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 679:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCB */
 680:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 681:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 682:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 683:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 684:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the System Control and ID Register not in the SCB
 685:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   @{
 686:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
 687:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 688:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the System Control and ID Register not in the SCB.
 689:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
 690:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 691:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** {
 692:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 693:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 694:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 695:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** } SCnSCB_Type;
 696:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 697:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 698:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 699:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 700:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 701:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* Auxiliary Control Register Definitions */
 702:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 703:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 704:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 705:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 706:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 707:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 708:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 709:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 710:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 711:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 712:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 713:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 714:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 715:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 716:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 717:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 718:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 719:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 720:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 721:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 722:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the System Timer Registers.
 723:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   @{
 724:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
 725:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 726:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the System Timer (SysTick).
 727:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
 728:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 729:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** {
 730:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 731:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 732:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 733:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 734:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** } SysTick_Type;
 735:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 736:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Control / Status Register Definitions */
 737:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 738:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 739:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 740:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 741:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 742:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 743:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 744:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 745:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 746:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 747:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 748:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 749:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Reload Register Definitions */
 750:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 751:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 752:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 753:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Current Register Definitions */
 754:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 755:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 756:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 757:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Calibration Register Definitions */
 758:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 759:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 760:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 761:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 762:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 763:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 764:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 765:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 766:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 767:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SysTick */
 768:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 769:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 770:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 771:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 772:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Instrumentation Trace Macrocell (ITM)
 773:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   @{
 774:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
 775:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 776:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 777:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
 778:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 779:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** {
 780:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __OM  union
 781:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   {
 782:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 783:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 784:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 785:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 786:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[864U];
 787:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 788:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[15U];
 789:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 790:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[15U];
 791:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 792:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[29U];
 793:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 794:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 795:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 796:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[43U];
 797:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 798:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 799:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[6U];
 800:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 801:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 802:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 803:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 804:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 805:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 806:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 807:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 808:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 809:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 810:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 811:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 812:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** } ITM_Type;
 813:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 814:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 815:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 816:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 817:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 818:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Control Register Definitions */
 819:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 820:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 821:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 822:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 823:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 824:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 825:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 826:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 827:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 828:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 829:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 830:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 831:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 832:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 833:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 834:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 835:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 836:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 837:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 838:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 839:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 840:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 841:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 842:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 843:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 844:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 845:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 846:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Integration Write Register Definitions */
 847:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 848:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 849:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 850:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Integration Read Register Definitions */
 851:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 852:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 853:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 854:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 855:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 856:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 857:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 858:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Lock Status Register Definitions */
 859:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 860:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 861:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 862:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 863:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 864:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 865:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 866:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 867:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 868:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 869:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 870:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 871:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 872:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 873:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Data Watchpoint and Trace (DWT)
 874:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   @{
 875:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
 876:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 877:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 878:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
 879:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 880:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** {
 881:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 882:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 883:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 884:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 885:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 886:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 887:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 888:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 889:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 890:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 891:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 892:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 893:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 894:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 895:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 896:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[1U];
 897:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 898:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 899:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 900:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[1U];
 901:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 902:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 903:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 904:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** } DWT_Type;
 905:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 906:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Control Register Definitions */
 907:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 908:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 909:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 910:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 911:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 912:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 913:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 914:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 915:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 916:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 917:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 918:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 919:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 920:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 921:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 922:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 923:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 924:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 925:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 926:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 927:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 928:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 929:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 930:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 931:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 932:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 933:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 934:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 935:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 936:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 937:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 938:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 939:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 940:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 941:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 942:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 943:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 944:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 945:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 946:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 947:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 948:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 949:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 950:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 951:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 952:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 953:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 954:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 955:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 956:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 957:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 958:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 959:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 960:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 961:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* DWT CPI Count Register Definitions */
 962:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 963:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 964:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 965:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 966:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 967:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 968:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 969:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Sleep Count Register Definitions */
 970:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 971:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 972:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 973:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* DWT LSU Count Register Definitions */
 974:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 975:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 976:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 977:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 978:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 979:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
 980:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 981:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Mask Register Definitions */
 982:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
 983:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
 984:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 985:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Function Register Definitions */
 986:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
 987:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 988:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 989:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
 990:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 991:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 992:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
 993:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 994:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 995:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
 996:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 997:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 998:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
 999:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1000:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1001:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1002:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1003:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1004:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1005:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1006:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1007:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1008:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1009:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1010:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1011:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1012:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1013:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1014:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1015:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1016:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
1017:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1018:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Trace Port Interface (TPI)
1019:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   @{
1020:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
1021:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1022:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Trace Port Interface Register (TPI).
1023:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
1024:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1025:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** {
1026:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1027:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1028:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[2U];
1029:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1030:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[55U];
1031:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1032:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[131U];
1033:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1034:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1035:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1036:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[759U];
1037:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1038:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1039:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1040:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[1U];
1041:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1042:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1043:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1044:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[39U];
1045:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1046:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1047:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED7[8U];
1048:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1049:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1050:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** } TPI_Type;
1051:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1052:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1053:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1054:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1055:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1056:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1057:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1058:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1059:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1060:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1061:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1062:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1063:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1064:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1065:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1066:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1067:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1068:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1069:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1070:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1071:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1072:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1073:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1074:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1075:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1076:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1077:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1078:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1079:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1080:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* TPI TRIGGER Register Definitions */
1081:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1082:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1083:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1084:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1085:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1086:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1087:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1088:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1089:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1090:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1091:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1092:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1093:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1094:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1095:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1096:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1097:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1098:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1099:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1100:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1101:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1102:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1103:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1104:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1105:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1106:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1107:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1108:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1109:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1110:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1111:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1112:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1113:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1114:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1115:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1116:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1117:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1118:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1119:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1120:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1121:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1122:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1123:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1124:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1125:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1126:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1127:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1128:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1129:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1130:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1131:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1132:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1133:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1134:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1135:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1136:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1137:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1138:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1139:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1140:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVID Register Definitions */
1141:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1142:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1143:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1144:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1145:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1146:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1147:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1148:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1149:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1150:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1151:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1152:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1153:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1154:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1155:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1156:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1157:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1158:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1159:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1160:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1161:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1162:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1163:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1164:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1165:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1166:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1167:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1168:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1169:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #if (__MPU_PRESENT == 1U)
1170:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
1171:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1172:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Memory Protection Unit (MPU)
1173:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   @{
1174:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
1175:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1176:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
1177:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
1178:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1179:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** {
1180:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1181:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1182:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1183:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1184:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1185:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1186:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1187:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1188:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1189:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1190:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1191:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** } MPU_Type;
1192:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1193:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Type Register */
1194:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1195:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1196:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1197:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1198:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1199:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1200:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1201:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1202:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1203:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Control Register */
1204:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1205:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1206:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1207:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1208:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1209:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1210:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1211:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1212:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1213:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Number Register */
1214:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1215:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1216:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1217:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Base Address Register */
1218:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1219:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1220:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1221:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1222:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1223:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1224:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1225:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1226:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1227:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Attribute and Size Register */
1228:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1229:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1230:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1231:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1232:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1233:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1234:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1235:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1236:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1237:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1238:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1239:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1240:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1241:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1242:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1243:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1244:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1245:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1246:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1247:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1248:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1249:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1250:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1251:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1252:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1253:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1254:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1255:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1256:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1257:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1258:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_MPU */
1259:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #endif
1260:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1261:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1262:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #if (__FPU_PRESENT == 1U)
1263:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
1264:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1265:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Floating Point Unit (FPU)
1266:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   @{
1267:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
1268:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1269:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Floating Point Unit (FPU).
1270:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
1271:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1272:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** {
1273:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
1274:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1275:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1276:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1277:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1278:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1279:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** } FPU_Type;
1280:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1281:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Control Register */
1282:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1283:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1284:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1285:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1286:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1287:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1288:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1289:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1290:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1291:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1292:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1293:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1294:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1295:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1296:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1297:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1298:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1299:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1300:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1301:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1302:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1303:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1304:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1305:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1306:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1307:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1308:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1309:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Address Register */
1310:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1311:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1312:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1313:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Default Status Control Register */
1314:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1315:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1316:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1317:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1318:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1319:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1320:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1321:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1322:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1323:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1324:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1325:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1326:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 0 */
1327:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1328:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1329:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1330:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1331:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1332:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1333:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1334:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1335:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1336:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1337:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1338:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1339:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1340:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1341:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1342:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1343:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1344:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1345:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1346:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1347:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1348:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1349:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1350:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1351:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 1 */
1352:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1353:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1354:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1355:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1356:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1357:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1358:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1359:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1360:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1361:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1362:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1363:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1364:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_FPU */
1365:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #endif
1366:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1367:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1368:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
1369:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1370:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Core Debug Registers
1371:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   @{
1372:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
1373:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1374:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
1375:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
1376:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1377:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** {
1378:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1379:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1380:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1381:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1382:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** } CoreDebug_Type;
1383:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1384:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Halting Control and Status Register */
1385:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1386:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1387:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1388:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1389:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1390:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1391:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1392:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1393:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1394:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1395:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1396:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1397:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1398:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1399:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1400:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1401:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1402:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1403:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1404:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1405:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1406:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1407:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1408:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1409:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1410:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1411:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1412:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1413:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1414:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1415:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1416:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1417:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1418:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1419:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1420:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1421:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Core Register Selector Register */
1422:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1423:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1424:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1425:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1426:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1427:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1428:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Exception and Monitor Control Register */
1429:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1430:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1431:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1432:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1433:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1434:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1435:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1436:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1437:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1438:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1439:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1440:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1441:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1442:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1443:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1444:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1445:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1446:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1447:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1448:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1449:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1450:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1451:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1452:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1453:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1454:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1455:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1456:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1457:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1458:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1459:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1460:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1461:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1462:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1463:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1464:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1465:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1466:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1467:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1468:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1469:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1470:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1471:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \ingroup    CMSIS_core_register
1472:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup   CMSIS_core_bitfield     Core register bit field macros
1473:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1474:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   @{
1475:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
1476:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1477:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /**
1478:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** * Mask and shift a bit field value for use in a register bit range.
1479:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** *
1480:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** * \param[in] field Name of the register bit field.
1481:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** * \param[in] value Value of the bit field.
1482:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** * \return Masked and shifted value.
1483:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** */
1484:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
1485:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1486:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /**
1487:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** * Mask and shift a register value to extract a bit filed value.
1488:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** *
1489:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** * \param[in] field Name of the register bit field.
1490:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** * \param[in] value Value of register.
1491:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** * \return Masked and shifted bit field value.
1492:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** */
1493:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
1494:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1495:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1496:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1497:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1498:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \ingroup    CMSIS_core_register
1499:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup   CMSIS_core_base     Core Definitions
1500:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \brief      Definitions for base addresses, unions, and structures.
1501:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   @{
1502:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
1503:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1504:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1505:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1506:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
1507:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address        
1508:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address        
1509:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1510:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
1511:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
1512:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1513:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1514:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1515:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1516:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1517:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1518:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1519:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1520:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1521:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1522:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1523:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #if (__MPU_PRESENT == 1U)
1524:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
1525:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit  
1526:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #endif
1527:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1528:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #if (__FPU_PRESENT == 1U)
1529:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit     
1530:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit     
1531:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #endif
1532:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1533:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /*@} */
1534:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1535:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1536:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1537:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
1538:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  *                Hardware Abstraction Layer
1539:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   Core Function Interface contains:
1540:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Functions
1541:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Functions
1542:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Functions
1543:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register Access Functions
1544:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
1545:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1546:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** */
1547:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1548:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1549:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1550:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1551:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1552:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1553:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \brief      Functions that manage interrupts and exceptions via the NVIC.
1554:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     @{
1555:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
1556:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1557:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \brief  Set Priority Grouping
1558:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1559:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   The function sets the priority grouping field using the required unlock sequence.
1560:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1561:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   Only values from 0..7 are used.
1562:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   In case of a conflict between priority grouping and available
1563:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1564:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1565:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \param [in]      PriorityGroup  Priority grouping field.
1566:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
1567:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1568:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** {
1569:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t reg_value;
1570:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1571:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1572:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1573:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1574:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  (reg_value                                   |
1575:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1576:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1577:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   SCB->AIRCR =  reg_value;
1578:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** }
1579:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1580:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1581:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \brief  Get Priority Grouping
1582:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1583:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   The function reads the priority grouping field from the NVIC Interrupt Controller.
1584:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1585:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1586:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
1587:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1588:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** {
  27              	 .loc 1 1588 0
  28              	 .cfi_startproc
  29              	 
  30              	 
  31              	 
  32 0000 80B4     	 push {r7}
  33              	.LCFI0:
  34              	 .cfi_def_cfa_offset 4
  35              	 .cfi_offset 7,-4
  36 0002 00AF     	 add r7,sp,#0
  37              	.LCFI1:
  38              	 .cfi_def_cfa_register 7
1589:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
  39              	 .loc 1 1589 0
  40 0004 044B     	 ldr r3,.L3
  41 0006 DB68     	 ldr r3,[r3,#12]
  42 0008 03F4E063 	 and r3,r3,#1792
  43 000c 1B0A     	 lsrs r3,r3,#8
1590:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** }
  44              	 .loc 1 1590 0
  45 000e 1846     	 mov r0,r3
  46 0010 BD46     	 mov sp,r7
  47              	.LCFI2:
  48              	 .cfi_def_cfa_register 13
  49              	 
  50 0012 5DF8047B 	 ldr r7,[sp],#4
  51              	.LCFI3:
  52              	 .cfi_restore 7
  53              	 .cfi_def_cfa_offset 0
  54 0016 7047     	 bx lr
  55              	.L4:
  56              	 .align 2
  57              	.L3:
  58 0018 00ED00E0 	 .word -536810240
  59              	 .cfi_endproc
  60              	.LFE107:
  62              	 .section .text.NVIC_SetPriority,"ax",%progbits
  63              	 .align 2
  64              	 .thumb
  65              	 .thumb_func
  67              	NVIC_SetPriority:
  68              	.LFB114:
1591:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1592:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1593:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \brief  Enable External Interrupt
1594:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1595:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     The function enables a device-specific interrupt in the NVIC interrupt controller.
1596:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1597:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1598:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
1599:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1600:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** {
1601:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1602:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** }
1603:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1604:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1605:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \brief  Disable External Interrupt
1606:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1607:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     The function disables a device-specific interrupt in the NVIC interrupt controller.
1608:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1609:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1610:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
1611:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1612:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** {
1613:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1614:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** }
1615:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1616:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1617:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \brief  Get Pending Interrupt
1618:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1619:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     The function reads the pending register in the NVIC and returns the pending bit
1620:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     for the specified interrupt.
1621:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1622:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  Interrupt number.
1623:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1624:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \return             0  Interrupt status is not pending.
1625:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \return             1  Interrupt status is pending.
1626:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
1627:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1628:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** {
1629:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1630:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** }
1631:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1632:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1633:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \brief  Set Pending Interrupt
1634:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1635:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     The function sets the pending bit of an external interrupt.
1636:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1637:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  Interrupt number. Value cannot be negative.
1638:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
1639:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1640:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** {
1641:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1642:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** }
1643:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1644:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1645:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \brief  Clear Pending Interrupt
1646:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1647:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     The function clears the pending bit of an external interrupt.
1648:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1649:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1650:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
1651:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1652:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** {
1653:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1654:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** }
1655:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1656:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1657:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \brief  Get Active Interrupt
1658:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1659:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     The function reads the active register in NVIC and returns the active bit.
1660:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1661:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  Interrupt number.
1662:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1663:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \return             0  Interrupt status is not active.
1664:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \return             1  Interrupt status is active.
1665:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
1666:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1667:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** {
1668:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1669:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** }
1670:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1671:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1672:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \brief  Set Interrupt Priority
1673:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1674:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     The function sets the priority of an interrupt.
1675:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1676:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \note The priority cannot be set for every core interrupt.
1677:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1678:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  Interrupt number.
1679:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \param [in]  priority  Priority to set.
1680:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
1681:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1682:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** {
  69              	 .loc 1 1682 0
  70              	 .cfi_startproc
  71              	 
  72              	 
  73              	 
  74 0000 80B4     	 push {r7}
  75              	.LCFI4:
  76              	 .cfi_def_cfa_offset 4
  77              	 .cfi_offset 7,-4
  78 0002 83B0     	 sub sp,sp,#12
  79              	.LCFI5:
  80              	 .cfi_def_cfa_offset 16
  81 0004 00AF     	 add r7,sp,#0
  82              	.LCFI6:
  83              	 .cfi_def_cfa_register 7
  84 0006 0346     	 mov r3,r0
  85 0008 3960     	 str r1,[r7]
  86 000a FB71     	 strb r3,[r7,#7]
1683:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) < 0)
  87              	 .loc 1 1683 0
  88 000c 97F90730 	 ldrsb r3,[r7,#7]
  89 0010 002B     	 cmp r3,#0
  90 0012 0BDA     	 bge .L6
1684:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   {
1685:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
  91              	 .loc 1 1685 0
  92 0014 0D49     	 ldr r1,.L8
  93 0016 FB79     	 ldrb r3,[r7,#7]
  94 0018 03F00F03 	 and r3,r3,#15
  95 001c 043B     	 subs r3,r3,#4
  96 001e 3A68     	 ldr r2,[r7]
  97 0020 D2B2     	 uxtb r2,r2
  98 0022 9200     	 lsls r2,r2,#2
  99 0024 D2B2     	 uxtb r2,r2
 100 0026 0B44     	 add r3,r3,r1
 101 0028 1A76     	 strb r2,[r3,#24]
 102 002a 09E0     	 b .L5
 103              	.L6:
1686:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   }
1687:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   else
1688:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   {
1689:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
 104              	 .loc 1 1689 0
 105 002c 0849     	 ldr r1,.L8+4
 106 002e 97F90730 	 ldrsb r3,[r7,#7]
 107 0032 3A68     	 ldr r2,[r7]
 108 0034 D2B2     	 uxtb r2,r2
 109 0036 9200     	 lsls r2,r2,#2
 110 0038 D2B2     	 uxtb r2,r2
 111 003a 0B44     	 add r3,r3,r1
 112 003c 83F80023 	 strb r2,[r3,#768]
 113              	.L5:
1690:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   }
1691:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** }
 114              	 .loc 1 1691 0
 115 0040 0C37     	 adds r7,r7,#12
 116              	.LCFI7:
 117              	 .cfi_def_cfa_offset 4
 118 0042 BD46     	 mov sp,r7
 119              	.LCFI8:
 120              	 .cfi_def_cfa_register 13
 121              	 
 122 0044 5DF8047B 	 ldr r7,[sp],#4
 123              	.LCFI9:
 124              	 .cfi_restore 7
 125              	 .cfi_def_cfa_offset 0
 126 0048 7047     	 bx lr
 127              	.L9:
 128 004a 00BF     	 .align 2
 129              	.L8:
 130 004c 00ED00E0 	 .word -536810240
 131 0050 00E100E0 	 .word -536813312
 132              	 .cfi_endproc
 133              	.LFE114:
 135              	 .section .text.NVIC_EncodePriority,"ax",%progbits
 136              	 .align 2
 137              	 .thumb
 138              	 .thumb_func
 140              	NVIC_EncodePriority:
 141              	.LFB116:
1692:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1693:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1694:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \brief  Get Interrupt Priority
1695:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1696:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     The function reads the priority of an interrupt. The interrupt
1697:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     number can be positive to specify an external (device specific)
1698:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     interrupt, or negative to specify an internal (core) interrupt.
1699:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1700:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1701:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \param [in]   IRQn  Interrupt number.
1702:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \return             Interrupt Priority. Value is aligned automatically to the implemented
1703:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****                         priority bits of the microcontroller.
1704:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
1705:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1706:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** {
1707:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1708:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) < 0)
1709:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   {
1710:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))
1711:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   }
1712:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   else
1713:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   {
1714:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS))
1715:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   }
1716:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** }
1717:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1718:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1719:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \brief  Encode Priority
1720:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1721:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     The function encodes the priority for an interrupt with the given priority group,
1722:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     preemptive priority value, and subpriority value.
1723:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     In case of a conflict between priority grouping and available
1724:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1725:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1726:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \param [in]     PriorityGroup  Used priority group.
1727:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1728:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \param [in]       SubPriority  Subpriority value (starting from 0).
1729:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \return                        Encoded priority. Value can be used in the function \ref NVIC_Se
1730:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
1731:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1732:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** {
 142              	 .loc 1 1732 0
 143              	 .cfi_startproc
 144              	 
 145              	 
 146              	 
 147 0000 80B4     	 push {r7}
 148              	.LCFI10:
 149              	 .cfi_def_cfa_offset 4
 150              	 .cfi_offset 7,-4
 151 0002 89B0     	 sub sp,sp,#36
 152              	.LCFI11:
 153              	 .cfi_def_cfa_offset 40
 154 0004 00AF     	 add r7,sp,#0
 155              	.LCFI12:
 156              	 .cfi_def_cfa_register 7
 157 0006 F860     	 str r0,[r7,#12]
 158 0008 B960     	 str r1,[r7,#8]
 159 000a 7A60     	 str r2,[r7,#4]
1733:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
 160              	 .loc 1 1733 0
 161 000c FB68     	 ldr r3,[r7,#12]
 162 000e 03F00703 	 and r3,r3,#7
 163 0012 FB61     	 str r3,[r7,#28]
1734:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PreemptPriorityBits;
1735:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t SubPriorityBits;
1736:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1737:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
 164              	 .loc 1 1737 0
 165 0014 FB69     	 ldr r3,[r7,#28]
 166 0016 C3F10703 	 rsb r3,r3,#7
 167 001a 062B     	 cmp r3,#6
 168 001c 28BF     	 it cs
 169 001e 0623     	 movcs r3,#6
 170 0020 BB61     	 str r3,[r7,#24]
1738:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 171              	 .loc 1 1738 0
 172 0022 FB69     	 ldr r3,[r7,#28]
 173 0024 0633     	 adds r3,r3,#6
 174 0026 062B     	 cmp r3,#6
 175 0028 02D9     	 bls .L11
 176              	 .loc 1 1738 0 is_stmt 0 discriminator 1
 177 002a FB69     	 ldr r3,[r7,#28]
 178 002c 013B     	 subs r3,r3,#1
 179 002e 00E0     	 b .L12
 180              	.L11:
 181              	 .loc 1 1738 0 discriminator 2
 182 0030 0023     	 movs r3,#0
 183              	.L12:
 184              	 .loc 1 1738 0 discriminator 4
 185 0032 7B61     	 str r3,[r7,#20]
1739:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1740:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   return (
1741:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 186              	 .loc 1 1741 0 is_stmt 1 discriminator 4
 187 0034 BB69     	 ldr r3,[r7,#24]
 188 0036 0122     	 movs r2,#1
 189 0038 02FA03F3 	 lsl r3,r2,r3
 190 003c 5A1E     	 subs r2,r3,#1
 191 003e BB68     	 ldr r3,[r7,#8]
 192 0040 1A40     	 ands r2,r2,r3
 193 0042 7B69     	 ldr r3,[r7,#20]
 194 0044 9A40     	 lsls r2,r2,r3
1742:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 195              	 .loc 1 1742 0 discriminator 4
 196 0046 7B69     	 ldr r3,[r7,#20]
 197 0048 0121     	 movs r1,#1
 198 004a 01FA03F3 	 lsl r3,r1,r3
 199 004e 591E     	 subs r1,r3,#1
 200 0050 7B68     	 ldr r3,[r7,#4]
 201 0052 0B40     	 ands r3,r3,r1
1740:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 202              	 .loc 1 1740 0 discriminator 4
 203 0054 1343     	 orrs r3,r3,r2
1743:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****          );
1744:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** }
 204              	 .loc 1 1744 0 discriminator 4
 205 0056 1846     	 mov r0,r3
 206 0058 2437     	 adds r7,r7,#36
 207              	.LCFI13:
 208              	 .cfi_def_cfa_offset 4
 209 005a BD46     	 mov sp,r7
 210              	.LCFI14:
 211              	 .cfi_def_cfa_register 13
 212              	 
 213 005c 5DF8047B 	 ldr r7,[sp],#4
 214              	.LCFI15:
 215              	 .cfi_restore 7
 216              	 .cfi_def_cfa_offset 0
 217 0060 7047     	 bx lr
 218              	 .cfi_endproc
 219              	.LFE116:
 221 0062 00BF     	 .section .text.SysTick_Config,"ax",%progbits
 222              	 .align 2
 223              	 .thumb
 224              	 .thumb_func
 226              	SysTick_Config:
 227              	.LFB119:
1745:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1746:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1747:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \brief  Decode Priority
1748:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1749:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     The function decodes an interrupt priority value with a given priority group to
1750:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     preemptive priority value and subpriority value.
1751:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     In case of a conflict between priority grouping and available
1752:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1753:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1754:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \param [in]         Priority   Priority value, which can be retrieved with the function \ref NV
1755:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \param [in]     PriorityGroup  Used priority group.
1756:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1757:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \param [out]     pSubPriority  Subpriority value (starting from 0).
1758:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
1759:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1760:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** {
1761:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1762:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PreemptPriorityBits;
1763:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t SubPriorityBits;
1764:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1765:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1766:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1767:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1768:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1769:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1770:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** }
1771:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1772:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1773:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \brief  System Reset
1774:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1775:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     The function initiates a system reset request to reset the MCU.
1776:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
1777:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_SystemReset(void)
1778:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** {
1779:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __DSB();                                                          /* Ensure all outstanding memor
1780:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****                                                                        buffered write are completed
1781:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
1782:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
1783:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1784:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __DSB();                                                          /* Ensure completion of memory 
1785:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1786:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   for(;;)                                                           /* wait until reset */
1787:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   {
1788:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     __NOP();
1789:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   }
1790:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** }
1791:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1792:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of CMSIS_Core_NVICFunctions */
1793:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1794:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1795:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1796:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* ##################################    SysTick function  ########################################
1797:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1798:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
1799:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \brief      Functions that configure the System.
1800:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   @{
1801:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
1802:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1803:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #if (__Vendor_SysTickConfig == 0U)
1804:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1805:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \brief  System Tick Configuration
1806:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1807:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     The function initializes the System Timer and its interrupt, and starts the System Tick Timer.
1808:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     Counter is in free running mode to generate periodic interrupts.
1809:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1810:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \param [in]  ticks  Number of ticks between two interrupts.
1811:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1812:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \return          0  Function succeeded.
1813:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \return          1  Function failed.
1814:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1815:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \note     When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
1816:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
1817:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     must contain a vendor-specific implementation of this function.
1818:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1819:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
1820:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
1821:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** {
 228              	 .loc 1 1821 0
 229              	 .cfi_startproc
 230              	 
 231              	 
 232 0000 80B5     	 push {r7,lr}
 233              	.LCFI16:
 234              	 .cfi_def_cfa_offset 8
 235              	 .cfi_offset 7,-8
 236              	 .cfi_offset 14,-4
 237 0002 82B0     	 sub sp,sp,#8
 238              	.LCFI17:
 239              	 .cfi_def_cfa_offset 16
 240 0004 00AF     	 add r7,sp,#0
 241              	.LCFI18:
 242              	 .cfi_def_cfa_register 7
 243 0006 7860     	 str r0,[r7,#4]
1822:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 244              	 .loc 1 1822 0
 245 0008 7B68     	 ldr r3,[r7,#4]
 246 000a 013B     	 subs r3,r3,#1
 247 000c B3F1807F 	 cmp r3,#16777216
 248 0010 01D3     	 bcc .L15
1823:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   {
1824:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     return (1UL);                                                   /* Reload value impossible */
 249              	 .loc 1 1824 0
 250 0012 0123     	 movs r3,#1
 251 0014 0FE0     	 b .L16
 252              	.L15:
1825:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   }
1826:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1827:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 253              	 .loc 1 1827 0
 254 0016 0A4A     	 ldr r2,.L17
 255 0018 7B68     	 ldr r3,[r7,#4]
 256 001a 013B     	 subs r3,r3,#1
 257 001c 5360     	 str r3,[r2,#4]
1828:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
 258              	 .loc 1 1828 0
 259 001e 4FF0FF30 	 mov r0,#-1
 260 0022 3F21     	 movs r1,#63
 261 0024 FFF7FEFF 	 bl NVIC_SetPriority
1829:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
 262              	 .loc 1 1829 0
 263 0028 054B     	 ldr r3,.L17
 264 002a 0022     	 movs r2,#0
 265 002c 9A60     	 str r2,[r3,#8]
1830:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 266              	 .loc 1 1830 0
 267 002e 044B     	 ldr r3,.L17
 268 0030 0722     	 movs r2,#7
 269 0032 1A60     	 str r2,[r3]
1831:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****                    SysTick_CTRL_TICKINT_Msk   |
1832:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****                    SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTi
1833:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   return (0UL);                                                     /* Function successful */
 270              	 .loc 1 1833 0
 271 0034 0023     	 movs r3,#0
 272              	.L16:
1834:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** }
 273              	 .loc 1 1834 0
 274 0036 1846     	 mov r0,r3
 275 0038 0837     	 adds r7,r7,#8
 276              	.LCFI19:
 277              	 .cfi_def_cfa_offset 8
 278 003a BD46     	 mov sp,r7
 279              	.LCFI20:
 280              	 .cfi_def_cfa_register 13
 281              	 
 282 003c 80BD     	 pop {r7,pc}
 283              	.L18:
 284 003e 00BF     	 .align 2
 285              	.L17:
 286 0040 10E000E0 	 .word -536813552
 287              	 .cfi_endproc
 288              	.LFE119:
 290              	 .comm g_timer_tbl,288,4
 291              	 .global g_timer_list
 292              	 .section .bss.g_timer_list,"aw",%nobits
 293              	 .align 2
 296              	g_timer_list:
 297 0000 00000000 	 .space 4
 298              	 .global g_timer_tracker
 299              	 .section .bss.g_timer_tracker,"aw",%nobits
 300              	 .align 2
 303              	g_timer_tracker:
 304 0000 00000000 	 .space 4
 305              	 .global g_systick_count
 306              	 .section .bss.g_systick_count,"aw",%nobits
 307              	 .align 2
 310              	g_systick_count:
 311 0000 00000000 	 .space 4
 312              	 .section .text.SYSTIMER_lInsertTimerList,"ax",%progbits
 313              	 .align 2
 314              	 .thumb
 315              	 .thumb_func
 317              	SYSTIMER_lInsertTimerList:
 318              	.LFB128:
 319              	 .file 2 "../Dave/Generated/SYSTIMER/systimer.c"
   1:../Dave/Generated/SYSTIMER/systimer.c **** /**
   2:../Dave/Generated/SYSTIMER/systimer.c ****  * @file systimer.c
   3:../Dave/Generated/SYSTIMER/systimer.c ****  * @date 2015-10-08
   4:../Dave/Generated/SYSTIMER/systimer.c ****  * This file is generated by DAVE, User modification to this file will be overwritten at the next c
   5:../Dave/Generated/SYSTIMER/systimer.c ****  *
   6:../Dave/Generated/SYSTIMER/systimer.c ****  * @cond
   7:../Dave/Generated/SYSTIMER/systimer.c ****  **************************************************************************************************
   8:../Dave/Generated/SYSTIMER/systimer.c ****  * SYSTIMER v4.1.10 - The SYSTIMER APP uses the SysTick interrupt to call user functions periodical
   9:../Dave/Generated/SYSTIMER/systimer.c ****  *                   rate or after a given period of time expires.
  10:../Dave/Generated/SYSTIMER/systimer.c ****  *
  11:../Dave/Generated/SYSTIMER/systimer.c ****  * Copyright (c) 2015, Infineon Technologies AG
  12:../Dave/Generated/SYSTIMER/systimer.c ****  * All rights reserved.
  13:../Dave/Generated/SYSTIMER/systimer.c ****  *
  14:../Dave/Generated/SYSTIMER/systimer.c ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  15:../Dave/Generated/SYSTIMER/systimer.c ****  * following conditions are met:
  16:../Dave/Generated/SYSTIMER/systimer.c ****  *
  17:../Dave/Generated/SYSTIMER/systimer.c ****  *   Redistributions of source code must retain the above copyright notice, this list of conditions
  18:../Dave/Generated/SYSTIMER/systimer.c ****  *   disclaimer.
  19:../Dave/Generated/SYSTIMER/systimer.c ****  *
  20:../Dave/Generated/SYSTIMER/systimer.c ****  *   Redistributions in binary form must reproduce the above copyright notice, this list of conditi
  21:../Dave/Generated/SYSTIMER/systimer.c ****  *   disclaimer in the documentation and/or other materials provided with the distribution.
  22:../Dave/Generated/SYSTIMER/systimer.c ****  *
  23:../Dave/Generated/SYSTIMER/systimer.c ****  *   Neither the name of the copyright holders nor the names of its contributors may be used to end
  24:../Dave/Generated/SYSTIMER/systimer.c ****  *   products derived from this software without specific prior written permission.
  25:../Dave/Generated/SYSTIMER/systimer.c ****  *
  26:../Dave/Generated/SYSTIMER/systimer.c ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  27:../Dave/Generated/SYSTIMER/systimer.c ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  28:../Dave/Generated/SYSTIMER/systimer.c ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  29:../Dave/Generated/SYSTIMER/systimer.c ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  30:../Dave/Generated/SYSTIMER/systimer.c ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  31:../Dave/Generated/SYSTIMER/systimer.c ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  32:../Dave/Generated/SYSTIMER/systimer.c ****  * USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  33:../Dave/Generated/SYSTIMER/systimer.c ****  *
  34:../Dave/Generated/SYSTIMER/systimer.c ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  35:../Dave/Generated/SYSTIMER/systimer.c ****  * with Infineon Technologies AG (dave@infineon.com).
  36:../Dave/Generated/SYSTIMER/systimer.c ****  **************************************************************************************************
  37:../Dave/Generated/SYSTIMER/systimer.c ****  *
  38:../Dave/Generated/SYSTIMER/systimer.c ****  * Change History
  39:../Dave/Generated/SYSTIMER/systimer.c ****  * --------------
  40:../Dave/Generated/SYSTIMER/systimer.c ****  *
  41:../Dave/Generated/SYSTIMER/systimer.c ****  * 2015-02-16:
  42:../Dave/Generated/SYSTIMER/systimer.c ****  *     - Initial version.<br>
  43:../Dave/Generated/SYSTIMER/systimer.c ****  *
  44:../Dave/Generated/SYSTIMER/systimer.c ****  * 2015-05-19:
  45:../Dave/Generated/SYSTIMER/systimer.c ****  *     - Structure name changed from SYSTIMER_TimerObject to SYSTIMER_OBJECT_t and SYSTIMER_INIT_t 
  46:../Dave/Generated/SYSTIMER/systimer.c ****  *       also changed its parameter name.<br>
  47:../Dave/Generated/SYSTIMER/systimer.c ****  *     - Enum name changed from SYSTIMER_TimerStateType, SYSTIMER_TimerType to SYSTIMER_STATE_t and
  48:../Dave/Generated/SYSTIMER/systimer.c ****  *       And also changed its parameter name.<br>
  49:../Dave/Generated/SYSTIMER/systimer.c ****  *     - Supported new APIs SYSTIMER_GetTimerState() and  SYSTIMER_GetTickCount().<br>
  50:../Dave/Generated/SYSTIMER/systimer.c ****  *
  51:../Dave/Generated/SYSTIMER/systimer.c ****  * 2015-05-29:
  52:../Dave/Generated/SYSTIMER/systimer.c ****  *     - SYSTIMER_TICK_PERIOD_US macro is used for calculation purpose in SYSTIMER_CreateTimer and
  53:../Dave/Generated/SYSTIMER/systimer.c ****  *       SYSTIMER_RestartTimer APIs<br>
  54:../Dave/Generated/SYSTIMER/systimer.c ****  *
  55:../Dave/Generated/SYSTIMER/systimer.c ****  * 2015-07-31:
  56:../Dave/Generated/SYSTIMER/systimer.c ****  *     - Fixed return value issues for APIs SYSTIMER_StartTimer(), SYSTIMER_StopTimer(), SYSTIMER_R
  57:../Dave/Generated/SYSTIMER/systimer.c ****  *       and SYSTIMER_DeleteTimer().<br>
  58:../Dave/Generated/SYSTIMER/systimer.c ****  *
  59:../Dave/Generated/SYSTIMER/systimer.c ****  * 2015-08-25:
  60:../Dave/Generated/SYSTIMER/systimer.c ****  *     - Fixed GUI tool tip issues. Updated SYSTIMER.h file for help documentation range mistakes.<
  61:../Dave/Generated/SYSTIMER/systimer.c ****  *       Support for XMC4700 / XMC4800 added.
  62:../Dave/Generated/SYSTIMER/systimer.c ****  *     - Removed CPU_CTRL_XMC1_Init / CPU_CTRL_XMC4_Init function call.
  63:../Dave/Generated/SYSTIMER/systimer.c ****  *
  64:../Dave/Generated/SYSTIMER/systimer.c ****  * 2015-09-29:
  65:../Dave/Generated/SYSTIMER/systimer.c ****  *     - Fixed wrong parameter check in the CreateTimer API.
  66:../Dave/Generated/SYSTIMER/systimer.c ****  *       CreateTimer return 0 (indicates error) if the requested timer has a period less than the S
  67:../Dave/Generated/SYSTIMER/systimer.c ****  *
  68:../Dave/Generated/SYSTIMER/systimer.c ****  * @endcond
  69:../Dave/Generated/SYSTIMER/systimer.c ****  *
  70:../Dave/Generated/SYSTIMER/systimer.c ****  */
  71:../Dave/Generated/SYSTIMER/systimer.c **** /**************************************************************************************************
  72:../Dave/Generated/SYSTIMER/systimer.c ****  * HEADER FILES
  73:../Dave/Generated/SYSTIMER/systimer.c ****  **************************************************************************************************
  74:../Dave/Generated/SYSTIMER/systimer.c **** 
  75:../Dave/Generated/SYSTIMER/systimer.c **** /* Included to access APP data structure, functions & enumerations */
  76:../Dave/Generated/SYSTIMER/systimer.c **** #include "systimer.h"
  77:../Dave/Generated/SYSTIMER/systimer.c **** 
  78:../Dave/Generated/SYSTIMER/systimer.c **** /**************************************************************************************************
  79:../Dave/Generated/SYSTIMER/systimer.c ****  * MACROS
  80:../Dave/Generated/SYSTIMER/systimer.c ****  **************************************************************************************************
  81:../Dave/Generated/SYSTIMER/systimer.c **** 
  82:../Dave/Generated/SYSTIMER/systimer.c **** #define HW_TIMER_ADDITIONAL_CNT (1U)
  83:../Dave/Generated/SYSTIMER/systimer.c **** 
  84:../Dave/Generated/SYSTIMER/systimer.c **** /**************************************************************************************************
  85:../Dave/Generated/SYSTIMER/systimer.c ****  * LOCAL DATA
  86:../Dave/Generated/SYSTIMER/systimer.c ****  **************************************************************************************************
  87:../Dave/Generated/SYSTIMER/systimer.c **** /* SYSTIMER_OBJECT structure acts as the timer control block */
  88:../Dave/Generated/SYSTIMER/systimer.c **** 
  89:../Dave/Generated/SYSTIMER/systimer.c **** typedef struct SYSTIMER_OBJECT
  90:../Dave/Generated/SYSTIMER/systimer.c **** {
  91:../Dave/Generated/SYSTIMER/systimer.c ****   struct SYSTIMER_OBJECT *next; /**< pointer to next timer control block */
  92:../Dave/Generated/SYSTIMER/systimer.c ****   struct SYSTIMER_OBJECT *prev; /**< Pointer to previous timer control block */
  93:../Dave/Generated/SYSTIMER/systimer.c ****   SYSTIMER_CALLBACK_t callback; /**< Callback function pointer */
  94:../Dave/Generated/SYSTIMER/systimer.c ****   SYSTIMER_MODE_t mode; /**< timer Type (single shot or periodic) */
  95:../Dave/Generated/SYSTIMER/systimer.c ****   SYSTIMER_STATE_t state; /**< timer state */
  96:../Dave/Generated/SYSTIMER/systimer.c ****   void *args; /**< Parameter to callback function */
  97:../Dave/Generated/SYSTIMER/systimer.c ****   uint32_t id; /**< timer ID */
  98:../Dave/Generated/SYSTIMER/systimer.c ****   uint32_t count; /**< timer count value */
  99:../Dave/Generated/SYSTIMER/systimer.c ****   uint32_t reload; /**< timer Reload count value */
 100:../Dave/Generated/SYSTIMER/systimer.c ****   bool delete_swtmr; /**< To delete the timer */
 101:../Dave/Generated/SYSTIMER/systimer.c **** } SYSTIMER_OBJECT_t;
 102:../Dave/Generated/SYSTIMER/systimer.c **** 
 103:../Dave/Generated/SYSTIMER/systimer.c **** /** Table which save timer control block. */
 104:../Dave/Generated/SYSTIMER/systimer.c **** SYSTIMER_OBJECT_t g_timer_tbl[SYSTIMER_CFG_MAX_TMR];
 105:../Dave/Generated/SYSTIMER/systimer.c **** 
 106:../Dave/Generated/SYSTIMER/systimer.c **** /* The header of the timer Control list. */
 107:../Dave/Generated/SYSTIMER/systimer.c **** SYSTIMER_OBJECT_t *g_timer_list = NULL;
 108:../Dave/Generated/SYSTIMER/systimer.c **** 
 109:../Dave/Generated/SYSTIMER/systimer.c **** /* Timer ID tracker */
 110:../Dave/Generated/SYSTIMER/systimer.c **** uint32_t g_timer_tracker = 0U;
 111:../Dave/Generated/SYSTIMER/systimer.c **** 
 112:../Dave/Generated/SYSTIMER/systimer.c **** /* SysTick counter */
 113:../Dave/Generated/SYSTIMER/systimer.c **** volatile uint32_t g_systick_count = 0U;
 114:../Dave/Generated/SYSTIMER/systimer.c **** 
 115:../Dave/Generated/SYSTIMER/systimer.c **** /**************************************************************************************************
 116:../Dave/Generated/SYSTIMER/systimer.c ****  * LOCAL ROUTINES
 117:../Dave/Generated/SYSTIMER/systimer.c ****  **************************************************************************************************
 118:../Dave/Generated/SYSTIMER/systimer.c **** 
 119:../Dave/Generated/SYSTIMER/systimer.c **** /*
 120:../Dave/Generated/SYSTIMER/systimer.c ****  * This function is called to insert a timer into the timer list.
 121:../Dave/Generated/SYSTIMER/systimer.c ****  */
 122:../Dave/Generated/SYSTIMER/systimer.c **** static void SYSTIMER_lInsertTimerList(uint32_t tbl_index);
 123:../Dave/Generated/SYSTIMER/systimer.c **** 
 124:../Dave/Generated/SYSTIMER/systimer.c **** /*
 125:../Dave/Generated/SYSTIMER/systimer.c ****  * This function is called to remove a timer from the timer list.
 126:../Dave/Generated/SYSTIMER/systimer.c ****  */
 127:../Dave/Generated/SYSTIMER/systimer.c **** static void SYSTIMER_lRemoveTimerList(uint32_t tbl_index);
 128:../Dave/Generated/SYSTIMER/systimer.c **** 
 129:../Dave/Generated/SYSTIMER/systimer.c **** /*
 130:../Dave/Generated/SYSTIMER/systimer.c ****  * Handler function  called from SysTick event handler.
 131:../Dave/Generated/SYSTIMER/systimer.c ****  */
 132:../Dave/Generated/SYSTIMER/systimer.c **** static void SYSTIMER_lTimerHandler(void);
 133:../Dave/Generated/SYSTIMER/systimer.c **** 
 134:../Dave/Generated/SYSTIMER/systimer.c **** /*
 135:../Dave/Generated/SYSTIMER/systimer.c ****  * SysTick handler which is the main interrupt service routine to service the
 136:../Dave/Generated/SYSTIMER/systimer.c ****  * system timer's configured
 137:../Dave/Generated/SYSTIMER/systimer.c ****  */
 138:../Dave/Generated/SYSTIMER/systimer.c **** void SysTick_Handler(void);
 139:../Dave/Generated/SYSTIMER/systimer.c **** 
 140:../Dave/Generated/SYSTIMER/systimer.c **** /**************************************************************************************************
 141:../Dave/Generated/SYSTIMER/systimer.c **** * API IMPLEMENTATION
 142:../Dave/Generated/SYSTIMER/systimer.c **** ***************************************************************************************************
 143:../Dave/Generated/SYSTIMER/systimer.c **** /*
 144:../Dave/Generated/SYSTIMER/systimer.c ****  * This function is called to insert a timer into the timer list.
 145:../Dave/Generated/SYSTIMER/systimer.c ****  */
 146:../Dave/Generated/SYSTIMER/systimer.c **** static void SYSTIMER_lInsertTimerList(uint32_t tbl_index)
 147:../Dave/Generated/SYSTIMER/systimer.c **** {
 320              	 .loc 2 147 0
 321              	 .cfi_startproc
 322              	 
 323              	 
 324              	 
 325 0000 90B4     	 push {r4,r7}
 326              	.LCFI21:
 327              	 .cfi_def_cfa_offset 8
 328              	 .cfi_offset 4,-8
 329              	 .cfi_offset 7,-4
 330 0002 86B0     	 sub sp,sp,#24
 331              	.LCFI22:
 332              	 .cfi_def_cfa_offset 32
 333 0004 00AF     	 add r7,sp,#0
 334              	.LCFI23:
 335              	 .cfi_def_cfa_register 7
 336 0006 7860     	 str r0,[r7,#4]
 148:../Dave/Generated/SYSTIMER/systimer.c ****   SYSTIMER_OBJECT_t *object_ptr;
 149:../Dave/Generated/SYSTIMER/systimer.c ****   int32_t delta_ticks;
 150:../Dave/Generated/SYSTIMER/systimer.c ****   int32_t timer_count;
 151:../Dave/Generated/SYSTIMER/systimer.c ****   bool found_flag = false;
 337              	 .loc 2 151 0
 338 0008 0023     	 movs r3,#0
 339 000a FB73     	 strb r3,[r7,#15]
 152:../Dave/Generated/SYSTIMER/systimer.c ****    /* Get timer time */
 153:../Dave/Generated/SYSTIMER/systimer.c ****   timer_count = (int32_t)g_timer_tbl[tbl_index].count;
 340              	 .loc 2 153 0
 341 000c 6B49     	 ldr r1,.L28
 342 000e 7A68     	 ldr r2,[r7,#4]
 343 0010 1346     	 mov r3,r2
 344 0012 DB00     	 lsls r3,r3,#3
 345 0014 1344     	 add r3,r3,r2
 346 0016 9B00     	 lsls r3,r3,#2
 347 0018 0B44     	 add r3,r3,r1
 348 001a 1833     	 adds r3,r3,#24
 349 001c 1B68     	 ldr r3,[r3]
 350 001e BB60     	 str r3,[r7,#8]
 154:../Dave/Generated/SYSTIMER/systimer.c ****   /* Check if Timer list is NULL */
 155:../Dave/Generated/SYSTIMER/systimer.c ****   if (NULL == g_timer_list)
 351              	 .loc 2 155 0
 352 0020 674B     	 ldr r3,.L28+4
 353 0022 1B68     	 ldr r3,[r3]
 354 0024 002B     	 cmp r3,#0
 355 0026 09D1     	 bne .L20
 156:../Dave/Generated/SYSTIMER/systimer.c ****   {
 157:../Dave/Generated/SYSTIMER/systimer.c ****     /* Set this as first Timer */
 158:../Dave/Generated/SYSTIMER/systimer.c ****     g_timer_list = &g_timer_tbl[tbl_index];
 356              	 .loc 2 158 0
 357 0028 7A68     	 ldr r2,[r7,#4]
 358 002a 1346     	 mov r3,r2
 359 002c DB00     	 lsls r3,r3,#3
 360 002e 1344     	 add r3,r3,r2
 361 0030 9B00     	 lsls r3,r3,#2
 362 0032 624A     	 ldr r2,.L28
 363 0034 1344     	 add r3,r3,r2
 364 0036 624A     	 ldr r2,.L28+4
 365 0038 1360     	 str r3,[r2]
 366 003a BBE0     	 b .L19
 367              	.L20:
 159:../Dave/Generated/SYSTIMER/systimer.c ****   }
 160:../Dave/Generated/SYSTIMER/systimer.c ****   /* If not, find the correct place, and insert the specified timer */
 161:../Dave/Generated/SYSTIMER/systimer.c ****   else
 162:../Dave/Generated/SYSTIMER/systimer.c ****   {
 163:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr = g_timer_list;
 368              	 .loc 2 163 0
 369 003c 604B     	 ldr r3,.L28+4
 370 003e 1B68     	 ldr r3,[r3]
 371 0040 7B61     	 str r3,[r7,#20]
 164:../Dave/Generated/SYSTIMER/systimer.c ****     /* Get timer tick */
 165:../Dave/Generated/SYSTIMER/systimer.c ****     delta_ticks = timer_count;
 372              	 .loc 2 165 0
 373 0042 BB68     	 ldr r3,[r7,#8]
 374 0044 3B61     	 str r3,[r7,#16]
 166:../Dave/Generated/SYSTIMER/systimer.c ****     /* Find correct place for inserting the timer */
 167:../Dave/Generated/SYSTIMER/systimer.c ****     while ((NULL != object_ptr) && (false == found_flag))
 375              	 .loc 2 167 0
 376 0046 ABE0     	 b .L22
 377              	.L27:
 168:../Dave/Generated/SYSTIMER/systimer.c ****     {
 169:../Dave/Generated/SYSTIMER/systimer.c ****       /* Get timer Count Difference */
 170:../Dave/Generated/SYSTIMER/systimer.c ****       delta_ticks -= (int32_t)object_ptr->count;
 378              	 .loc 2 170 0
 379 0048 7B69     	 ldr r3,[r7,#20]
 380 004a 9B69     	 ldr r3,[r3,#24]
 381 004c 1A46     	 mov r2,r3
 382 004e 3B69     	 ldr r3,[r7,#16]
 383 0050 9B1A     	 subs r3,r3,r2
 384 0052 3B61     	 str r3,[r7,#16]
 171:../Dave/Generated/SYSTIMER/systimer.c ****       /* Check for delta ticks < 0 */
 172:../Dave/Generated/SYSTIMER/systimer.c ****       if (delta_ticks <= 0)
 385              	 .loc 2 172 0
 386 0054 3B69     	 ldr r3,[r7,#16]
 387 0056 002B     	 cmp r3,#0
 388 0058 7ADC     	 bgt .L23
 173:../Dave/Generated/SYSTIMER/systimer.c ****       {
 174:../Dave/Generated/SYSTIMER/systimer.c ****         /* Check If head item */
 175:../Dave/Generated/SYSTIMER/systimer.c ****         if (NULL != object_ptr->prev)
 389              	 .loc 2 175 0
 390 005a 7B69     	 ldr r3,[r7,#20]
 391 005c 5B68     	 ldr r3,[r3,#4]
 392 005e 002B     	 cmp r3,#0
 393 0060 26D0     	 beq .L24
 176:../Dave/Generated/SYSTIMER/systimer.c ****         {
 177:../Dave/Generated/SYSTIMER/systimer.c ****           /* If Insert to list */
 178:../Dave/Generated/SYSTIMER/systimer.c ****           object_ptr->prev->next = &g_timer_tbl[tbl_index];
 394              	 .loc 2 178 0
 395 0062 7B69     	 ldr r3,[r7,#20]
 396 0064 5968     	 ldr r1,[r3,#4]
 397 0066 7A68     	 ldr r2,[r7,#4]
 398 0068 1346     	 mov r3,r2
 399 006a DB00     	 lsls r3,r3,#3
 400 006c 1344     	 add r3,r3,r2
 401 006e 9B00     	 lsls r3,r3,#2
 402 0070 524A     	 ldr r2,.L28
 403 0072 1344     	 add r3,r3,r2
 404 0074 0B60     	 str r3,[r1]
 179:../Dave/Generated/SYSTIMER/systimer.c ****           g_timer_tbl[tbl_index].prev = object_ptr->prev;
 405              	 .loc 2 179 0
 406 0076 7B69     	 ldr r3,[r7,#20]
 407 0078 5968     	 ldr r1,[r3,#4]
 408 007a 5048     	 ldr r0,.L28
 409 007c 7A68     	 ldr r2,[r7,#4]
 410 007e 1346     	 mov r3,r2
 411 0080 DB00     	 lsls r3,r3,#3
 412 0082 1344     	 add r3,r3,r2
 413 0084 9B00     	 lsls r3,r3,#2
 414 0086 0344     	 add r3,r3,r0
 415 0088 5960     	 str r1,[r3,#4]
 180:../Dave/Generated/SYSTIMER/systimer.c ****           g_timer_tbl[tbl_index].next = object_ptr;
 416              	 .loc 2 180 0
 417 008a 4C49     	 ldr r1,.L28
 418 008c 7A68     	 ldr r2,[r7,#4]
 419 008e 1346     	 mov r3,r2
 420 0090 DB00     	 lsls r3,r3,#3
 421 0092 1344     	 add r3,r3,r2
 422 0094 9B00     	 lsls r3,r3,#2
 423 0096 0B44     	 add r3,r3,r1
 424 0098 7A69     	 ldr r2,[r7,#20]
 425 009a 1A60     	 str r2,[r3]
 181:../Dave/Generated/SYSTIMER/systimer.c ****           object_ptr->prev = &g_timer_tbl[tbl_index];
 426              	 .loc 2 181 0
 427 009c 7A68     	 ldr r2,[r7,#4]
 428 009e 1346     	 mov r3,r2
 429 00a0 DB00     	 lsls r3,r3,#3
 430 00a2 1344     	 add r3,r3,r2
 431 00a4 9B00     	 lsls r3,r3,#2
 432 00a6 454A     	 ldr r2,.L28
 433 00a8 1A44     	 add r2,r2,r3
 434 00aa 7B69     	 ldr r3,[r7,#20]
 435 00ac 5A60     	 str r2,[r3,#4]
 436 00ae 1CE0     	 b .L25
 437              	.L24:
 182:../Dave/Generated/SYSTIMER/systimer.c ****         }
 183:../Dave/Generated/SYSTIMER/systimer.c ****         else
 184:../Dave/Generated/SYSTIMER/systimer.c ****         {
 185:../Dave/Generated/SYSTIMER/systimer.c ****           /* Set Timer as first item */
 186:../Dave/Generated/SYSTIMER/systimer.c ****           g_timer_tbl[tbl_index].next = g_timer_list;
 438              	 .loc 2 186 0
 439 00b0 434B     	 ldr r3,.L28+4
 440 00b2 1968     	 ldr r1,[r3]
 441 00b4 4148     	 ldr r0,.L28
 442 00b6 7A68     	 ldr r2,[r7,#4]
 443 00b8 1346     	 mov r3,r2
 444 00ba DB00     	 lsls r3,r3,#3
 445 00bc 1344     	 add r3,r3,r2
 446 00be 9B00     	 lsls r3,r3,#2
 447 00c0 0344     	 add r3,r3,r0
 448 00c2 1960     	 str r1,[r3]
 187:../Dave/Generated/SYSTIMER/systimer.c ****           g_timer_list->prev = &g_timer_tbl[tbl_index];
 449              	 .loc 2 187 0
 450 00c4 3E4B     	 ldr r3,.L28+4
 451 00c6 1968     	 ldr r1,[r3]
 452 00c8 7A68     	 ldr r2,[r7,#4]
 453 00ca 1346     	 mov r3,r2
 454 00cc DB00     	 lsls r3,r3,#3
 455 00ce 1344     	 add r3,r3,r2
 456 00d0 9B00     	 lsls r3,r3,#2
 457 00d2 3A4A     	 ldr r2,.L28
 458 00d4 1344     	 add r3,r3,r2
 459 00d6 4B60     	 str r3,[r1,#4]
 188:../Dave/Generated/SYSTIMER/systimer.c ****           g_timer_list = &g_timer_tbl[tbl_index];
 460              	 .loc 2 188 0
 461 00d8 7A68     	 ldr r2,[r7,#4]
 462 00da 1346     	 mov r3,r2
 463 00dc DB00     	 lsls r3,r3,#3
 464 00de 1344     	 add r3,r3,r2
 465 00e0 9B00     	 lsls r3,r3,#2
 466 00e2 364A     	 ldr r2,.L28
 467 00e4 1344     	 add r3,r3,r2
 468 00e6 364A     	 ldr r2,.L28+4
 469 00e8 1360     	 str r3,[r2]
 470              	.L25:
 189:../Dave/Generated/SYSTIMER/systimer.c ****         }
 190:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[tbl_index].count = g_timer_tbl[tbl_index].next->count + (uint32_t)delta_ticks;
 471              	 .loc 2 190 0
 472 00ea 3449     	 ldr r1,.L28
 473 00ec 7A68     	 ldr r2,[r7,#4]
 474 00ee 1346     	 mov r3,r2
 475 00f0 DB00     	 lsls r3,r3,#3
 476 00f2 1344     	 add r3,r3,r2
 477 00f4 9B00     	 lsls r3,r3,#2
 478 00f6 0B44     	 add r3,r3,r1
 479 00f8 1B68     	 ldr r3,[r3]
 480 00fa 9A69     	 ldr r2,[r3,#24]
 481 00fc 3B69     	 ldr r3,[r7,#16]
 482 00fe D118     	 adds r1,r2,r3
 483 0100 2E48     	 ldr r0,.L28
 484 0102 7A68     	 ldr r2,[r7,#4]
 485 0104 1346     	 mov r3,r2
 486 0106 DB00     	 lsls r3,r3,#3
 487 0108 1344     	 add r3,r3,r2
 488 010a 9B00     	 lsls r3,r3,#2
 489 010c 0344     	 add r3,r3,r0
 490 010e 1833     	 adds r3,r3,#24
 491 0110 1960     	 str r1,[r3]
 191:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[tbl_index].next->count  -= g_timer_tbl[tbl_index].count;
 492              	 .loc 2 191 0
 493 0112 2A49     	 ldr r1,.L28
 494 0114 7A68     	 ldr r2,[r7,#4]
 495 0116 1346     	 mov r3,r2
 496 0118 DB00     	 lsls r3,r3,#3
 497 011a 1344     	 add r3,r3,r2
 498 011c 9B00     	 lsls r3,r3,#2
 499 011e 0B44     	 add r3,r3,r1
 500 0120 1968     	 ldr r1,[r3]
 501 0122 2648     	 ldr r0,.L28
 502 0124 7A68     	 ldr r2,[r7,#4]
 503 0126 1346     	 mov r3,r2
 504 0128 DB00     	 lsls r3,r3,#3
 505 012a 1344     	 add r3,r3,r2
 506 012c 9B00     	 lsls r3,r3,#2
 507 012e 0344     	 add r3,r3,r0
 508 0130 1B68     	 ldr r3,[r3]
 509 0132 9869     	 ldr r0,[r3,#24]
 510 0134 214C     	 ldr r4,.L28
 511 0136 7A68     	 ldr r2,[r7,#4]
 512 0138 1346     	 mov r3,r2
 513 013a DB00     	 lsls r3,r3,#3
 514 013c 1344     	 add r3,r3,r2
 515 013e 9B00     	 lsls r3,r3,#2
 516 0140 2344     	 add r3,r3,r4
 517 0142 1833     	 adds r3,r3,#24
 518 0144 1B68     	 ldr r3,[r3]
 519 0146 C31A     	 subs r3,r0,r3
 520 0148 8B61     	 str r3,[r1,#24]
 192:../Dave/Generated/SYSTIMER/systimer.c ****         found_flag = true;
 521              	 .loc 2 192 0
 522 014a 0123     	 movs r3,#1
 523 014c FB73     	 strb r3,[r7,#15]
 524 014e 24E0     	 b .L26
 525              	.L23:
 193:../Dave/Generated/SYSTIMER/systimer.c ****       }
 194:../Dave/Generated/SYSTIMER/systimer.c ****       /* Check for last item in list */
 195:../Dave/Generated/SYSTIMER/systimer.c ****       else
 196:../Dave/Generated/SYSTIMER/systimer.c ****       {
 197:../Dave/Generated/SYSTIMER/systimer.c ****         if ((delta_ticks > 0) && (NULL == object_ptr->next))
 526              	 .loc 2 197 0
 527 0150 3B69     	 ldr r3,[r7,#16]
 528 0152 002B     	 cmp r3,#0
 529 0154 21DD     	 ble .L26
 530              	 .loc 2 197 0 is_stmt 0 discriminator 1
 531 0156 7B69     	 ldr r3,[r7,#20]
 532 0158 1B68     	 ldr r3,[r3]
 533 015a 002B     	 cmp r3,#0
 534 015c 1DD1     	 bne .L26
 198:../Dave/Generated/SYSTIMER/systimer.c ****         {
 199:../Dave/Generated/SYSTIMER/systimer.c ****           /* Yes, insert into */
 200:../Dave/Generated/SYSTIMER/systimer.c ****           g_timer_tbl[tbl_index].prev = object_ptr;
 535              	 .loc 2 200 0 is_stmt 1
 536 015e 1749     	 ldr r1,.L28
 537 0160 7A68     	 ldr r2,[r7,#4]
 538 0162 1346     	 mov r3,r2
 539 0164 DB00     	 lsls r3,r3,#3
 540 0166 1344     	 add r3,r3,r2
 541 0168 9B00     	 lsls r3,r3,#2
 542 016a 0B44     	 add r3,r3,r1
 543 016c 7A69     	 ldr r2,[r7,#20]
 544 016e 5A60     	 str r2,[r3,#4]
 201:../Dave/Generated/SYSTIMER/systimer.c ****           object_ptr->next = &g_timer_tbl[tbl_index];
 545              	 .loc 2 201 0
 546 0170 7A68     	 ldr r2,[r7,#4]
 547 0172 1346     	 mov r3,r2
 548 0174 DB00     	 lsls r3,r3,#3
 549 0176 1344     	 add r3,r3,r2
 550 0178 9B00     	 lsls r3,r3,#2
 551 017a 104A     	 ldr r2,.L28
 552 017c 1A44     	 add r2,r2,r3
 553 017e 7B69     	 ldr r3,[r7,#20]
 554 0180 1A60     	 str r2,[r3]
 202:../Dave/Generated/SYSTIMER/systimer.c ****           g_timer_tbl[tbl_index].count = (uint32_t)delta_ticks;
 555              	 .loc 2 202 0
 556 0182 3969     	 ldr r1,[r7,#16]
 557 0184 0D48     	 ldr r0,.L28
 558 0186 7A68     	 ldr r2,[r7,#4]
 559 0188 1346     	 mov r3,r2
 560 018a DB00     	 lsls r3,r3,#3
 561 018c 1344     	 add r3,r3,r2
 562 018e 9B00     	 lsls r3,r3,#2
 563 0190 0344     	 add r3,r3,r0
 564 0192 1833     	 adds r3,r3,#24
 565 0194 1960     	 str r1,[r3]
 203:../Dave/Generated/SYSTIMER/systimer.c ****           found_flag = true;
 566              	 .loc 2 203 0
 567 0196 0123     	 movs r3,#1
 568 0198 FB73     	 strb r3,[r7,#15]
 569              	.L26:
 204:../Dave/Generated/SYSTIMER/systimer.c ****         }
 205:../Dave/Generated/SYSTIMER/systimer.c ****       }
 206:../Dave/Generated/SYSTIMER/systimer.c ****       /* Get the next item in timer list */
 207:../Dave/Generated/SYSTIMER/systimer.c ****       object_ptr = object_ptr->next;
 570              	 .loc 2 207 0
 571 019a 7B69     	 ldr r3,[r7,#20]
 572 019c 1B68     	 ldr r3,[r3]
 573 019e 7B61     	 str r3,[r7,#20]
 574              	.L22:
 167:../Dave/Generated/SYSTIMER/systimer.c ****     {
 575              	 .loc 2 167 0
 576 01a0 7B69     	 ldr r3,[r7,#20]
 577 01a2 002B     	 cmp r3,#0
 578 01a4 06D0     	 beq .L19
 167:../Dave/Generated/SYSTIMER/systimer.c ****     {
 579              	 .loc 2 167 0 is_stmt 0 discriminator 1
 580 01a6 FB7B     	 ldrb r3,[r7,#15]
 581 01a8 83F00103 	 eor r3,r3,#1
 582 01ac DBB2     	 uxtb r3,r3
 583 01ae 002B     	 cmp r3,#0
 584 01b0 7FF44AAF 	 bne .L27
 585              	.L19:
 208:../Dave/Generated/SYSTIMER/systimer.c ****     }
 209:../Dave/Generated/SYSTIMER/systimer.c ****   }
 210:../Dave/Generated/SYSTIMER/systimer.c **** }
 586              	 .loc 2 210 0 is_stmt 1
 587 01b4 1837     	 adds r7,r7,#24
 588              	.LCFI24:
 589              	 .cfi_def_cfa_offset 8
 590 01b6 BD46     	 mov sp,r7
 591              	.LCFI25:
 592              	 .cfi_def_cfa_register 13
 593              	 
 594 01b8 90BC     	 pop {r4,r7}
 595              	.LCFI26:
 596              	 .cfi_restore 7
 597              	 .cfi_restore 4
 598              	 .cfi_def_cfa_offset 0
 599 01ba 7047     	 bx lr
 600              	.L29:
 601              	 .align 2
 602              	.L28:
 603 01bc 00000000 	 .word g_timer_tbl
 604 01c0 00000000 	 .word g_timer_list
 605              	 .cfi_endproc
 606              	.LFE128:
 608              	 .section .text.SYSTIMER_lRemoveTimerList,"ax",%progbits
 609              	 .align 2
 610              	 .thumb
 611              	 .thumb_func
 613              	SYSTIMER_lRemoveTimerList:
 614              	.LFB129:
 211:../Dave/Generated/SYSTIMER/systimer.c **** 
 212:../Dave/Generated/SYSTIMER/systimer.c **** /*
 213:../Dave/Generated/SYSTIMER/systimer.c ****  * This function is called to remove a timer from the timer list. 
 214:../Dave/Generated/SYSTIMER/systimer.c ****  */
 215:../Dave/Generated/SYSTIMER/systimer.c **** static void SYSTIMER_lRemoveTimerList(uint32_t tbl_index)
 216:../Dave/Generated/SYSTIMER/systimer.c **** {
 615              	 .loc 2 216 0
 616              	 .cfi_startproc
 617              	 
 618              	 
 619              	 
 620 0000 80B4     	 push {r7}
 621              	.LCFI27:
 622              	 .cfi_def_cfa_offset 4
 623              	 .cfi_offset 7,-4
 624 0002 85B0     	 sub sp,sp,#20
 625              	.LCFI28:
 626              	 .cfi_def_cfa_offset 24
 627 0004 00AF     	 add r7,sp,#0
 628              	.LCFI29:
 629              	 .cfi_def_cfa_register 7
 630 0006 7860     	 str r0,[r7,#4]
 217:../Dave/Generated/SYSTIMER/systimer.c ****   SYSTIMER_OBJECT_t *object_ptr;
 218:../Dave/Generated/SYSTIMER/systimer.c ****   object_ptr = &g_timer_tbl[tbl_index];
 631              	 .loc 2 218 0
 632 0008 7A68     	 ldr r2,[r7,#4]
 633 000a 1346     	 mov r3,r2
 634 000c DB00     	 lsls r3,r3,#3
 635 000e 1344     	 add r3,r3,r2
 636 0010 9B00     	 lsls r3,r3,#2
 637 0012 294A     	 ldr r2,.L35
 638 0014 1344     	 add r3,r3,r2
 639 0016 FB60     	 str r3,[r7,#12]
 219:../Dave/Generated/SYSTIMER/systimer.c ****   /* Check whether only one timer available */
 220:../Dave/Generated/SYSTIMER/systimer.c ****   if ((NULL == object_ptr->prev) && (NULL == object_ptr->next ))
 640              	 .loc 2 220 0
 641 0018 FB68     	 ldr r3,[r7,#12]
 642 001a 5B68     	 ldr r3,[r3,#4]
 643 001c 002B     	 cmp r3,#0
 644 001e 07D1     	 bne .L31
 645              	 .loc 2 220 0 is_stmt 0 discriminator 1
 646 0020 FB68     	 ldr r3,[r7,#12]
 647 0022 1B68     	 ldr r3,[r3]
 648 0024 002B     	 cmp r3,#0
 649 0026 03D1     	 bne .L31
 221:../Dave/Generated/SYSTIMER/systimer.c ****   {
 222:../Dave/Generated/SYSTIMER/systimer.c ****     /* set timer list as NULL */ 
 223:../Dave/Generated/SYSTIMER/systimer.c ****     g_timer_list = NULL;                  
 650              	 .loc 2 223 0 is_stmt 1
 651 0028 244B     	 ldr r3,.L35+4
 652 002a 0022     	 movs r2,#0
 653 002c 1A60     	 str r2,[r3]
 654 002e 3DE0     	 b .L30
 655              	.L31:
 224:../Dave/Generated/SYSTIMER/systimer.c ****   }
 225:../Dave/Generated/SYSTIMER/systimer.c ****   /* Check if the first item in timer list */
 226:../Dave/Generated/SYSTIMER/systimer.c ****   else if (NULL == object_ptr->prev)
 656              	 .loc 2 226 0
 657 0030 FB68     	 ldr r3,[r7,#12]
 658 0032 5B68     	 ldr r3,[r3,#4]
 659 0034 002B     	 cmp r3,#0
 660 0036 14D1     	 bne .L33
 227:../Dave/Generated/SYSTIMER/systimer.c ****   {
 228:../Dave/Generated/SYSTIMER/systimer.c ****     /* Remove timer from list, and reset timer list */
 229:../Dave/Generated/SYSTIMER/systimer.c ****     g_timer_list  = object_ptr->next;
 661              	 .loc 2 229 0
 662 0038 FB68     	 ldr r3,[r7,#12]
 663 003a 1B68     	 ldr r3,[r3]
 664 003c 1F4A     	 ldr r2,.L35+4
 665 003e 1360     	 str r3,[r2]
 230:../Dave/Generated/SYSTIMER/systimer.c ****     g_timer_list->prev = NULL;
 666              	 .loc 2 230 0
 667 0040 1E4B     	 ldr r3,.L35+4
 668 0042 1B68     	 ldr r3,[r3]
 669 0044 0022     	 movs r2,#0
 670 0046 5A60     	 str r2,[r3,#4]
 231:../Dave/Generated/SYSTIMER/systimer.c ****     g_timer_list->count += object_ptr->count;
 671              	 .loc 2 231 0
 672 0048 1C4B     	 ldr r3,.L35+4
 673 004a 1B68     	 ldr r3,[r3]
 674 004c 1B4A     	 ldr r2,.L35+4
 675 004e 1268     	 ldr r2,[r2]
 676 0050 9169     	 ldr r1,[r2,#24]
 677 0052 FA68     	 ldr r2,[r7,#12]
 678 0054 9269     	 ldr r2,[r2,#24]
 679 0056 0A44     	 add r2,r2,r1
 680 0058 9A61     	 str r2,[r3,#24]
 232:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->next    = NULL;
 681              	 .loc 2 232 0
 682 005a FB68     	 ldr r3,[r7,#12]
 683 005c 0022     	 movs r2,#0
 684 005e 1A60     	 str r2,[r3]
 685 0060 24E0     	 b .L30
 686              	.L33:
 233:../Dave/Generated/SYSTIMER/systimer.c ****   }
 234:../Dave/Generated/SYSTIMER/systimer.c ****   /* Check if the last item in timer list */
 235:../Dave/Generated/SYSTIMER/systimer.c ****   else if (NULL == object_ptr->next)
 687              	 .loc 2 235 0
 688 0062 FB68     	 ldr r3,[r7,#12]
 689 0064 1B68     	 ldr r3,[r3]
 690 0066 002B     	 cmp r3,#0
 691 0068 07D1     	 bne .L34
 236:../Dave/Generated/SYSTIMER/systimer.c ****   {
 237:../Dave/Generated/SYSTIMER/systimer.c ****     /* Remove timer from list */
 238:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->prev->next = NULL;
 692              	 .loc 2 238 0
 693 006a FB68     	 ldr r3,[r7,#12]
 694 006c 5B68     	 ldr r3,[r3,#4]
 695 006e 0022     	 movs r2,#0
 696 0070 1A60     	 str r2,[r3]
 239:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->prev = NULL;
 697              	 .loc 2 239 0
 698 0072 FB68     	 ldr r3,[r7,#12]
 699 0074 0022     	 movs r2,#0
 700 0076 5A60     	 str r2,[r3,#4]
 701 0078 18E0     	 b .L30
 702              	.L34:
 240:../Dave/Generated/SYSTIMER/systimer.c ****   }
 241:../Dave/Generated/SYSTIMER/systimer.c ****   else                       
 242:../Dave/Generated/SYSTIMER/systimer.c ****   {
 243:../Dave/Generated/SYSTIMER/systimer.c ****     /* Remove timer from list */
 244:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->prev->next  =  object_ptr->next;
 703              	 .loc 2 244 0
 704 007a FB68     	 ldr r3,[r7,#12]
 705 007c 5B68     	 ldr r3,[r3,#4]
 706 007e FA68     	 ldr r2,[r7,#12]
 707 0080 1268     	 ldr r2,[r2]
 708 0082 1A60     	 str r2,[r3]
 245:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->next->prev  =  object_ptr->prev;
 709              	 .loc 2 245 0
 710 0084 FB68     	 ldr r3,[r7,#12]
 711 0086 1B68     	 ldr r3,[r3]
 712 0088 FA68     	 ldr r2,[r7,#12]
 713 008a 5268     	 ldr r2,[r2,#4]
 714 008c 5A60     	 str r2,[r3,#4]
 246:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->next->count += object_ptr->count;
 715              	 .loc 2 246 0
 716 008e FB68     	 ldr r3,[r7,#12]
 717 0090 1B68     	 ldr r3,[r3]
 718 0092 FA68     	 ldr r2,[r7,#12]
 719 0094 1268     	 ldr r2,[r2]
 720 0096 9169     	 ldr r1,[r2,#24]
 721 0098 FA68     	 ldr r2,[r7,#12]
 722 009a 9269     	 ldr r2,[r2,#24]
 723 009c 0A44     	 add r2,r2,r1
 724 009e 9A61     	 str r2,[r3,#24]
 247:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->next = NULL;
 725              	 .loc 2 247 0
 726 00a0 FB68     	 ldr r3,[r7,#12]
 727 00a2 0022     	 movs r2,#0
 728 00a4 1A60     	 str r2,[r3]
 248:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->prev = NULL;
 729              	 .loc 2 248 0
 730 00a6 FB68     	 ldr r3,[r7,#12]
 731 00a8 0022     	 movs r2,#0
 732 00aa 5A60     	 str r2,[r3,#4]
 733              	.L30:
 249:../Dave/Generated/SYSTIMER/systimer.c ****   }
 250:../Dave/Generated/SYSTIMER/systimer.c **** }
 734              	 .loc 2 250 0
 735 00ac 1437     	 adds r7,r7,#20
 736              	.LCFI30:
 737              	 .cfi_def_cfa_offset 4
 738 00ae BD46     	 mov sp,r7
 739              	.LCFI31:
 740              	 .cfi_def_cfa_register 13
 741              	 
 742 00b0 5DF8047B 	 ldr r7,[sp],#4
 743              	.LCFI32:
 744              	 .cfi_restore 7
 745              	 .cfi_def_cfa_offset 0
 746 00b4 7047     	 bx lr
 747              	.L36:
 748 00b6 00BF     	 .align 2
 749              	.L35:
 750 00b8 00000000 	 .word g_timer_tbl
 751 00bc 00000000 	 .word g_timer_list
 752              	 .cfi_endproc
 753              	.LFE129:
 755              	 .section .text.SYSTIMER_lTimerHandler,"ax",%progbits
 756              	 .align 2
 757              	 .thumb
 758              	 .thumb_func
 760              	SYSTIMER_lTimerHandler:
 761              	.LFB130:
 251:../Dave/Generated/SYSTIMER/systimer.c **** 
 252:../Dave/Generated/SYSTIMER/systimer.c **** /*
 253:../Dave/Generated/SYSTIMER/systimer.c ****  * Handler function called from SysTick event handler.
 254:../Dave/Generated/SYSTIMER/systimer.c ****  */
 255:../Dave/Generated/SYSTIMER/systimer.c **** static void SYSTIMER_lTimerHandler(void)
 256:../Dave/Generated/SYSTIMER/systimer.c **** {
 762              	 .loc 2 256 0
 763              	 .cfi_startproc
 764              	 
 765              	 
 766 0000 80B5     	 push {r7,lr}
 767              	.LCFI33:
 768              	 .cfi_def_cfa_offset 8
 769              	 .cfi_offset 7,-8
 770              	 .cfi_offset 14,-4
 771 0002 82B0     	 sub sp,sp,#8
 772              	.LCFI34:
 773              	 .cfi_def_cfa_offset 16
 774 0004 00AF     	 add r7,sp,#0
 775              	.LCFI35:
 776              	 .cfi_def_cfa_register 7
 257:../Dave/Generated/SYSTIMER/systimer.c ****   SYSTIMER_OBJECT_t *object_ptr;
 258:../Dave/Generated/SYSTIMER/systimer.c ****   /* Get first item of timer list */
 259:../Dave/Generated/SYSTIMER/systimer.c ****   object_ptr = g_timer_list;
 777              	 .loc 2 259 0
 778 0006 2B4B     	 ldr r3,.L45
 779 0008 1B68     	 ldr r3,[r3]
 780 000a 7B60     	 str r3,[r7,#4]
 260:../Dave/Generated/SYSTIMER/systimer.c ****   while ((NULL != object_ptr) && (0U == object_ptr->count))
 781              	 .loc 2 260 0
 782 000c 48E0     	 b .L38
 783              	.L44:
 261:../Dave/Generated/SYSTIMER/systimer.c ****   {
 262:../Dave/Generated/SYSTIMER/systimer.c ****     if (true == object_ptr->delete_swtmr)
 784              	 .loc 2 262 0
 785 000e 7B68     	 ldr r3,[r7,#4]
 786 0010 93F82030 	 ldrb r3,[r3,#32]
 787 0014 002B     	 cmp r3,#0
 788 0016 13D0     	 beq .L39
 263:../Dave/Generated/SYSTIMER/systimer.c ****     {
 264:../Dave/Generated/SYSTIMER/systimer.c ****       /* Yes, remove this timer from timer list */
 265:../Dave/Generated/SYSTIMER/systimer.c ****       SYSTIMER_lRemoveTimerList((uint32_t)object_ptr->id);
 789              	 .loc 2 265 0
 790 0018 7B68     	 ldr r3,[r7,#4]
 791 001a 5B69     	 ldr r3,[r3,#20]
 792 001c 1846     	 mov r0,r3
 793 001e FFF7FEFF 	 bl SYSTIMER_lRemoveTimerList
 266:../Dave/Generated/SYSTIMER/systimer.c ****       /* Set timer status as SYSTIMER_STATE_NOT_INITIALIZED */
 267:../Dave/Generated/SYSTIMER/systimer.c ****       object_ptr->state = SYSTIMER_STATE_NOT_INITIALIZED;
 794              	 .loc 2 267 0
 795 0022 7B68     	 ldr r3,[r7,#4]
 796 0024 0022     	 movs r2,#0
 797 0026 5A73     	 strb r2,[r3,#13]
 268:../Dave/Generated/SYSTIMER/systimer.c ****       /* Release resource which are hold by this timer */
 269:../Dave/Generated/SYSTIMER/systimer.c ****       g_timer_tracker &= ~(1U << object_ptr->id);
 798              	 .loc 2 269 0
 799 0028 7B68     	 ldr r3,[r7,#4]
 800 002a 5B69     	 ldr r3,[r3,#20]
 801 002c 1A46     	 mov r2,r3
 802 002e 0123     	 movs r3,#1
 803 0030 9340     	 lsls r3,r3,r2
 804 0032 DA43     	 mvns r2,r3
 805 0034 204B     	 ldr r3,.L45+4
 806 0036 1B68     	 ldr r3,[r3]
 807 0038 1340     	 ands r3,r3,r2
 808 003a 1F4A     	 ldr r2,.L45+4
 809 003c 1360     	 str r3,[r2]
 810 003e 2CE0     	 b .L40
 811              	.L39:
 270:../Dave/Generated/SYSTIMER/systimer.c ****     }
 271:../Dave/Generated/SYSTIMER/systimer.c ****     /* Check whether timer is a one shot timer */
 272:../Dave/Generated/SYSTIMER/systimer.c ****     else if (SYSTIMER_MODE_ONE_SHOT == object_ptr->mode)
 812              	 .loc 2 272 0
 813 0040 7B68     	 ldr r3,[r7,#4]
 814 0042 1B7B     	 ldrb r3,[r3,#12]
 815 0044 002B     	 cmp r3,#0
 816 0046 0ED1     	 bne .L41
 273:../Dave/Generated/SYSTIMER/systimer.c ****     {
 274:../Dave/Generated/SYSTIMER/systimer.c ****       /* Yes, remove this timer from timer list */
 275:../Dave/Generated/SYSTIMER/systimer.c ****       SYSTIMER_lRemoveTimerList((uint32_t)object_ptr->id);
 817              	 .loc 2 275 0
 818 0048 7B68     	 ldr r3,[r7,#4]
 819 004a 5B69     	 ldr r3,[r3,#20]
 820 004c 1846     	 mov r0,r3
 821 004e FFF7FEFF 	 bl SYSTIMER_lRemoveTimerList
 276:../Dave/Generated/SYSTIMER/systimer.c ****       /* Set timer status as SYSTIMER_STATE_STOPPED */
 277:../Dave/Generated/SYSTIMER/systimer.c ****       object_ptr->state = SYSTIMER_STATE_STOPPED;
 822              	 .loc 2 277 0
 823 0052 7B68     	 ldr r3,[r7,#4]
 824 0054 0222     	 movs r2,#2
 825 0056 5A73     	 strb r2,[r3,#13]
 278:../Dave/Generated/SYSTIMER/systimer.c ****       /* Call timer callback function */
 279:../Dave/Generated/SYSTIMER/systimer.c ****       (object_ptr->callback)(object_ptr->args);
 826              	 .loc 2 279 0
 827 0058 7B68     	 ldr r3,[r7,#4]
 828 005a 9B68     	 ldr r3,[r3,#8]
 829 005c 7A68     	 ldr r2,[r7,#4]
 830 005e 1269     	 ldr r2,[r2,#16]
 831 0060 1046     	 mov r0,r2
 832 0062 9847     	 blx r3
 833 0064 19E0     	 b .L40
 834              	.L41:
 280:../Dave/Generated/SYSTIMER/systimer.c ****     }
 281:../Dave/Generated/SYSTIMER/systimer.c ****     /* Check whether timer is periodic timer */
 282:../Dave/Generated/SYSTIMER/systimer.c ****     else if (SYSTIMER_MODE_PERIODIC == object_ptr->mode)
 835              	 .loc 2 282 0
 836 0066 7B68     	 ldr r3,[r7,#4]
 837 0068 1B7B     	 ldrb r3,[r3,#12]
 838 006a 012B     	 cmp r3,#1
 839 006c 14D1     	 bne .L42
 283:../Dave/Generated/SYSTIMER/systimer.c ****     {
 284:../Dave/Generated/SYSTIMER/systimer.c ****       /* Yes, remove this timer from timer list */
 285:../Dave/Generated/SYSTIMER/systimer.c ****       SYSTIMER_lRemoveTimerList((uint32_t)object_ptr->id);
 840              	 .loc 2 285 0
 841 006e 7B68     	 ldr r3,[r7,#4]
 842 0070 5B69     	 ldr r3,[r3,#20]
 843 0072 1846     	 mov r0,r3
 844 0074 FFF7FEFF 	 bl SYSTIMER_lRemoveTimerList
 286:../Dave/Generated/SYSTIMER/systimer.c ****       /* Reset timer tick */
 287:../Dave/Generated/SYSTIMER/systimer.c ****       object_ptr->count = object_ptr->reload;
 845              	 .loc 2 287 0
 846 0078 7B68     	 ldr r3,[r7,#4]
 847 007a DA69     	 ldr r2,[r3,#28]
 848 007c 7B68     	 ldr r3,[r7,#4]
 849 007e 9A61     	 str r2,[r3,#24]
 288:../Dave/Generated/SYSTIMER/systimer.c ****       /* Insert timer into timer list */
 289:../Dave/Generated/SYSTIMER/systimer.c ****       SYSTIMER_lInsertTimerList((uint32_t)object_ptr->id);
 850              	 .loc 2 289 0
 851 0080 7B68     	 ldr r3,[r7,#4]
 852 0082 5B69     	 ldr r3,[r3,#20]
 853 0084 1846     	 mov r0,r3
 854 0086 FFF7FEFF 	 bl SYSTIMER_lInsertTimerList
 290:../Dave/Generated/SYSTIMER/systimer.c ****       /* Call timer callback function */
 291:../Dave/Generated/SYSTIMER/systimer.c ****       (object_ptr->callback)(object_ptr->args);
 855              	 .loc 2 291 0
 856 008a 7B68     	 ldr r3,[r7,#4]
 857 008c 9B68     	 ldr r3,[r3,#8]
 858 008e 7A68     	 ldr r2,[r7,#4]
 859 0090 1269     	 ldr r2,[r2,#16]
 860 0092 1046     	 mov r0,r2
 861 0094 9847     	 blx r3
 862 0096 00E0     	 b .L40
 863              	.L42:
 292:../Dave/Generated/SYSTIMER/systimer.c ****     }
 293:../Dave/Generated/SYSTIMER/systimer.c ****     else
 294:../Dave/Generated/SYSTIMER/systimer.c ****     {
 295:../Dave/Generated/SYSTIMER/systimer.c ****       break;
 864              	 .loc 2 295 0
 865 0098 09E0     	 b .L37
 866              	.L40:
 296:../Dave/Generated/SYSTIMER/systimer.c ****     }
 297:../Dave/Generated/SYSTIMER/systimer.c ****     /* Get first item of timer list */
 298:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr = g_timer_list;
 867              	 .loc 2 298 0
 868 009a 064B     	 ldr r3,.L45
 869 009c 1B68     	 ldr r3,[r3]
 870 009e 7B60     	 str r3,[r7,#4]
 871              	.L38:
 260:../Dave/Generated/SYSTIMER/systimer.c ****   {
 872              	 .loc 2 260 0
 873 00a0 7B68     	 ldr r3,[r7,#4]
 874 00a2 002B     	 cmp r3,#0
 875 00a4 03D0     	 beq .L37
 260:../Dave/Generated/SYSTIMER/systimer.c ****   {
 876              	 .loc 2 260 0 is_stmt 0 discriminator 1
 877 00a6 7B68     	 ldr r3,[r7,#4]
 878 00a8 9B69     	 ldr r3,[r3,#24]
 879 00aa 002B     	 cmp r3,#0
 880 00ac AFD0     	 beq .L44
 881              	.L37:
 299:../Dave/Generated/SYSTIMER/systimer.c ****   }
 300:../Dave/Generated/SYSTIMER/systimer.c **** }
 882              	 .loc 2 300 0 is_stmt 1
 883 00ae 0837     	 adds r7,r7,#8
 884              	.LCFI36:
 885              	 .cfi_def_cfa_offset 8
 886 00b0 BD46     	 mov sp,r7
 887              	.LCFI37:
 888              	 .cfi_def_cfa_register 13
 889              	 
 890 00b2 80BD     	 pop {r7,pc}
 891              	.L46:
 892              	 .align 2
 893              	.L45:
 894 00b4 00000000 	 .word g_timer_list
 895 00b8 00000000 	 .word g_timer_tracker
 896              	 .cfi_endproc
 897              	.LFE130:
 899              	 .section .text.SysTick_Handler,"ax",%progbits
 900              	 .align 2
 901              	 .global SysTick_Handler
 902              	 .thumb
 903              	 .thumb_func
 905              	SysTick_Handler:
 906              	.LFB131:
 301:../Dave/Generated/SYSTIMER/systimer.c **** 
 302:../Dave/Generated/SYSTIMER/systimer.c **** /*
 303:../Dave/Generated/SYSTIMER/systimer.c ****  *  SysTick Event Handler.
 304:../Dave/Generated/SYSTIMER/systimer.c ****  */
 305:../Dave/Generated/SYSTIMER/systimer.c **** void SysTick_Handler(void)
 306:../Dave/Generated/SYSTIMER/systimer.c **** {
 907              	 .loc 2 306 0
 908              	 .cfi_startproc
 909              	 
 910              	 
 911 0000 80B5     	 push {r7,lr}
 912              	.LCFI38:
 913              	 .cfi_def_cfa_offset 8
 914              	 .cfi_offset 7,-8
 915              	 .cfi_offset 14,-4
 916 0002 82B0     	 sub sp,sp,#8
 917              	.LCFI39:
 918              	 .cfi_def_cfa_offset 16
 919 0004 00AF     	 add r7,sp,#0
 920              	.LCFI40:
 921              	 .cfi_def_cfa_register 7
 307:../Dave/Generated/SYSTIMER/systimer.c ****   SYSTIMER_OBJECT_t *object_ptr;
 308:../Dave/Generated/SYSTIMER/systimer.c ****   object_ptr = g_timer_list;
 922              	 .loc 2 308 0
 923 0006 0E4B     	 ldr r3,.L50
 924 0008 1B68     	 ldr r3,[r3]
 925 000a 7B60     	 str r3,[r7,#4]
 309:../Dave/Generated/SYSTIMER/systimer.c ****   g_systick_count++;
 926              	 .loc 2 309 0
 927 000c 0D4B     	 ldr r3,.L50+4
 928 000e 1B68     	 ldr r3,[r3]
 929 0010 0133     	 adds r3,r3,#1
 930 0012 0C4A     	 ldr r2,.L50+4
 931 0014 1360     	 str r3,[r2]
 310:../Dave/Generated/SYSTIMER/systimer.c **** 
 311:../Dave/Generated/SYSTIMER/systimer.c ****   if (NULL != object_ptr)
 932              	 .loc 2 311 0
 933 0016 7B68     	 ldr r3,[r7,#4]
 934 0018 002B     	 cmp r3,#0
 935 001a 0ED0     	 beq .L47
 312:../Dave/Generated/SYSTIMER/systimer.c ****   {
 313:../Dave/Generated/SYSTIMER/systimer.c ****     if (object_ptr->count > 1UL)
 936              	 .loc 2 313 0
 937 001c 7B68     	 ldr r3,[r7,#4]
 938 001e 9B69     	 ldr r3,[r3,#24]
 939 0020 012B     	 cmp r3,#1
 940 0022 05D9     	 bls .L49
 314:../Dave/Generated/SYSTIMER/systimer.c ****     {
 315:../Dave/Generated/SYSTIMER/systimer.c ****       object_ptr->count--;
 941              	 .loc 2 315 0
 942 0024 7B68     	 ldr r3,[r7,#4]
 943 0026 9B69     	 ldr r3,[r3,#24]
 944 0028 5A1E     	 subs r2,r3,#1
 945 002a 7B68     	 ldr r3,[r7,#4]
 946 002c 9A61     	 str r2,[r3,#24]
 947 002e 04E0     	 b .L47
 948              	.L49:
 316:../Dave/Generated/SYSTIMER/systimer.c ****     }
 317:../Dave/Generated/SYSTIMER/systimer.c ****     else
 318:../Dave/Generated/SYSTIMER/systimer.c ****     {
 319:../Dave/Generated/SYSTIMER/systimer.c ****       object_ptr->count = 0U;
 949              	 .loc 2 319 0
 950 0030 7B68     	 ldr r3,[r7,#4]
 951 0032 0022     	 movs r2,#0
 952 0034 9A61     	 str r2,[r3,#24]
 320:../Dave/Generated/SYSTIMER/systimer.c ****       SYSTIMER_lTimerHandler();
 953              	 .loc 2 320 0
 954 0036 FFF7FEFF 	 bl SYSTIMER_lTimerHandler
 955              	.L47:
 321:../Dave/Generated/SYSTIMER/systimer.c ****     }
 322:../Dave/Generated/SYSTIMER/systimer.c ****   }
 323:../Dave/Generated/SYSTIMER/systimer.c **** }
 956              	 .loc 2 323 0
 957 003a 0837     	 adds r7,r7,#8
 958              	.LCFI41:
 959              	 .cfi_def_cfa_offset 8
 960 003c BD46     	 mov sp,r7
 961              	.LCFI42:
 962              	 .cfi_def_cfa_register 13
 963              	 
 964 003e 80BD     	 pop {r7,pc}
 965              	.L51:
 966              	 .align 2
 967              	.L50:
 968 0040 00000000 	 .word g_timer_list
 969 0044 00000000 	 .word g_systick_count
 970              	 .cfi_endproc
 971              	.LFE131:
 973              	 .section .text.SYSTIMER_GetAppVersion,"ax",%progbits
 974              	 .align 2
 975              	 .global SYSTIMER_GetAppVersion
 976              	 .thumb
 977              	 .thumb_func
 979              	SYSTIMER_GetAppVersion:
 980              	.LFB132:
 324:../Dave/Generated/SYSTIMER/systimer.c **** 
 325:../Dave/Generated/SYSTIMER/systimer.c **** /** @ingroup Simple_System_Timer_App PublicFunc
 326:../Dave/Generated/SYSTIMER/systimer.c ****  * @{
 327:../Dave/Generated/SYSTIMER/systimer.c ****  */
 328:../Dave/Generated/SYSTIMER/systimer.c **** 
 329:../Dave/Generated/SYSTIMER/systimer.c **** /*
 330:../Dave/Generated/SYSTIMER/systimer.c ****  * Function to retrieve the version of the SYSTIMER APP.
 331:../Dave/Generated/SYSTIMER/systimer.c ****  */
 332:../Dave/Generated/SYSTIMER/systimer.c **** DAVE_APP_VERSION_t SYSTIMER_GetAppVersion()
 333:../Dave/Generated/SYSTIMER/systimer.c **** {
 981              	 .loc 2 333 0
 982              	 .cfi_startproc
 983              	 
 984              	 
 985              	 
 986 0000 80B4     	 push {r7}
 987              	.LCFI43:
 988              	 .cfi_def_cfa_offset 4
 989              	 .cfi_offset 7,-4
 990 0002 83B0     	 sub sp,sp,#12
 991              	.LCFI44:
 992              	 .cfi_def_cfa_offset 16
 993 0004 00AF     	 add r7,sp,#0
 994              	.LCFI45:
 995              	 .cfi_def_cfa_register 7
 334:../Dave/Generated/SYSTIMER/systimer.c ****   DAVE_APP_VERSION_t version;
 335:../Dave/Generated/SYSTIMER/systimer.c **** 
 336:../Dave/Generated/SYSTIMER/systimer.c ****   version.major = (uint8_t)SYSTIMER_MAJOR_VERSION;
 996              	 .loc 2 336 0
 997 0006 0423     	 movs r3,#4
 998 0008 3B70     	 strb r3,[r7]
 337:../Dave/Generated/SYSTIMER/systimer.c ****   version.minor = (uint8_t)SYSTIMER_MINOR_VERSION;
 999              	 .loc 2 337 0
 1000 000a 0123     	 movs r3,#1
 1001 000c 7B70     	 strb r3,[r7,#1]
 338:../Dave/Generated/SYSTIMER/systimer.c ****   version.patch = (uint8_t)SYSTIMER_PATCH_VERSION;
 1002              	 .loc 2 338 0
 1003 000e 0A23     	 movs r3,#10
 1004 0010 BB70     	 strb r3,[r7,#2]
 339:../Dave/Generated/SYSTIMER/systimer.c **** 
 340:../Dave/Generated/SYSTIMER/systimer.c ****   return (version);
 1005              	 .loc 2 340 0
 1006 0012 3B1D     	 adds r3,r7,#4
 1007 0014 3A46     	 mov r2,r7
 1008 0016 1268     	 ldr r2,[r2]
 1009 0018 1146     	 mov r1,r2
 1010 001a 1980     	 strh r1,[r3]
 1011 001c 0233     	 adds r3,r3,#2
 1012 001e 120C     	 lsrs r2,r2,#16
 1013 0020 1A70     	 strb r2,[r3]
 1014 0022 0023     	 movs r3,#0
 1015 0024 3A79     	 ldrb r2,[r7,#4]
 1016 0026 62F30703 	 bfi r3,r2,#0,#8
 1017 002a 7A79     	 ldrb r2,[r7,#5]
 1018 002c 62F30F23 	 bfi r3,r2,#8,#8
 1019 0030 BA79     	 ldrb r2,[r7,#6]
 1020 0032 62F31743 	 bfi r3,r2,#16,#8
 341:../Dave/Generated/SYSTIMER/systimer.c **** }
 1021              	 .loc 2 341 0
 1022 0036 1846     	 mov r0,r3
 1023 0038 0C37     	 adds r7,r7,#12
 1024              	.LCFI46:
 1025              	 .cfi_def_cfa_offset 4
 1026 003a BD46     	 mov sp,r7
 1027              	.LCFI47:
 1028              	 .cfi_def_cfa_register 13
 1029              	 
 1030 003c 5DF8047B 	 ldr r7,[sp],#4
 1031              	.LCFI48:
 1032              	 .cfi_restore 7
 1033              	 .cfi_def_cfa_offset 0
 1034 0040 7047     	 bx lr
 1035              	 .cfi_endproc
 1036              	.LFE132:
 1038 0042 00BF     	 .section .text.SYSTIMER_Init,"ax",%progbits
 1039              	 .align 2
 1040              	 .global SYSTIMER_Init
 1041              	 .thumb
 1042              	 .thumb_func
 1044              	SYSTIMER_Init:
 1045              	.LFB133:
 342:../Dave/Generated/SYSTIMER/systimer.c **** 
 343:../Dave/Generated/SYSTIMER/systimer.c **** /*
 344:../Dave/Generated/SYSTIMER/systimer.c ****  * Initialization function which initializes the SYSTIMER APP, configures SysTick timer and SysTick
 345:../Dave/Generated/SYSTIMER/systimer.c ****  */
 346:../Dave/Generated/SYSTIMER/systimer.c **** SYSTIMER_STATUS_t SYSTIMER_Init(SYSTIMER_t *handle)
 347:../Dave/Generated/SYSTIMER/systimer.c **** {
 1046              	 .loc 2 347 0
 1047              	 .cfi_startproc
 1048              	 
 1049              	 
 1050 0000 80B5     	 push {r7,lr}
 1051              	.LCFI49:
 1052              	 .cfi_def_cfa_offset 8
 1053              	 .cfi_offset 7,-8
 1054              	 .cfi_offset 14,-4
 1055 0002 84B0     	 sub sp,sp,#16
 1056              	.LCFI50:
 1057              	 .cfi_def_cfa_offset 24
 1058 0004 00AF     	 add r7,sp,#0
 1059              	.LCFI51:
 1060              	 .cfi_def_cfa_register 7
 1061 0006 7860     	 str r0,[r7,#4]
 348:../Dave/Generated/SYSTIMER/systimer.c ****   SYSTIMER_STATUS_t status = SYSTIMER_STATUS_SUCCESS;
 1062              	 .loc 2 348 0
 1063 0008 0023     	 movs r3,#0
 1064 000a FB73     	 strb r3,[r7,#15]
 349:../Dave/Generated/SYSTIMER/systimer.c **** 
 350:../Dave/Generated/SYSTIMER/systimer.c ****   XMC_ASSERT("SYSTIMER_Init: SYSTIMER APP handle pointer uninitialized", (handle != NULL));
 351:../Dave/Generated/SYSTIMER/systimer.c **** 
 352:../Dave/Generated/SYSTIMER/systimer.c ****   /* Check APP initialization status to ensure whether SYSTIMER_Init called or not, initialize SYST
 353:../Dave/Generated/SYSTIMER/systimer.c ****    * SYSTIMER_Init called first time.
 354:../Dave/Generated/SYSTIMER/systimer.c ****    */
 355:../Dave/Generated/SYSTIMER/systimer.c ****   if (false == handle->init_status)
 1065              	 .loc 2 355 0
 1066 000c 7B68     	 ldr r3,[r7,#4]
 1067 000e 1B78     	 ldrb r3,[r3]
 1068 0010 83F00103 	 eor r3,r3,#1
 1069 0014 DBB2     	 uxtb r3,r3
 1070 0016 002B     	 cmp r3,#0
 1071 0018 20D0     	 beq .L55
 356:../Dave/Generated/SYSTIMER/systimer.c ****   {
 357:../Dave/Generated/SYSTIMER/systimer.c ****     /* Initialize the header of the list */
 358:../Dave/Generated/SYSTIMER/systimer.c ****     g_timer_list = NULL;
 1072              	 .loc 2 358 0
 1073 001a 134B     	 ldr r3,.L57
 1074 001c 0022     	 movs r2,#0
 1075 001e 1A60     	 str r2,[r3]
 359:../Dave/Generated/SYSTIMER/systimer.c ****     /* Initialize SysTick timer */
 360:../Dave/Generated/SYSTIMER/systimer.c ****     status = (SYSTIMER_STATUS_t)SysTick_Config((uint32_t)(SYSTIMER_SYSTICK_CLOCK * SYSTIMER_TICK_PE
 1076              	 .loc 2 360 0
 1077 0020 1248     	 ldr r0,.L57+4
 1078 0022 FFF7FEFF 	 bl SysTick_Config
 1079 0026 0346     	 mov r3,r0
 1080 0028 FB73     	 strb r3,[r7,#15]
 361:../Dave/Generated/SYSTIMER/systimer.c **** 
 362:../Dave/Generated/SYSTIMER/systimer.c ****     if (SYSTIMER_STATUS_FAILURE == status)
 1081              	 .loc 2 362 0
 1082 002a FB7B     	 ldrb r3,[r7,#15]
 1083 002c 012B     	 cmp r3,#1
 1084 002e 15D0     	 beq .L55
 363:../Dave/Generated/SYSTIMER/systimer.c ****     {
 364:../Dave/Generated/SYSTIMER/systimer.c ****       XMC_DEBUG("SYSTIMER_Init: Timer reload value out of range");
 365:../Dave/Generated/SYSTIMER/systimer.c ****     }
 366:../Dave/Generated/SYSTIMER/systimer.c ****     else
 367:../Dave/Generated/SYSTIMER/systimer.c ****     {
 368:../Dave/Generated/SYSTIMER/systimer.c **** #if (UC_FAMILY == XMC4)
 369:../Dave/Generated/SYSTIMER/systimer.c ****       /* setting of First SW Timer period is always and subpriority value for XMC4000 devices */
 370:../Dave/Generated/SYSTIMER/systimer.c ****       NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(
 1085              	 .loc 2 370 0
 1086 0030 FFF7FEFF 	 bl NVIC_GetPriorityGrouping
 1087 0034 0346     	 mov r3,r0
 1088 0036 1846     	 mov r0,r3
 1089 0038 3F21     	 movs r1,#63
 1090 003a 0022     	 movs r2,#0
 1091 003c FFF7FEFF 	 bl NVIC_EncodePriority
 1092 0040 0346     	 mov r3,r0
 1093 0042 4FF0FF30 	 mov r0,#-1
 1094 0046 1946     	 mov r1,r3
 1095 0048 FFF7FEFF 	 bl NVIC_SetPriority
 371:../Dave/Generated/SYSTIMER/systimer.c ****       NVIC_GetPriorityGrouping(), SYSTIMER_PRIORITY, SYSTIMER_SUBPRIORITY));
 372:../Dave/Generated/SYSTIMER/systimer.c **** #elif (UC_FAMILY == XMC1)
 373:../Dave/Generated/SYSTIMER/systimer.c ****       /* setting of priority value for XMC1000 devices */
 374:../Dave/Generated/SYSTIMER/systimer.c ****       NVIC_SetPriority(SysTick_IRQn, SYSTIMER_PRIORITY);
 375:../Dave/Generated/SYSTIMER/systimer.c **** #endif      
 376:../Dave/Generated/SYSTIMER/systimer.c ****       g_timer_tracker = 0U;
 1096              	 .loc 2 376 0
 1097 004c 084B     	 ldr r3,.L57+8
 1098 004e 0022     	 movs r2,#0
 1099 0050 1A60     	 str r2,[r3]
 377:../Dave/Generated/SYSTIMER/systimer.c ****       /* Update the Initialization status of the SYSTIMER APP instance */
 378:../Dave/Generated/SYSTIMER/systimer.c ****       handle->init_status = true;
 1100              	 .loc 2 378 0
 1101 0052 7B68     	 ldr r3,[r7,#4]
 1102 0054 0122     	 movs r2,#1
 1103 0056 1A70     	 strb r2,[r3]
 379:../Dave/Generated/SYSTIMER/systimer.c ****       status = SYSTIMER_STATUS_SUCCESS;
 1104              	 .loc 2 379 0
 1105 0058 0023     	 movs r3,#0
 1106 005a FB73     	 strb r3,[r7,#15]
 1107              	.L55:
 380:../Dave/Generated/SYSTIMER/systimer.c ****     }
 381:../Dave/Generated/SYSTIMER/systimer.c ****   }
 382:../Dave/Generated/SYSTIMER/systimer.c **** 
 383:../Dave/Generated/SYSTIMER/systimer.c ****   return (status);
 1108              	 .loc 2 383 0
 1109 005c FB7B     	 ldrb r3,[r7,#15]
 384:../Dave/Generated/SYSTIMER/systimer.c **** }
 1110              	 .loc 2 384 0
 1111 005e 1846     	 mov r0,r3
 1112 0060 1037     	 adds r7,r7,#16
 1113              	.LCFI52:
 1114              	 .cfi_def_cfa_offset 8
 1115 0062 BD46     	 mov sp,r7
 1116              	.LCFI53:
 1117              	 .cfi_def_cfa_register 13
 1118              	 
 1119 0064 80BD     	 pop {r7,pc}
 1120              	.L58:
 1121 0066 00BF     	 .align 2
 1122              	.L57:
 1123 0068 00000000 	 .word g_timer_list
 1124 006c C0D40100 	 .word 120000
 1125 0070 00000000 	 .word g_timer_tracker
 1126              	 .cfi_endproc
 1127              	.LFE133:
 1129              	 .section .text.SYSTIMER_CreateTimer,"ax",%progbits
 1130              	 .align 2
 1131              	 .global SYSTIMER_CreateTimer
 1132              	 .thumb
 1133              	 .thumb_func
 1135              	SYSTIMER_CreateTimer:
 1136              	.LFB134:
 385:../Dave/Generated/SYSTIMER/systimer.c **** 
 386:../Dave/Generated/SYSTIMER/systimer.c **** /*
 387:../Dave/Generated/SYSTIMER/systimer.c ****  *  API for creating a new software Timer instance.
 388:../Dave/Generated/SYSTIMER/systimer.c ****  */
 389:../Dave/Generated/SYSTIMER/systimer.c **** uint32_t SYSTIMER_CreateTimer
 390:../Dave/Generated/SYSTIMER/systimer.c **** (
 391:../Dave/Generated/SYSTIMER/systimer.c ****   uint32_t period,
 392:../Dave/Generated/SYSTIMER/systimer.c ****   SYSTIMER_MODE_t mode,
 393:../Dave/Generated/SYSTIMER/systimer.c ****   SYSTIMER_CALLBACK_t callback,
 394:../Dave/Generated/SYSTIMER/systimer.c ****   void  *args
 395:../Dave/Generated/SYSTIMER/systimer.c **** )
 396:../Dave/Generated/SYSTIMER/systimer.c **** {
 1137              	 .loc 2 396 0
 1138              	 .cfi_startproc
 1139              	 
 1140              	 
 1141              	 
 1142 0000 80B4     	 push {r7}
 1143              	.LCFI54:
 1144              	 .cfi_def_cfa_offset 4
 1145              	 .cfi_offset 7,-4
 1146 0002 89B0     	 sub sp,sp,#36
 1147              	.LCFI55:
 1148              	 .cfi_def_cfa_offset 40
 1149 0004 00AF     	 add r7,sp,#0
 1150              	.LCFI56:
 1151              	 .cfi_def_cfa_register 7
 1152 0006 F860     	 str r0,[r7,#12]
 1153 0008 7A60     	 str r2,[r7,#4]
 1154 000a 3B60     	 str r3,[r7]
 1155 000c 0B46     	 mov r3,r1
 1156 000e FB72     	 strb r3,[r7,#11]
 397:../Dave/Generated/SYSTIMER/systimer.c ****   uint32_t id = 0U;
 1157              	 .loc 2 397 0
 1158 0010 0023     	 movs r3,#0
 1159 0012 FB61     	 str r3,[r7,#28]
 398:../Dave/Generated/SYSTIMER/systimer.c ****   uint32_t count = 0U;
 1160              	 .loc 2 398 0
 1161 0014 0023     	 movs r3,#0
 1162 0016 BB61     	 str r3,[r7,#24]
 399:../Dave/Generated/SYSTIMER/systimer.c ****   uint32_t period_ratio = 0U;
 1163              	 .loc 2 399 0
 1164 0018 0023     	 movs r3,#0
 1165 001a 7B61     	 str r3,[r7,#20]
 400:../Dave/Generated/SYSTIMER/systimer.c **** 
 401:../Dave/Generated/SYSTIMER/systimer.c ****   XMC_ASSERT("SYSTIMER_CreateTimer: Timer creation failure due to invalid period value",
 402:../Dave/Generated/SYSTIMER/systimer.c ****             ((period >= SYSTIMER_TICK_PERIOD_US) && (period > 0U) && (period <= 0xFFFFFFFFU)));
 403:../Dave/Generated/SYSTIMER/systimer.c ****   XMC_ASSERT("SYSTIMER_CreateTimer: Timer creation failure due to invalid timer mode",
 404:../Dave/Generated/SYSTIMER/systimer.c ****             ((SYSTIMER_MODE_ONE_SHOT == mode) || (SYSTIMER_MODE_PERIODIC == mode)));
 405:../Dave/Generated/SYSTIMER/systimer.c ****   XMC_ASSERT("SYSTIMER_CreateTimer: Can not create software without user callback", (NULL != callba
 406:../Dave/Generated/SYSTIMER/systimer.c ****   
 407:../Dave/Generated/SYSTIMER/systimer.c ****   if (period < SYSTIMER_TICK_PERIOD_US)
 1166              	 .loc 2 407 0
 1167 001c FB68     	 ldr r3,[r7,#12]
 1168 001e B3F57A7F 	 cmp r3,#1000
 1169 0022 02D2     	 bcs .L60
 408:../Dave/Generated/SYSTIMER/systimer.c ****   {
 409:../Dave/Generated/SYSTIMER/systimer.c ****     id = 0U;
 1170              	 .loc 2 409 0
 1171 0024 0023     	 movs r3,#0
 1172 0026 FB61     	 str r3,[r7,#28]
 1173 0028 7BE0     	 b .L61
 1174              	.L60:
 410:../Dave/Generated/SYSTIMER/systimer.c ****   }
 411:../Dave/Generated/SYSTIMER/systimer.c ****   else
 412:../Dave/Generated/SYSTIMER/systimer.c ****   {
 413:../Dave/Generated/SYSTIMER/systimer.c ****     for (count = 0U; count < SYSTIMER_CFG_MAX_TMR; count++)
 1175              	 .loc 2 413 0
 1176 002a 0023     	 movs r3,#0
 1177 002c BB61     	 str r3,[r7,#24]
 1178 002e 75E0     	 b .L62
 1179              	.L64:
 414:../Dave/Generated/SYSTIMER/systimer.c ****     {
 415:../Dave/Generated/SYSTIMER/systimer.c ****       /* Check for free timer ID */
 416:../Dave/Generated/SYSTIMER/systimer.c ****       if (0U == (g_timer_tracker & (1U << count)))
 1180              	 .loc 2 416 0
 1181 0030 BB69     	 ldr r3,[r7,#24]
 1182 0032 0122     	 movs r2,#1
 1183 0034 9A40     	 lsls r2,r2,r3
 1184 0036 3E4B     	 ldr r3,.L66
 1185 0038 1B68     	 ldr r3,[r3]
 1186 003a 1340     	 ands r3,r3,r2
 1187 003c 002B     	 cmp r3,#0
 1188 003e 6AD1     	 bne .L63
 417:../Dave/Generated/SYSTIMER/systimer.c ****       {
 418:../Dave/Generated/SYSTIMER/systimer.c ****         /* If yes, assign ID to this timer */
 419:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tracker |= (1U << count);
 1189              	 .loc 2 419 0
 1190 0040 BB69     	 ldr r3,[r7,#24]
 1191 0042 0122     	 movs r2,#1
 1192 0044 9A40     	 lsls r2,r2,r3
 1193 0046 3A4B     	 ldr r3,.L66
 1194 0048 1B68     	 ldr r3,[r3]
 1195 004a 1343     	 orrs r3,r3,r2
 1196 004c 384A     	 ldr r2,.L66
 1197 004e 1360     	 str r3,[r2]
 420:../Dave/Generated/SYSTIMER/systimer.c ****         /* Initialize the timer as per input values */
 421:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[count].id     = count;
 1198              	 .loc 2 421 0
 1199 0050 3849     	 ldr r1,.L66+4
 1200 0052 BA69     	 ldr r2,[r7,#24]
 1201 0054 1346     	 mov r3,r2
 1202 0056 DB00     	 lsls r3,r3,#3
 1203 0058 1344     	 add r3,r3,r2
 1204 005a 9B00     	 lsls r3,r3,#2
 1205 005c 0B44     	 add r3,r3,r1
 1206 005e 1033     	 adds r3,r3,#16
 1207 0060 BA69     	 ldr r2,[r7,#24]
 1208 0062 5A60     	 str r2,[r3,#4]
 422:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[count].mode   = mode;
 1209              	 .loc 2 422 0
 1210 0064 3349     	 ldr r1,.L66+4
 1211 0066 BA69     	 ldr r2,[r7,#24]
 1212 0068 1346     	 mov r3,r2
 1213 006a DB00     	 lsls r3,r3,#3
 1214 006c 1344     	 add r3,r3,r2
 1215 006e 9B00     	 lsls r3,r3,#2
 1216 0070 0B44     	 add r3,r3,r1
 1217 0072 0833     	 adds r3,r3,#8
 1218 0074 FA7A     	 ldrb r2,[r7,#11]
 1219 0076 1A71     	 strb r2,[r3,#4]
 423:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[count].state  = SYSTIMER_STATE_STOPPED;
 1220              	 .loc 2 423 0
 1221 0078 2E49     	 ldr r1,.L66+4
 1222 007a BA69     	 ldr r2,[r7,#24]
 1223 007c 1346     	 mov r3,r2
 1224 007e DB00     	 lsls r3,r3,#3
 1225 0080 1344     	 add r3,r3,r2
 1226 0082 9B00     	 lsls r3,r3,#2
 1227 0084 0B44     	 add r3,r3,r1
 1228 0086 0833     	 adds r3,r3,#8
 1229 0088 0222     	 movs r2,#2
 1230 008a 5A71     	 strb r2,[r3,#5]
 424:../Dave/Generated/SYSTIMER/systimer.c ****         period_ratio = (uint32_t)(period / SYSTIMER_TICK_PERIOD_US);
 1231              	 .loc 2 424 0
 1232 008c FB68     	 ldr r3,[r7,#12]
 1233 008e 2A4A     	 ldr r2,.L66+8
 1234 0090 A2FB0323 	 umull r2,r3,r2,r3
 1235 0094 9B09     	 lsrs r3,r3,#6
 1236 0096 7B61     	 str r3,[r7,#20]
 425:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[count].count  = (period_ratio + HW_TIMER_ADDITIONAL_CNT);
 1237              	 .loc 2 425 0
 1238 0098 7B69     	 ldr r3,[r7,#20]
 1239 009a 591C     	 adds r1,r3,#1
 1240 009c 2548     	 ldr r0,.L66+4
 1241 009e BA69     	 ldr r2,[r7,#24]
 1242 00a0 1346     	 mov r3,r2
 1243 00a2 DB00     	 lsls r3,r3,#3
 1244 00a4 1344     	 add r3,r3,r2
 1245 00a6 9B00     	 lsls r3,r3,#2
 1246 00a8 0344     	 add r3,r3,r0
 1247 00aa 1833     	 adds r3,r3,#24
 1248 00ac 1960     	 str r1,[r3]
 426:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[count].reload  = period_ratio;
 1249              	 .loc 2 426 0
 1250 00ae 2149     	 ldr r1,.L66+4
 1251 00b0 BA69     	 ldr r2,[r7,#24]
 1252 00b2 1346     	 mov r3,r2
 1253 00b4 DB00     	 lsls r3,r3,#3
 1254 00b6 1344     	 add r3,r3,r2
 1255 00b8 9B00     	 lsls r3,r3,#2
 1256 00ba 0B44     	 add r3,r3,r1
 1257 00bc 1833     	 adds r3,r3,#24
 1258 00be 7A69     	 ldr r2,[r7,#20]
 1259 00c0 5A60     	 str r2,[r3,#4]
 427:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[count].callback = callback;
 1260              	 .loc 2 427 0
 1261 00c2 1C49     	 ldr r1,.L66+4
 1262 00c4 BA69     	 ldr r2,[r7,#24]
 1263 00c6 1346     	 mov r3,r2
 1264 00c8 DB00     	 lsls r3,r3,#3
 1265 00ca 1344     	 add r3,r3,r2
 1266 00cc 9B00     	 lsls r3,r3,#2
 1267 00ce 0B44     	 add r3,r3,r1
 1268 00d0 0833     	 adds r3,r3,#8
 1269 00d2 7A68     	 ldr r2,[r7,#4]
 1270 00d4 1A60     	 str r2,[r3]
 428:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[count].args = args;
 1271              	 .loc 2 428 0
 1272 00d6 1749     	 ldr r1,.L66+4
 1273 00d8 BA69     	 ldr r2,[r7,#24]
 1274 00da 1346     	 mov r3,r2
 1275 00dc DB00     	 lsls r3,r3,#3
 1276 00de 1344     	 add r3,r3,r2
 1277 00e0 9B00     	 lsls r3,r3,#2
 1278 00e2 0B44     	 add r3,r3,r1
 1279 00e4 1033     	 adds r3,r3,#16
 1280 00e6 3A68     	 ldr r2,[r7]
 1281 00e8 1A60     	 str r2,[r3]
 429:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[count].prev   = NULL;
 1282              	 .loc 2 429 0
 1283 00ea 1249     	 ldr r1,.L66+4
 1284 00ec BA69     	 ldr r2,[r7,#24]
 1285 00ee 1346     	 mov r3,r2
 1286 00f0 DB00     	 lsls r3,r3,#3
 1287 00f2 1344     	 add r3,r3,r2
 1288 00f4 9B00     	 lsls r3,r3,#2
 1289 00f6 0B44     	 add r3,r3,r1
 1290 00f8 0022     	 movs r2,#0
 1291 00fa 5A60     	 str r2,[r3,#4]
 430:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[count].next   = NULL;
 1292              	 .loc 2 430 0
 1293 00fc 0D49     	 ldr r1,.L66+4
 1294 00fe BA69     	 ldr r2,[r7,#24]
 1295 0100 1346     	 mov r3,r2
 1296 0102 DB00     	 lsls r3,r3,#3
 1297 0104 1344     	 add r3,r3,r2
 1298 0106 9B00     	 lsls r3,r3,#2
 1299 0108 0B44     	 add r3,r3,r1
 1300 010a 0022     	 movs r2,#0
 1301 010c 1A60     	 str r2,[r3]
 431:../Dave/Generated/SYSTIMER/systimer.c ****         id = count + 1U;
 1302              	 .loc 2 431 0
 1303 010e BB69     	 ldr r3,[r7,#24]
 1304 0110 0133     	 adds r3,r3,#1
 1305 0112 FB61     	 str r3,[r7,#28]
 432:../Dave/Generated/SYSTIMER/systimer.c ****         break;
 1306              	 .loc 2 432 0
 1307 0114 05E0     	 b .L61
 1308              	.L63:
 413:../Dave/Generated/SYSTIMER/systimer.c ****     {
 1309              	 .loc 2 413 0 discriminator 2
 1310 0116 BB69     	 ldr r3,[r7,#24]
 1311 0118 0133     	 adds r3,r3,#1
 1312 011a BB61     	 str r3,[r7,#24]
 1313              	.L62:
 413:../Dave/Generated/SYSTIMER/systimer.c ****     {
 1314              	 .loc 2 413 0 is_stmt 0 discriminator 1
 1315 011c BB69     	 ldr r3,[r7,#24]
 1316 011e 072B     	 cmp r3,#7
 1317 0120 86D9     	 bls .L64
 1318              	.L61:
 433:../Dave/Generated/SYSTIMER/systimer.c ****       }
 434:../Dave/Generated/SYSTIMER/systimer.c ****     }
 435:../Dave/Generated/SYSTIMER/systimer.c **** 
 436:../Dave/Generated/SYSTIMER/systimer.c ****   }
 437:../Dave/Generated/SYSTIMER/systimer.c ****   
 438:../Dave/Generated/SYSTIMER/systimer.c ****   return (id);
 1319              	 .loc 2 438 0 is_stmt 1
 1320 0122 FB69     	 ldr r3,[r7,#28]
 439:../Dave/Generated/SYSTIMER/systimer.c **** }  
 1321              	 .loc 2 439 0
 1322 0124 1846     	 mov r0,r3
 1323 0126 2437     	 adds r7,r7,#36
 1324              	.LCFI57:
 1325              	 .cfi_def_cfa_offset 4
 1326 0128 BD46     	 mov sp,r7
 1327              	.LCFI58:
 1328              	 .cfi_def_cfa_register 13
 1329              	 
 1330 012a 5DF8047B 	 ldr r7,[sp],#4
 1331              	.LCFI59:
 1332              	 .cfi_restore 7
 1333              	 .cfi_def_cfa_offset 0
 1334 012e 7047     	 bx lr
 1335              	.L67:
 1336              	 .align 2
 1337              	.L66:
 1338 0130 00000000 	 .word g_timer_tracker
 1339 0134 00000000 	 .word g_timer_tbl
 1340 0138 D34D6210 	 .word 274877907
 1341              	 .cfi_endproc
 1342              	.LFE134:
 1344              	 .section .text.SYSTIMER_StartTimer,"ax",%progbits
 1345              	 .align 2
 1346              	 .global SYSTIMER_StartTimer
 1347              	 .thumb
 1348              	 .thumb_func
 1350              	SYSTIMER_StartTimer:
 1351              	.LFB135:
 440:../Dave/Generated/SYSTIMER/systimer.c **** 
 441:../Dave/Generated/SYSTIMER/systimer.c **** /*
 442:../Dave/Generated/SYSTIMER/systimer.c ****  *  API to start the software timer.
 443:../Dave/Generated/SYSTIMER/systimer.c ****  */
 444:../Dave/Generated/SYSTIMER/systimer.c **** SYSTIMER_STATUS_t SYSTIMER_StartTimer(uint32_t id)
 445:../Dave/Generated/SYSTIMER/systimer.c **** {
 1352              	 .loc 2 445 0
 1353              	 .cfi_startproc
 1354              	 
 1355              	 
 1356 0000 80B5     	 push {r7,lr}
 1357              	.LCFI60:
 1358              	 .cfi_def_cfa_offset 8
 1359              	 .cfi_offset 7,-8
 1360              	 .cfi_offset 14,-4
 1361 0002 84B0     	 sub sp,sp,#16
 1362              	.LCFI61:
 1363              	 .cfi_def_cfa_offset 24
 1364 0004 00AF     	 add r7,sp,#0
 1365              	.LCFI62:
 1366              	 .cfi_def_cfa_register 7
 1367 0006 7860     	 str r0,[r7,#4]
 446:../Dave/Generated/SYSTIMER/systimer.c ****   SYSTIMER_STATUS_t status;
 447:../Dave/Generated/SYSTIMER/systimer.c ****   status = SYSTIMER_STATUS_FAILURE;
 1368              	 .loc 2 447 0
 1369 0008 0123     	 movs r3,#1
 1370 000a FB73     	 strb r3,[r7,#15]
 448:../Dave/Generated/SYSTIMER/systimer.c **** 
 449:../Dave/Generated/SYSTIMER/systimer.c ****   XMC_ASSERT("SYSTIMER_StartTimer: Failure in timer restart operation due to invalid timer ID",
 450:../Dave/Generated/SYSTIMER/systimer.c ****             ((id <= SYSTIMER_CFG_MAX_TMR) && (id > 0U)));
 451:../Dave/Generated/SYSTIMER/systimer.c ****   XMC_ASSERT("SYSTIMER_StartTimer: Error during start of software timer", (0U != (g_timer_tracker &
 452:../Dave/Generated/SYSTIMER/systimer.c ****   
 453:../Dave/Generated/SYSTIMER/systimer.c ****   /* Check if timer is running */
 454:../Dave/Generated/SYSTIMER/systimer.c ****   if (SYSTIMER_STATE_STOPPED == g_timer_tbl[id - 1U].state)
 1371              	 .loc 2 454 0
 1372 000c 7B68     	 ldr r3,[r7,#4]
 1373 000e 5A1E     	 subs r2,r3,#1
 1374 0010 1A49     	 ldr r1,.L71
 1375 0012 1346     	 mov r3,r2
 1376 0014 DB00     	 lsls r3,r3,#3
 1377 0016 1344     	 add r3,r3,r2
 1378 0018 9B00     	 lsls r3,r3,#2
 1379 001a 0B44     	 add r3,r3,r1
 1380 001c 0833     	 adds r3,r3,#8
 1381 001e 5B79     	 ldrb r3,[r3,#5]
 1382 0020 022B     	 cmp r3,#2
 1383 0022 26D1     	 bne .L69
 455:../Dave/Generated/SYSTIMER/systimer.c ****   {
 456:../Dave/Generated/SYSTIMER/systimer.c ****     g_timer_tbl[id - 1U].count = (g_timer_tbl[id - 1U].reload + HW_TIMER_ADDITIONAL_CNT);
 1384              	 .loc 2 456 0
 1385 0024 7B68     	 ldr r3,[r7,#4]
 1386 0026 5A1E     	 subs r2,r3,#1
 1387 0028 7B68     	 ldr r3,[r7,#4]
 1388 002a 591E     	 subs r1,r3,#1
 1389 002c 1348     	 ldr r0,.L71
 1390 002e 0B46     	 mov r3,r1
 1391 0030 DB00     	 lsls r3,r3,#3
 1392 0032 0B44     	 add r3,r3,r1
 1393 0034 9B00     	 lsls r3,r3,#2
 1394 0036 0344     	 add r3,r3,r0
 1395 0038 1833     	 adds r3,r3,#24
 1396 003a 5B68     	 ldr r3,[r3,#4]
 1397 003c 591C     	 adds r1,r3,#1
 1398 003e 0F48     	 ldr r0,.L71
 1399 0040 1346     	 mov r3,r2
 1400 0042 DB00     	 lsls r3,r3,#3
 1401 0044 1344     	 add r3,r3,r2
 1402 0046 9B00     	 lsls r3,r3,#2
 1403 0048 0344     	 add r3,r3,r0
 1404 004a 1833     	 adds r3,r3,#24
 1405 004c 1960     	 str r1,[r3]
 457:../Dave/Generated/SYSTIMER/systimer.c ****     /* set timer status as SYSTIMER_STATE_RUNNING */
 458:../Dave/Generated/SYSTIMER/systimer.c ****     g_timer_tbl[id - 1U].state = SYSTIMER_STATE_RUNNING;
 1406              	 .loc 2 458 0
 1407 004e 7B68     	 ldr r3,[r7,#4]
 1408 0050 5A1E     	 subs r2,r3,#1
 1409 0052 0A49     	 ldr r1,.L71
 1410 0054 1346     	 mov r3,r2
 1411 0056 DB00     	 lsls r3,r3,#3
 1412 0058 1344     	 add r3,r3,r2
 1413 005a 9B00     	 lsls r3,r3,#2
 1414 005c 0B44     	 add r3,r3,r1
 1415 005e 0833     	 adds r3,r3,#8
 1416 0060 0122     	 movs r2,#1
 1417 0062 5A71     	 strb r2,[r3,#5]
 459:../Dave/Generated/SYSTIMER/systimer.c ****     /* Insert this timer into timer list */
 460:../Dave/Generated/SYSTIMER/systimer.c ****     SYSTIMER_lInsertTimerList((id - 1U));
 1418              	 .loc 2 460 0
 1419 0064 7B68     	 ldr r3,[r7,#4]
 1420 0066 013B     	 subs r3,r3,#1
 1421 0068 1846     	 mov r0,r3
 1422 006a FFF7FEFF 	 bl SYSTIMER_lInsertTimerList
 461:../Dave/Generated/SYSTIMER/systimer.c ****     status = SYSTIMER_STATUS_SUCCESS;
 1423              	 .loc 2 461 0
 1424 006e 0023     	 movs r3,#0
 1425 0070 FB73     	 strb r3,[r7,#15]
 1426              	.L69:
 462:../Dave/Generated/SYSTIMER/systimer.c ****   }
 463:../Dave/Generated/SYSTIMER/systimer.c **** 
 464:../Dave/Generated/SYSTIMER/systimer.c ****   return (status);
 1427              	 .loc 2 464 0
 1428 0072 FB7B     	 ldrb r3,[r7,#15]
 465:../Dave/Generated/SYSTIMER/systimer.c **** }
 1429              	 .loc 2 465 0
 1430 0074 1846     	 mov r0,r3
 1431 0076 1037     	 adds r7,r7,#16
 1432              	.LCFI63:
 1433              	 .cfi_def_cfa_offset 8
 1434 0078 BD46     	 mov sp,r7
 1435              	.LCFI64:
 1436              	 .cfi_def_cfa_register 13
 1437              	 
 1438 007a 80BD     	 pop {r7,pc}
 1439              	.L72:
 1440              	 .align 2
 1441              	.L71:
 1442 007c 00000000 	 .word g_timer_tbl
 1443              	 .cfi_endproc
 1444              	.LFE135:
 1446              	 .section .text.SYSTIMER_StopTimer,"ax",%progbits
 1447              	 .align 2
 1448              	 .global SYSTIMER_StopTimer
 1449              	 .thumb
 1450              	 .thumb_func
 1452              	SYSTIMER_StopTimer:
 1453              	.LFB136:
 466:../Dave/Generated/SYSTIMER/systimer.c **** 
 467:../Dave/Generated/SYSTIMER/systimer.c **** /*
 468:../Dave/Generated/SYSTIMER/systimer.c ****  *  API to stop the software timer.
 469:../Dave/Generated/SYSTIMER/systimer.c ****  */
 470:../Dave/Generated/SYSTIMER/systimer.c **** SYSTIMER_STATUS_t SYSTIMER_StopTimer(uint32_t id)
 471:../Dave/Generated/SYSTIMER/systimer.c **** {
 1454              	 .loc 2 471 0
 1455              	 .cfi_startproc
 1456              	 
 1457              	 
 1458 0000 80B5     	 push {r7,lr}
 1459              	.LCFI65:
 1460              	 .cfi_def_cfa_offset 8
 1461              	 .cfi_offset 7,-8
 1462              	 .cfi_offset 14,-4
 1463 0002 84B0     	 sub sp,sp,#16
 1464              	.LCFI66:
 1465              	 .cfi_def_cfa_offset 24
 1466 0004 00AF     	 add r7,sp,#0
 1467              	.LCFI67:
 1468              	 .cfi_def_cfa_register 7
 1469 0006 7860     	 str r0,[r7,#4]
 472:../Dave/Generated/SYSTIMER/systimer.c ****   SYSTIMER_STATUS_t status;
 473:../Dave/Generated/SYSTIMER/systimer.c ****   status = SYSTIMER_STATUS_SUCCESS;
 1470              	 .loc 2 473 0
 1471 0008 0023     	 movs r3,#0
 1472 000a FB73     	 strb r3,[r7,#15]
 474:../Dave/Generated/SYSTIMER/systimer.c **** 
 475:../Dave/Generated/SYSTIMER/systimer.c ****   XMC_ASSERT("SYSTIMER_StopTimer: Failure in timer restart operation due to invalid timer ID",
 476:../Dave/Generated/SYSTIMER/systimer.c ****             ((id <= SYSTIMER_CFG_MAX_TMR) && (id > 0U)));
 477:../Dave/Generated/SYSTIMER/systimer.c ****   XMC_ASSERT("SYSTIMER_StopTimer: Error during stop of software timer", (0U != (g_timer_tracker & (
 478:../Dave/Generated/SYSTIMER/systimer.c **** 
 479:../Dave/Generated/SYSTIMER/systimer.c ****   if (SYSTIMER_STATE_NOT_INITIALIZED == g_timer_tbl[id - 1U].state)
 1473              	 .loc 2 479 0
 1474 000c 7B68     	 ldr r3,[r7,#4]
 1475 000e 5A1E     	 subs r2,r3,#1
 1476 0010 1649     	 ldr r1,.L77
 1477 0012 1346     	 mov r3,r2
 1478 0014 DB00     	 lsls r3,r3,#3
 1479 0016 1344     	 add r3,r3,r2
 1480 0018 9B00     	 lsls r3,r3,#2
 1481 001a 0B44     	 add r3,r3,r1
 1482 001c 0833     	 adds r3,r3,#8
 1483 001e 5B79     	 ldrb r3,[r3,#5]
 1484 0020 002B     	 cmp r3,#0
 1485 0022 02D1     	 bne .L74
 480:../Dave/Generated/SYSTIMER/systimer.c ****   {
 481:../Dave/Generated/SYSTIMER/systimer.c **** 	  status = SYSTIMER_STATUS_FAILURE; 
 1486              	 .loc 2 481 0
 1487 0024 0123     	 movs r3,#1
 1488 0026 FB73     	 strb r3,[r7,#15]
 1489 0028 1BE0     	 b .L75
 1490              	.L74:
 482:../Dave/Generated/SYSTIMER/systimer.c ****   }
 483:../Dave/Generated/SYSTIMER/systimer.c ****   else
 484:../Dave/Generated/SYSTIMER/systimer.c ****   {
 485:../Dave/Generated/SYSTIMER/systimer.c ****     /* Check whether Timer is in Stop state */
 486:../Dave/Generated/SYSTIMER/systimer.c ****     if (SYSTIMER_STATE_RUNNING == g_timer_tbl[id - 1U].state)
 1491              	 .loc 2 486 0
 1492 002a 7B68     	 ldr r3,[r7,#4]
 1493 002c 5A1E     	 subs r2,r3,#1
 1494 002e 0F49     	 ldr r1,.L77
 1495 0030 1346     	 mov r3,r2
 1496 0032 DB00     	 lsls r3,r3,#3
 1497 0034 1344     	 add r3,r3,r2
 1498 0036 9B00     	 lsls r3,r3,#2
 1499 0038 0B44     	 add r3,r3,r1
 1500 003a 0833     	 adds r3,r3,#8
 1501 003c 5B79     	 ldrb r3,[r3,#5]
 1502 003e 012B     	 cmp r3,#1
 1503 0040 0FD1     	 bne .L75
 487:../Dave/Generated/SYSTIMER/systimer.c ****     {
 488:../Dave/Generated/SYSTIMER/systimer.c ****       /* remove Timer from node list */
 489:../Dave/Generated/SYSTIMER/systimer.c ****       SYSTIMER_lRemoveTimerList(id - 1U);
 1504              	 .loc 2 489 0
 1505 0042 7B68     	 ldr r3,[r7,#4]
 1506 0044 013B     	 subs r3,r3,#1
 1507 0046 1846     	 mov r0,r3
 1508 0048 FFF7FEFF 	 bl SYSTIMER_lRemoveTimerList
 490:../Dave/Generated/SYSTIMER/systimer.c ****       /* Set timer status as SYSTIMER_STATE_STOPPED */
 491:../Dave/Generated/SYSTIMER/systimer.c ****       g_timer_tbl[id - 1U].state = SYSTIMER_STATE_STOPPED;
 1509              	 .loc 2 491 0
 1510 004c 7B68     	 ldr r3,[r7,#4]
 1511 004e 5A1E     	 subs r2,r3,#1
 1512 0050 0649     	 ldr r1,.L77
 1513 0052 1346     	 mov r3,r2
 1514 0054 DB00     	 lsls r3,r3,#3
 1515 0056 1344     	 add r3,r3,r2
 1516 0058 9B00     	 lsls r3,r3,#2
 1517 005a 0B44     	 add r3,r3,r1
 1518 005c 0833     	 adds r3,r3,#8
 1519 005e 0222     	 movs r2,#2
 1520 0060 5A71     	 strb r2,[r3,#5]
 1521              	.L75:
 492:../Dave/Generated/SYSTIMER/systimer.c **** 	}
 493:../Dave/Generated/SYSTIMER/systimer.c ****   }
 494:../Dave/Generated/SYSTIMER/systimer.c ****   
 495:../Dave/Generated/SYSTIMER/systimer.c ****   return (status);
 1522              	 .loc 2 495 0
 1523 0062 FB7B     	 ldrb r3,[r7,#15]
 496:../Dave/Generated/SYSTIMER/systimer.c **** }
 1524              	 .loc 2 496 0
 1525 0064 1846     	 mov r0,r3
 1526 0066 1037     	 adds r7,r7,#16
 1527              	.LCFI68:
 1528              	 .cfi_def_cfa_offset 8
 1529 0068 BD46     	 mov sp,r7
 1530              	.LCFI69:
 1531              	 .cfi_def_cfa_register 13
 1532              	 
 1533 006a 80BD     	 pop {r7,pc}
 1534              	.L78:
 1535              	 .align 2
 1536              	.L77:
 1537 006c 00000000 	 .word g_timer_tbl
 1538              	 .cfi_endproc
 1539              	.LFE136:
 1541              	 .section .text.SYSTIMER_RestartTimer,"ax",%progbits
 1542              	 .align 2
 1543              	 .global SYSTIMER_RestartTimer
 1544              	 .thumb
 1545              	 .thumb_func
 1547              	SYSTIMER_RestartTimer:
 1548              	.LFB137:
 497:../Dave/Generated/SYSTIMER/systimer.c **** 
 498:../Dave/Generated/SYSTIMER/systimer.c **** /*
 499:../Dave/Generated/SYSTIMER/systimer.c ****  *  API to reinitialize the time interval and to start the timer.
 500:../Dave/Generated/SYSTIMER/systimer.c ****  */
 501:../Dave/Generated/SYSTIMER/systimer.c **** SYSTIMER_STATUS_t SYSTIMER_RestartTimer(uint32_t id, uint32_t microsec)
 502:../Dave/Generated/SYSTIMER/systimer.c **** {
 1549              	 .loc 2 502 0
 1550              	 .cfi_startproc
 1551              	 
 1552              	 
 1553 0000 80B5     	 push {r7,lr}
 1554              	.LCFI70:
 1555              	 .cfi_def_cfa_offset 8
 1556              	 .cfi_offset 7,-8
 1557              	 .cfi_offset 14,-4
 1558 0002 84B0     	 sub sp,sp,#16
 1559              	.LCFI71:
 1560              	 .cfi_def_cfa_offset 24
 1561 0004 00AF     	 add r7,sp,#0
 1562              	.LCFI72:
 1563              	 .cfi_def_cfa_register 7
 1564 0006 7860     	 str r0,[r7,#4]
 1565 0008 3960     	 str r1,[r7]
 503:../Dave/Generated/SYSTIMER/systimer.c ****   uint32_t period_ratio = 0U;
 1566              	 .loc 2 503 0
 1567 000a 0023     	 movs r3,#0
 1568 000c BB60     	 str r3,[r7,#8]
 504:../Dave/Generated/SYSTIMER/systimer.c ****   SYSTIMER_STATUS_t status;
 505:../Dave/Generated/SYSTIMER/systimer.c ****   status = SYSTIMER_STATUS_SUCCESS;
 1569              	 .loc 2 505 0
 1570 000e 0023     	 movs r3,#0
 1571 0010 FB73     	 strb r3,[r7,#15]
 506:../Dave/Generated/SYSTIMER/systimer.c **** 
 507:../Dave/Generated/SYSTIMER/systimer.c ****   XMC_ASSERT("SYSTIMER_RestartTimer: Failure in timer restart operation due to invalid timer ID",
 508:../Dave/Generated/SYSTIMER/systimer.c ****             ((id <= SYSTIMER_CFG_MAX_TMR) && (id > 0U)));
 509:../Dave/Generated/SYSTIMER/systimer.c ****   XMC_ASSERT("SYSTIMER_RestartTimer: Error during restart of software timer", (0U != (g_timer_track
 510:../Dave/Generated/SYSTIMER/systimer.c ****   XMC_ASSERT("SYSTIMER_RestartTimer: Can not restart timer due to invalid period value",
 511:../Dave/Generated/SYSTIMER/systimer.c ****             (microsec >= SYSTIMER_TICK_PERIOD_US) && (microsec > 0U));
 512:../Dave/Generated/SYSTIMER/systimer.c **** 
 513:../Dave/Generated/SYSTIMER/systimer.c **** 
 514:../Dave/Generated/SYSTIMER/systimer.c ****   if (SYSTIMER_STATE_NOT_INITIALIZED == g_timer_tbl[id - 1U].state)
 1572              	 .loc 2 514 0
 1573 0012 7B68     	 ldr r3,[r7,#4]
 1574 0014 5A1E     	 subs r2,r3,#1
 1575 0016 1E49     	 ldr r1,.L84
 1576 0018 1346     	 mov r3,r2
 1577 001a DB00     	 lsls r3,r3,#3
 1578 001c 1344     	 add r3,r3,r2
 1579 001e 9B00     	 lsls r3,r3,#2
 1580 0020 0B44     	 add r3,r3,r1
 1581 0022 0833     	 adds r3,r3,#8
 1582 0024 5B79     	 ldrb r3,[r3,#5]
 1583 0026 002B     	 cmp r3,#0
 1584 0028 02D1     	 bne .L80
 515:../Dave/Generated/SYSTIMER/systimer.c ****   {
 516:../Dave/Generated/SYSTIMER/systimer.c ****       status = SYSTIMER_STATUS_FAILURE;
 1585              	 .loc 2 516 0
 1586 002a 0123     	 movs r3,#1
 1587 002c FB73     	 strb r3,[r7,#15]
 1588 002e 29E0     	 b .L81
 1589              	.L80:
 517:../Dave/Generated/SYSTIMER/systimer.c ****   }
 518:../Dave/Generated/SYSTIMER/systimer.c ****   else
 519:../Dave/Generated/SYSTIMER/systimer.c ****   {
 520:../Dave/Generated/SYSTIMER/systimer.c **** 	  /* check whether timer is in run state */
 521:../Dave/Generated/SYSTIMER/systimer.c **** 	  if( SYSTIMER_STATE_STOPPED != g_timer_tbl[id - 1U].state)
 1590              	 .loc 2 521 0
 1591 0030 7B68     	 ldr r3,[r7,#4]
 1592 0032 5A1E     	 subs r2,r3,#1
 1593 0034 1649     	 ldr r1,.L84
 1594 0036 1346     	 mov r3,r2
 1595 0038 DB00     	 lsls r3,r3,#3
 1596 003a 1344     	 add r3,r3,r2
 1597 003c 9B00     	 lsls r3,r3,#2
 1598 003e 0B44     	 add r3,r3,r1
 1599 0040 0833     	 adds r3,r3,#8
 1600 0042 5B79     	 ldrb r3,[r3,#5]
 1601 0044 022B     	 cmp r3,#2
 1602 0046 04D0     	 beq .L82
 522:../Dave/Generated/SYSTIMER/systimer.c **** 	  {
 523:../Dave/Generated/SYSTIMER/systimer.c ****          /* Stop the timer */
 524:../Dave/Generated/SYSTIMER/systimer.c ****          status = SYSTIMER_StopTimer(id);
 1603              	 .loc 2 524 0
 1604 0048 7868     	 ldr r0,[r7,#4]
 1605 004a FFF7FEFF 	 bl SYSTIMER_StopTimer
 1606 004e 0346     	 mov r3,r0
 1607 0050 FB73     	 strb r3,[r7,#15]
 1608              	.L82:
 525:../Dave/Generated/SYSTIMER/systimer.c **** 	  }
 526:../Dave/Generated/SYSTIMER/systimer.c **** 	  if (SYSTIMER_STATUS_SUCCESS == status)
 1609              	 .loc 2 526 0
 1610 0052 FB7B     	 ldrb r3,[r7,#15]
 1611 0054 002B     	 cmp r3,#0
 1612 0056 15D1     	 bne .L81
 527:../Dave/Generated/SYSTIMER/systimer.c **** 	  {
 528:../Dave/Generated/SYSTIMER/systimer.c **** 	    period_ratio = (uint32_t)(microsec / SYSTIMER_TICK_PERIOD_US);
 1613              	 .loc 2 528 0
 1614 0058 3B68     	 ldr r3,[r7]
 1615 005a 0E4A     	 ldr r2,.L84+4
 1616 005c A2FB0323 	 umull r2,r3,r2,r3
 1617 0060 9B09     	 lsrs r3,r3,#6
 1618 0062 BB60     	 str r3,[r7,#8]
 529:../Dave/Generated/SYSTIMER/systimer.c **** 	    g_timer_tbl[id - 1U].reload = period_ratio;
 1619              	 .loc 2 529 0
 1620 0064 7B68     	 ldr r3,[r7,#4]
 1621 0066 5A1E     	 subs r2,r3,#1
 1622 0068 0949     	 ldr r1,.L84
 1623 006a 1346     	 mov r3,r2
 1624 006c DB00     	 lsls r3,r3,#3
 1625 006e 1344     	 add r3,r3,r2
 1626 0070 9B00     	 lsls r3,r3,#2
 1627 0072 0B44     	 add r3,r3,r1
 1628 0074 1833     	 adds r3,r3,#24
 1629 0076 BA68     	 ldr r2,[r7,#8]
 1630 0078 5A60     	 str r2,[r3,#4]
 530:../Dave/Generated/SYSTIMER/systimer.c **** 	    /* Start the timer */
 531:../Dave/Generated/SYSTIMER/systimer.c **** 	    status = SYSTIMER_StartTimer(id);
 1631              	 .loc 2 531 0
 1632 007a 7868     	 ldr r0,[r7,#4]
 1633 007c FFF7FEFF 	 bl SYSTIMER_StartTimer
 1634 0080 0346     	 mov r3,r0
 1635 0082 FB73     	 strb r3,[r7,#15]
 1636              	.L81:
 532:../Dave/Generated/SYSTIMER/systimer.c **** 	  }
 533:../Dave/Generated/SYSTIMER/systimer.c ****   }
 534:../Dave/Generated/SYSTIMER/systimer.c **** 
 535:../Dave/Generated/SYSTIMER/systimer.c ****   return (status);
 1637              	 .loc 2 535 0
 1638 0084 FB7B     	 ldrb r3,[r7,#15]
 536:../Dave/Generated/SYSTIMER/systimer.c **** }
 1639              	 .loc 2 536 0
 1640 0086 1846     	 mov r0,r3
 1641 0088 1037     	 adds r7,r7,#16
 1642              	.LCFI73:
 1643              	 .cfi_def_cfa_offset 8
 1644 008a BD46     	 mov sp,r7
 1645              	.LCFI74:
 1646              	 .cfi_def_cfa_register 13
 1647              	 
 1648 008c 80BD     	 pop {r7,pc}
 1649              	.L85:
 1650 008e 00BF     	 .align 2
 1651              	.L84:
 1652 0090 00000000 	 .word g_timer_tbl
 1653 0094 D34D6210 	 .word 274877907
 1654              	 .cfi_endproc
 1655              	.LFE137:
 1657              	 .section .text.SYSTIMER_DeleteTimer,"ax",%progbits
 1658              	 .align 2
 1659              	 .global SYSTIMER_DeleteTimer
 1660              	 .thumb
 1661              	 .thumb_func
 1663              	SYSTIMER_DeleteTimer:
 1664              	.LFB138:
 537:../Dave/Generated/SYSTIMER/systimer.c **** 
 538:../Dave/Generated/SYSTIMER/systimer.c **** /*
 539:../Dave/Generated/SYSTIMER/systimer.c ****  *  Function to delete the Timer instance.
 540:../Dave/Generated/SYSTIMER/systimer.c ****  */
 541:../Dave/Generated/SYSTIMER/systimer.c **** SYSTIMER_STATUS_t SYSTIMER_DeleteTimer(uint32_t id)
 542:../Dave/Generated/SYSTIMER/systimer.c **** {
 1665              	 .loc 2 542 0
 1666              	 .cfi_startproc
 1667              	 
 1668              	 
 1669              	 
 1670 0000 80B4     	 push {r7}
 1671              	.LCFI75:
 1672              	 .cfi_def_cfa_offset 4
 1673              	 .cfi_offset 7,-4
 1674 0002 85B0     	 sub sp,sp,#20
 1675              	.LCFI76:
 1676              	 .cfi_def_cfa_offset 24
 1677 0004 00AF     	 add r7,sp,#0
 1678              	.LCFI77:
 1679              	 .cfi_def_cfa_register 7
 1680 0006 7860     	 str r0,[r7,#4]
 543:../Dave/Generated/SYSTIMER/systimer.c ****   SYSTIMER_STATUS_t status;
 544:../Dave/Generated/SYSTIMER/systimer.c ****   status = SYSTIMER_STATUS_SUCCESS;
 1681              	 .loc 2 544 0
 1682 0008 0023     	 movs r3,#0
 1683 000a FB73     	 strb r3,[r7,#15]
 545:../Dave/Generated/SYSTIMER/systimer.c **** 
 546:../Dave/Generated/SYSTIMER/systimer.c ****   XMC_ASSERT("SYSTIMER_DeleteTimer: Failure in timer restart operation due to invalid timer ID",
 547:../Dave/Generated/SYSTIMER/systimer.c ****             ((id <= SYSTIMER_CFG_MAX_TMR) && (id > 0U)));
 548:../Dave/Generated/SYSTIMER/systimer.c ****   XMC_ASSERT("SYSTIMER_DeleteTimer: Error during deletion of software timer", (0U != (g_timer_track
 549:../Dave/Generated/SYSTIMER/systimer.c **** 
 550:../Dave/Generated/SYSTIMER/systimer.c ****   /* Check whether Timer is in delete state */
 551:../Dave/Generated/SYSTIMER/systimer.c ****   if (SYSTIMER_STATE_NOT_INITIALIZED == g_timer_tbl[id - 1U].state)
 1684              	 .loc 2 551 0
 1685 000c 7B68     	 ldr r3,[r7,#4]
 1686 000e 5A1E     	 subs r2,r3,#1
 1687 0010 2049     	 ldr r1,.L91
 1688 0012 1346     	 mov r3,r2
 1689 0014 DB00     	 lsls r3,r3,#3
 1690 0016 1344     	 add r3,r3,r2
 1691 0018 9B00     	 lsls r3,r3,#2
 1692 001a 0B44     	 add r3,r3,r1
 1693 001c 0833     	 adds r3,r3,#8
 1694 001e 5B79     	 ldrb r3,[r3,#5]
 1695 0020 002B     	 cmp r3,#0
 1696 0022 02D1     	 bne .L87
 552:../Dave/Generated/SYSTIMER/systimer.c ****   {
 553:../Dave/Generated/SYSTIMER/systimer.c ****       status = SYSTIMER_STATUS_FAILURE;
 1697              	 .loc 2 553 0
 1698 0024 0123     	 movs r3,#1
 1699 0026 FB73     	 strb r3,[r7,#15]
 1700 0028 2DE0     	 b .L88
 1701              	.L87:
 554:../Dave/Generated/SYSTIMER/systimer.c ****   }
 555:../Dave/Generated/SYSTIMER/systimer.c ****   else
 556:../Dave/Generated/SYSTIMER/systimer.c ****   {
 557:../Dave/Generated/SYSTIMER/systimer.c ****     if (SYSTIMER_STATE_STOPPED == g_timer_tbl[id - 1U].state)
 1702              	 .loc 2 557 0
 1703 002a 7B68     	 ldr r3,[r7,#4]
 1704 002c 5A1E     	 subs r2,r3,#1
 1705 002e 1949     	 ldr r1,.L91
 1706 0030 1346     	 mov r3,r2
 1707 0032 DB00     	 lsls r3,r3,#3
 1708 0034 1344     	 add r3,r3,r2
 1709 0036 9B00     	 lsls r3,r3,#2
 1710 0038 0B44     	 add r3,r3,r1
 1711 003a 0833     	 adds r3,r3,#8
 1712 003c 5B79     	 ldrb r3,[r3,#5]
 1713 003e 022B     	 cmp r3,#2
 1714 0040 16D1     	 bne .L89
 558:../Dave/Generated/SYSTIMER/systimer.c ****     {
 559:../Dave/Generated/SYSTIMER/systimer.c ****       /* Set timer status as SYSTIMER_STATE_NOT_INITIALIZED */
 560:../Dave/Generated/SYSTIMER/systimer.c ****       g_timer_tbl[id - 1U].state = SYSTIMER_STATE_NOT_INITIALIZED;
 1715              	 .loc 2 560 0
 1716 0042 7B68     	 ldr r3,[r7,#4]
 1717 0044 5A1E     	 subs r2,r3,#1
 1718 0046 1349     	 ldr r1,.L91
 1719 0048 1346     	 mov r3,r2
 1720 004a DB00     	 lsls r3,r3,#3
 1721 004c 1344     	 add r3,r3,r2
 1722 004e 9B00     	 lsls r3,r3,#2
 1723 0050 0B44     	 add r3,r3,r1
 1724 0052 0833     	 adds r3,r3,#8
 1725 0054 0022     	 movs r2,#0
 1726 0056 5A71     	 strb r2,[r3,#5]
 561:../Dave/Generated/SYSTIMER/systimer.c ****       /* Release resource which are hold by this timer */
 562:../Dave/Generated/SYSTIMER/systimer.c ****       g_timer_tracker &= ~(1U << (id - 1U));
 1727              	 .loc 2 562 0
 1728 0058 7B68     	 ldr r3,[r7,#4]
 1729 005a 013B     	 subs r3,r3,#1
 1730 005c 1A46     	 mov r2,r3
 1731 005e 0123     	 movs r3,#1
 1732 0060 9340     	 lsls r3,r3,r2
 1733 0062 DA43     	 mvns r2,r3
 1734 0064 0C4B     	 ldr r3,.L91+4
 1735 0066 1B68     	 ldr r3,[r3]
 1736 0068 1340     	 ands r3,r3,r2
 1737 006a 0B4A     	 ldr r2,.L91+4
 1738 006c 1360     	 str r3,[r2]
 1739 006e 0AE0     	 b .L88
 1740              	.L89:
 563:../Dave/Generated/SYSTIMER/systimer.c ****     }
 564:../Dave/Generated/SYSTIMER/systimer.c ****     else
 565:../Dave/Generated/SYSTIMER/systimer.c ****     {
 566:../Dave/Generated/SYSTIMER/systimer.c ****       /* Yes, remove this timer from timer list during ISR execution */
 567:../Dave/Generated/SYSTIMER/systimer.c ****       g_timer_tbl[id - 1U].delete_swtmr = true;
 1741              	 .loc 2 567 0
 1742 0070 7B68     	 ldr r3,[r7,#4]
 1743 0072 5A1E     	 subs r2,r3,#1
 1744 0074 0749     	 ldr r1,.L91
 1745 0076 1346     	 mov r3,r2
 1746 0078 DB00     	 lsls r3,r3,#3
 1747 007a 1344     	 add r3,r3,r2
 1748 007c 9B00     	 lsls r3,r3,#2
 1749 007e 0B44     	 add r3,r3,r1
 1750 0080 2033     	 adds r3,r3,#32
 1751 0082 0122     	 movs r2,#1
 1752 0084 1A70     	 strb r2,[r3]
 1753              	.L88:
 568:../Dave/Generated/SYSTIMER/systimer.c ****     }
 569:../Dave/Generated/SYSTIMER/systimer.c ****   }
 570:../Dave/Generated/SYSTIMER/systimer.c **** 
 571:../Dave/Generated/SYSTIMER/systimer.c ****   return (status);
 1754              	 .loc 2 571 0
 1755 0086 FB7B     	 ldrb r3,[r7,#15]
 572:../Dave/Generated/SYSTIMER/systimer.c **** }
 1756              	 .loc 2 572 0
 1757 0088 1846     	 mov r0,r3
 1758 008a 1437     	 adds r7,r7,#20
 1759              	.LCFI78:
 1760              	 .cfi_def_cfa_offset 4
 1761 008c BD46     	 mov sp,r7
 1762              	.LCFI79:
 1763              	 .cfi_def_cfa_register 13
 1764              	 
 1765 008e 5DF8047B 	 ldr r7,[sp],#4
 1766              	.LCFI80:
 1767              	 .cfi_restore 7
 1768              	 .cfi_def_cfa_offset 0
 1769 0092 7047     	 bx lr
 1770              	.L92:
 1771              	 .align 2
 1772              	.L91:
 1773 0094 00000000 	 .word g_timer_tbl
 1774 0098 00000000 	 .word g_timer_tracker
 1775              	 .cfi_endproc
 1776              	.LFE138:
 1778              	 .section .text.SYSTIMER_GetTime,"ax",%progbits
 1779              	 .align 2
 1780              	 .global SYSTIMER_GetTime
 1781              	 .thumb
 1782              	 .thumb_func
 1784              	SYSTIMER_GetTime:
 1785              	.LFB139:
 573:../Dave/Generated/SYSTIMER/systimer.c **** 
 574:../Dave/Generated/SYSTIMER/systimer.c **** /*
 575:../Dave/Generated/SYSTIMER/systimer.c ****  *  API to get the current SysTick time in microsecond.
 576:../Dave/Generated/SYSTIMER/systimer.c ****  */
 577:../Dave/Generated/SYSTIMER/systimer.c **** uint32_t SYSTIMER_GetTime(void)
 578:../Dave/Generated/SYSTIMER/systimer.c **** {
 1786              	 .loc 2 578 0
 1787              	 .cfi_startproc
 1788              	 
 1789              	 
 1790              	 
 1791 0000 80B4     	 push {r7}
 1792              	.LCFI81:
 1793              	 .cfi_def_cfa_offset 4
 1794              	 .cfi_offset 7,-4
 1795 0002 00AF     	 add r7,sp,#0
 1796              	.LCFI82:
 1797              	 .cfi_def_cfa_register 7
 579:../Dave/Generated/SYSTIMER/systimer.c ****   return (g_systick_count * SYSTIMER_TICK_PERIOD_US);
 1798              	 .loc 2 579 0
 1799 0004 054B     	 ldr r3,.L95
 1800 0006 1B68     	 ldr r3,[r3]
 1801 0008 4FF47A72 	 mov r2,#1000
 1802 000c 02FB03F3 	 mul r3,r2,r3
 580:../Dave/Generated/SYSTIMER/systimer.c **** }
 1803              	 .loc 2 580 0
 1804 0010 1846     	 mov r0,r3
 1805 0012 BD46     	 mov sp,r7
 1806              	.LCFI83:
 1807              	 .cfi_def_cfa_register 13
 1808              	 
 1809 0014 5DF8047B 	 ldr r7,[sp],#4
 1810              	.LCFI84:
 1811              	 .cfi_restore 7
 1812              	 .cfi_def_cfa_offset 0
 1813 0018 7047     	 bx lr
 1814              	.L96:
 1815 001a 00BF     	 .align 2
 1816              	.L95:
 1817 001c 00000000 	 .word g_systick_count
 1818              	 .cfi_endproc
 1819              	.LFE139:
 1821              	 .section .text.SYSTIMER_GetTickCount,"ax",%progbits
 1822              	 .align 2
 1823              	 .global SYSTIMER_GetTickCount
 1824              	 .thumb
 1825              	 .thumb_func
 1827              	SYSTIMER_GetTickCount:
 1828              	.LFB140:
 581:../Dave/Generated/SYSTIMER/systimer.c **** 
 582:../Dave/Generated/SYSTIMER/systimer.c **** /*
 583:../Dave/Generated/SYSTIMER/systimer.c ****  *  API to get the SysTick count.
 584:../Dave/Generated/SYSTIMER/systimer.c ****  */
 585:../Dave/Generated/SYSTIMER/systimer.c **** uint32_t SYSTIMER_GetTickCount(void)
 586:../Dave/Generated/SYSTIMER/systimer.c **** {
 1829              	 .loc 2 586 0
 1830              	 .cfi_startproc
 1831              	 
 1832              	 
 1833              	 
 1834 0000 80B4     	 push {r7}
 1835              	.LCFI85:
 1836              	 .cfi_def_cfa_offset 4
 1837              	 .cfi_offset 7,-4
 1838 0002 00AF     	 add r7,sp,#0
 1839              	.LCFI86:
 1840              	 .cfi_def_cfa_register 7
 587:../Dave/Generated/SYSTIMER/systimer.c ****   return (g_systick_count);
 1841              	 .loc 2 587 0
 1842 0004 034B     	 ldr r3,.L99
 1843 0006 1B68     	 ldr r3,[r3]
 588:../Dave/Generated/SYSTIMER/systimer.c **** }
 1844              	 .loc 2 588 0
 1845 0008 1846     	 mov r0,r3
 1846 000a BD46     	 mov sp,r7
 1847              	.LCFI87:
 1848              	 .cfi_def_cfa_register 13
 1849              	 
 1850 000c 5DF8047B 	 ldr r7,[sp],#4
 1851              	.LCFI88:
 1852              	 .cfi_restore 7
 1853              	 .cfi_def_cfa_offset 0
 1854 0010 7047     	 bx lr
 1855              	.L100:
 1856 0012 00BF     	 .align 2
 1857              	.L99:
 1858 0014 00000000 	 .word g_systick_count
 1859              	 .cfi_endproc
 1860              	.LFE140:
 1862              	 .section .text.SYSTIMER_GetTimerState,"ax",%progbits
 1863              	 .align 2
 1864              	 .global SYSTIMER_GetTimerState
 1865              	 .thumb
 1866              	 .thumb_func
 1868              	SYSTIMER_GetTimerState:
 1869              	.LFB141:
 589:../Dave/Generated/SYSTIMER/systimer.c **** 
 590:../Dave/Generated/SYSTIMER/systimer.c **** /*
 591:../Dave/Generated/SYSTIMER/systimer.c ****  *  API to get the current state of software timer.
 592:../Dave/Generated/SYSTIMER/systimer.c ****  */
 593:../Dave/Generated/SYSTIMER/systimer.c **** SYSTIMER_STATE_t SYSTIMER_GetTimerState(uint32_t id)
 594:../Dave/Generated/SYSTIMER/systimer.c **** {
 1870              	 .loc 2 594 0
 1871              	 .cfi_startproc
 1872              	 
 1873              	 
 1874              	 
 1875 0000 80B4     	 push {r7}
 1876              	.LCFI89:
 1877              	 .cfi_def_cfa_offset 4
 1878              	 .cfi_offset 7,-4
 1879 0002 83B0     	 sub sp,sp,#12
 1880              	.LCFI90:
 1881              	 .cfi_def_cfa_offset 16
 1882 0004 00AF     	 add r7,sp,#0
 1883              	.LCFI91:
 1884              	 .cfi_def_cfa_register 7
 1885 0006 7860     	 str r0,[r7,#4]
 595:../Dave/Generated/SYSTIMER/systimer.c ****   return (g_timer_tbl[id - 1U].state);
 1886              	 .loc 2 595 0
 1887 0008 7B68     	 ldr r3,[r7,#4]
 1888 000a 5A1E     	 subs r2,r3,#1
 1889 000c 0649     	 ldr r1,.L103
 1890 000e 1346     	 mov r3,r2
 1891 0010 DB00     	 lsls r3,r3,#3
 1892 0012 1344     	 add r3,r3,r2
 1893 0014 9B00     	 lsls r3,r3,#2
 1894 0016 0B44     	 add r3,r3,r1
 1895 0018 0833     	 adds r3,r3,#8
 1896 001a 5B79     	 ldrb r3,[r3,#5]
 596:../Dave/Generated/SYSTIMER/systimer.c **** }
 1897              	 .loc 2 596 0
 1898 001c 1846     	 mov r0,r3
 1899 001e 0C37     	 adds r7,r7,#12
 1900              	.LCFI92:
 1901              	 .cfi_def_cfa_offset 4
 1902 0020 BD46     	 mov sp,r7
 1903              	.LCFI93:
 1904              	 .cfi_def_cfa_register 13
 1905              	 
 1906 0022 5DF8047B 	 ldr r7,[sp],#4
 1907              	.LCFI94:
 1908              	 .cfi_restore 7
 1909              	 .cfi_def_cfa_offset 0
 1910 0026 7047     	 bx lr
 1911              	.L104:
 1912              	 .align 2
 1913              	.L103:
 1914 0028 00000000 	 .word g_timer_tbl
 1915              	 .cfi_endproc
 1916              	.LFE141:
 1918              	 .text
 1919              	.Letext0:
 1920              	 .file 3 "d:\\dave-4.1.2\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 1921              	 .file 4 "d:\\dave-4.1.2\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 1922              	 .file 5 "D:\\Naukowe\\BLDC_workspace\\PWM_from_ex/Libraries/CMSIS/Infineon/XMC4500_series/Include/XMC4500.h"
 1923              	 .file 6 "D:\\Naukowe\\BLDC_workspace\\PWM_from_ex\\Dave\\Generated/DAVE_Common.h"
 1924              	 .file 7 "../Dave/Generated/SYSTIMER/systimer.h"
DEFINED SYMBOLS
                            *ABS*:00000000 systimer.c
    {standard input}:20     .text.NVIC_GetPriorityGrouping:00000000 $t
    {standard input}:24     .text.NVIC_GetPriorityGrouping:00000000 NVIC_GetPriorityGrouping
    {standard input}:58     .text.NVIC_GetPriorityGrouping:00000018 $d
    {standard input}:63     .text.NVIC_SetPriority:00000000 $t
    {standard input}:67     .text.NVIC_SetPriority:00000000 NVIC_SetPriority
    {standard input}:130    .text.NVIC_SetPriority:0000004c $d
    {standard input}:136    .text.NVIC_EncodePriority:00000000 $t
    {standard input}:140    .text.NVIC_EncodePriority:00000000 NVIC_EncodePriority
    {standard input}:222    .text.SysTick_Config:00000000 $t
    {standard input}:226    .text.SysTick_Config:00000000 SysTick_Config
    {standard input}:286    .text.SysTick_Config:00000040 $d
                            *COM*:00000120 g_timer_tbl
    {standard input}:296    .bss.g_timer_list:00000000 g_timer_list
    {standard input}:293    .bss.g_timer_list:00000000 $d
    {standard input}:303    .bss.g_timer_tracker:00000000 g_timer_tracker
    {standard input}:300    .bss.g_timer_tracker:00000000 $d
    {standard input}:310    .bss.g_systick_count:00000000 g_systick_count
    {standard input}:307    .bss.g_systick_count:00000000 $d
    {standard input}:313    .text.SYSTIMER_lInsertTimerList:00000000 $t
    {standard input}:317    .text.SYSTIMER_lInsertTimerList:00000000 SYSTIMER_lInsertTimerList
    {standard input}:603    .text.SYSTIMER_lInsertTimerList:000001bc $d
    {standard input}:609    .text.SYSTIMER_lRemoveTimerList:00000000 $t
    {standard input}:613    .text.SYSTIMER_lRemoveTimerList:00000000 SYSTIMER_lRemoveTimerList
    {standard input}:750    .text.SYSTIMER_lRemoveTimerList:000000b8 $d
    {standard input}:756    .text.SYSTIMER_lTimerHandler:00000000 $t
    {standard input}:760    .text.SYSTIMER_lTimerHandler:00000000 SYSTIMER_lTimerHandler
    {standard input}:894    .text.SYSTIMER_lTimerHandler:000000b4 $d
    {standard input}:900    .text.SysTick_Handler:00000000 $t
    {standard input}:905    .text.SysTick_Handler:00000000 SysTick_Handler
    {standard input}:968    .text.SysTick_Handler:00000040 $d
    {standard input}:974    .text.SYSTIMER_GetAppVersion:00000000 $t
    {standard input}:979    .text.SYSTIMER_GetAppVersion:00000000 SYSTIMER_GetAppVersion
    {standard input}:1039   .text.SYSTIMER_Init:00000000 $t
    {standard input}:1044   .text.SYSTIMER_Init:00000000 SYSTIMER_Init
    {standard input}:1123   .text.SYSTIMER_Init:00000068 $d
    {standard input}:1130   .text.SYSTIMER_CreateTimer:00000000 $t
    {standard input}:1135   .text.SYSTIMER_CreateTimer:00000000 SYSTIMER_CreateTimer
    {standard input}:1338   .text.SYSTIMER_CreateTimer:00000130 $d
    {standard input}:1345   .text.SYSTIMER_StartTimer:00000000 $t
    {standard input}:1350   .text.SYSTIMER_StartTimer:00000000 SYSTIMER_StartTimer
    {standard input}:1442   .text.SYSTIMER_StartTimer:0000007c $d
    {standard input}:1447   .text.SYSTIMER_StopTimer:00000000 $t
    {standard input}:1452   .text.SYSTIMER_StopTimer:00000000 SYSTIMER_StopTimer
    {standard input}:1537   .text.SYSTIMER_StopTimer:0000006c $d
    {standard input}:1542   .text.SYSTIMER_RestartTimer:00000000 $t
    {standard input}:1547   .text.SYSTIMER_RestartTimer:00000000 SYSTIMER_RestartTimer
    {standard input}:1652   .text.SYSTIMER_RestartTimer:00000090 $d
    {standard input}:1658   .text.SYSTIMER_DeleteTimer:00000000 $t
    {standard input}:1663   .text.SYSTIMER_DeleteTimer:00000000 SYSTIMER_DeleteTimer
    {standard input}:1773   .text.SYSTIMER_DeleteTimer:00000094 $d
    {standard input}:1779   .text.SYSTIMER_GetTime:00000000 $t
    {standard input}:1784   .text.SYSTIMER_GetTime:00000000 SYSTIMER_GetTime
    {standard input}:1817   .text.SYSTIMER_GetTime:0000001c $d
    {standard input}:1822   .text.SYSTIMER_GetTickCount:00000000 $t
    {standard input}:1827   .text.SYSTIMER_GetTickCount:00000000 SYSTIMER_GetTickCount
    {standard input}:1858   .text.SYSTIMER_GetTickCount:00000014 $d
    {standard input}:1863   .text.SYSTIMER_GetTimerState:00000000 $t
    {standard input}:1868   .text.SYSTIMER_GetTimerState:00000000 SYSTIMER_GetTimerState
    {standard input}:1914   .text.SYSTIMER_GetTimerState:00000028 $d
                     .debug_frame:00000010 $d

NO UNDEFINED SYMBOLS
