# Load canceled
# Compile of zero_detector.vhd was successful.
vsim -gui work.zero_detector
# vsim -gui work.zero_detector 
# Start time: 23:35:25 on Aug 22,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.zero_detector(bdf_type)
add wave -position insertpoint  \
sim:/zero_detector/in7 \
sim:/zero_detector/in6 \
sim:/zero_detector/in5 \
sim:/zero_detector/in4 \
sim:/zero_detector/in3 \
sim:/zero_detector/in2 \
sim:/zero_detector/in1 \
sim:/zero_detector/in0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: themhz  Hostname: DESKTOP-PQ33LHO  ProcessID: 3504
#           Attempting to use alternate WLF file "./wlft13vbr2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft13vbr2
force -freeze sim:/zero_detector/in7 0 0
force -freeze sim:/zero_detector/in6 0 0
force -freeze sim:/zero_detector/in5 0 0
force -freeze sim:/zero_detector/in4 0 0
force -freeze sim:/zero_detector/in3 0 0
force -freeze sim:/zero_detector/in2 0 0
force -freeze sim:/zero_detector/in1 0 0
force -freeze sim:/zero_detector/in0 0 0
run
add wave -position insertpoint  \
sim:/zero_detector/zero
run
force -freeze sim:/zero_detector/in4 1 0
run
quit -sim
# End time: 23:38:26 on Aug 22,2022, Elapsed time: 0:03:01
# Errors: 0, Warnings: 4
vsim -gui work.bitwise_or
# vsim -gui work.bitwise_or 
# Start time: 23:40:04 on Aug 22,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.bitwise_or(bor)
quit -sim
# End time: 23:59:52 on Aug 22,2022, Elapsed time: 0:19:48
# Errors: 0, Warnings: 1
# Compile of bitwise_or_TB.vhd failed with 8 errors.
# Compile of bitwise_or.vhd was successful.
# Compile of bitwise_or_TB.vhd failed with 8 errors.
# Compile of bitwise_or_TB.vhd failed with 2 errors.
# Compile of bitwise_or_TB.vhd failed with 2 errors.
# Compile of bitwise_or_TB.vhd failed with 2 errors.
vlog -work work -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:02:43 on Aug 23,2022
# vlog -reportprogress 300 -work work -refresh -force_refresh 
# -- Skipping entity alu
# -- Skipping entity alu2
# -- Skipping entity alu2_tb
# -- Skipping entity alu_tb
# -- Skipping entity alu_v2
# -- Skipping entity alu_v2_tb
# -- Skipping entity alu_with_or_in_vhdl
# -- Skipping entity bitwise_and
# -- Skipping entity bitwise_and_tb
# -- Skipping entity bitwise_inv
# -- Skipping entity bitwise_inv_tb
# -- Skipping entity bitwise_or
# -- Skipping entity bitwise_or_custom
# -- Skipping entity bitwise_or_tb
# -- Skipping entity constantin
# -- Skipping entity constantin_joint
# -- Skipping entity d_ff
# -- Skipping entity d_ff_ac
# -- Skipping entity d_ff_ce_ac
# -- Skipping entity datapath
# -- Skipping entity decoder
# -- Skipping entity decoder_tb
# -- Skipping entity decoder_v2
# -- Skipping entity full_adder
# -- Skipping entity full_adder_tb
# -- Skipping entity half_adder
# -- Skipping entity half_adder_tb
# -- Skipping entity instruction_decoder
# -- Skipping entity instruction_decoder_box
# -- Skipping entity instruction_decoder_box_tb
# -- Skipping entity instruction_decoder_box_v2
# -- Skipping entity instruction_decoder_tb
# -- Skipping entity instruction_decoder_v2
# -- Skipping entity joint16
# -- Skipping entity jump_detector
# -- Skipping entity mux2x1_1_bit
# -- Skipping entity mux2x1_1bit
# -- Skipping entity mux2x1_8bit
# -- Skipping entity mux4x1_1bit
# -- Skipping entity mux4x1_8bit
# -- Skipping entity ram
# -- Skipping entity ram_er52_read_tb
# -- Skipping entity ram_er52_tb
# -- Skipping entity ram_memory_fill_read_tb
# -- Skipping entity ram_tb
# -- Skipping entity register_16
# -- Skipping entity register_4
# -- Skipping entity register_8
# -- Skipping entity replicate
# -- Skipping entity ripple_adder_8bit
# -- Skipping entity ripple_adder_8bit_tb
# -- Skipping entity sequence_generator
# -- Skipping entity sequence_generator_tb
# -- Skipping entity simple_cpu
# -- Skipping entity simple_cpu_tb
# -- Skipping entity simple_cpu_v2
# -- Skipping entity split8
# -- Skipping entity status_register
# -- Skipping entity status_register_v2
# -- Skipping entity zero_detector
# End time: 01:02:44 on Aug 23,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:02:44 on Aug 23,2022
# vcom -reportprogress 300 -work work -refresh -force_refresh 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU
# -- Compiling architecture bdf_type of ALU
# -- Compiling entity ALU2
# -- Compiling architecture ALU of ALU2
# -- Compiling entity ALU2_tb
# -- Compiling architecture TB of ALU2_tb
# -- Compiling entity ALU_tb
# -- Compiling architecture TB of ALU_tb
# -- Compiling entity ALU_V2
# -- Compiling architecture bdf_type of ALU_V2
# -- Compiling entity ALU_V2_tb
# -- Compiling architecture TB of ALU_V2_tb
# -- Compiling entity ALU_with_or_in_vhdl
# -- Compiling architecture ALU of ALU_with_or_in_vhdl
# -- Compiling entity bitwise_and
# -- Compiling architecture bdf_type of bitwise_and
# -- Compiling entity bitwise_and_tb
# -- Compiling architecture TB of bitwise_and_tb
# -- Compiling entity bitwise_inv
# -- Compiling architecture bdf_type of bitwise_inv
# -- Compiling entity bitwise_inv_tb
# -- Compiling architecture TB of bitwise_inv_tb
# -- Compiling entity bitwise_or
# -- Compiling architecture bdf_type of bitwise_or
# -- Compiling architecture bor of bitwise_or
# -- Loading entity bitwise_or
# -- Compiling entity bitwise_or_custom
# -- Compiling architecture bor of bitwise_or_custom
# -- Compiling entity bitwise_or_TB
# -- Compiling architecture TB of bitwise_or_TB
# ** Error: S:/EAP/PLHPSI2/projects/bitwise_or_TB.vhd(46): Delay in signal assignment must be ascending.
# ** Error: S:/EAP/PLHPSI2/projects/bitwise_or_TB.vhd(47): Delay in signal assignment must be ascending.
# ** Note: S:/EAP/PLHPSI2/projects/bitwise_or_TB.vhd(48): VHDL Compiler exiting
# End time: 01:02:44 on Aug 23,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -work work -2002 -explicit S:/EAP/PLHPSI2/projects/bitwise_or_TB.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:07:15 on Aug 23,2022
# vcom -reportprogress 300 -work work -2002 -explicit S:/EAP/PLHPSI2/projects/bitwise_or_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bitwise_or_TB
# -- Compiling architecture TB of bitwise_or_TB
# ** Warning: S:/EAP/PLHPSI2/projects/bitwise_or_TB.vhd(46): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: S:/EAP/PLHPSI2/projects/bitwise_or_TB.vhd(46): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: S:/EAP/PLHPSI2/projects/bitwise_or_TB.vhd(47): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: S:/EAP/PLHPSI2/projects/bitwise_or_TB.vhd(47): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: S:/EAP/PLHPSI2/projects/bitwise_or_TB.vhd(46): Delay in signal assignment must be ascending.
# ** Error: S:/EAP/PLHPSI2/projects/bitwise_or_TB.vhd(47): Delay in signal assignment must be ascending.
# ** Note: S:/EAP/PLHPSI2/projects/bitwise_or_TB.vhd(48): VHDL Compiler exiting
# End time: 01:07:15 on Aug 23,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 4
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
# Compile of bitwise_or_TB.vhd failed with 2 errors.
# Compile of bitwise_or_TB.vhd failed with 2 errors.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (S:/EAP/PLHPSI2/projects/ripple_adder_8bit.vhd.mpf).  File can not be renamed.
# Compile of bitwise_or_TB.vhd failed with 2 errors.
# Compile of bitwise_or_TB.vhd failed with 1 errors.
# Compile of bitwise_or_TB.vhd failed with 1 errors.
# Compile of bitwise_or_TB.vhd was successful.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (S:/EAP/PLHPSI2/projects/ripple_adder_8bit.vhd.mpf).  File can not be renamed.
# Compile of bitwise_or_TB.vhd was successful.
# Compile of bitwise_or_TB.vhd was successful with warnings.
# Compile of bitwise_or_TB.vhd was successful.
vsim -gui work.bitwise_or_tb
# vsim -gui work.bitwise_or_tb 
# Start time: 01:24:00 on Aug 23,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.bitwise_or_tb(tb)
# Loading work.bitwise_or(bdf_type)
add wave -position insertpoint  \
sim:/bitwise_or_tb/Z \
sim:/bitwise_or_tb/B \
sim:/bitwise_or_tb/A
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: themhz  Hostname: DESKTOP-PQ33LHO  ProcessID: 3504
#           Attempting to use alternate WLF file "./wlft2g7c0c".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2g7c0c
run
run
run
run
run
run
run
run
run
run
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
run
run
run
run
run
run
restart -f
run
run
run
run
run
restart -f
run
run
quit -sim
# End time: 01:29:25 on Aug 23,2022, Elapsed time: 0:05:25
# Errors: 0, Warnings: 1
vsim -gui work.bitwise_or_tb
# vsim -gui work.bitwise_or_tb 
# Start time: 01:29:46 on Aug 23,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.bitwise_or_tb(tb)
# Loading work.bitwise_or(bdf_type)
run
view -new wave
# -new not supported on PE
add wave -position insertpoint  \
sim:/bitwise_or_tb/Z \
sim:/bitwise_or_tb/B \
sim:/bitwise_or_tb/A
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: themhz  Hostname: DESKTOP-PQ33LHO  ProcessID: 3504
#           Attempting to use alternate WLF file "./wlft688g03".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft688g03
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
run
run
restart -f
run
run
run
run
run
run
quit -sim
# End time: 01:31:24 on Aug 23,2022, Elapsed time: 0:01:38
# Errors: 0, Warnings: 1
# Compile of bitwise_or_TB.vhd was successful.
vsim -gui work.bitwise_or_tb
# vsim -gui work.bitwise_or_tb 
# Start time: 01:31:40 on Aug 23,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.bitwise_or_tb(tb)
# Loading work.bitwise_or(bdf_type)
add wave -position insertpoint  \
sim:/bitwise_or_tb/Z \
sim:/bitwise_or_tb/B \
sim:/bitwise_or_tb/A
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: themhz  Hostname: DESKTOP-PQ33LHO  ProcessID: 3504
#           Attempting to use alternate WLF file "./wlftfbt4gi".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftfbt4gi
run
run
run
