<profile>

<section name = "Vitis HLS Report for 'krnl_LZW'" level="0">
<item name = "Date">Fri Dec  8 11:43:58 2023
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">Final_Optimization</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67 ns, 4.867 ns, 1.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_dataflow_parent_loop_proc_fu_183">dataflow_parent_loop_proc, ?, ?, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_336_1">4, 4, 2, 1, 1, 4, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 61, -</column>
<column name="FIFO">-, -, 99, 67, -</column>
<column name="Instance">84, -, 5058, 18294, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 667, -</column>
<column name="Register">-, -, 566, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">19, 0, 4, 27, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="aximm0_m_axi_U">aximm0_m_axi, 4, 0, 566, 766, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 316, 552, 0</column>
<column name="grp_dataflow_parent_loop_proc_fu_183">dataflow_parent_loop_proc, 80, 0, 4176, 16976, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="inStream_in_length_fifo_U">0, 99, 0, -, 4, 16, 64</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln336_fu_246_p2">+, 0, 0, 10, 3, 1</column>
<column name="num_chunks_1_fu_282_p2">+, 0, 0, 15, 8, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state75_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln336_fu_252_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="icmp_ln338_fu_276_p2">icmp, 0, 0, 13, 16, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_grp_dataflow_parent_loop_proc_fu_183_ap_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_grp_dataflow_parent_loop_proc_fu_183_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">408, 77, 1, 77</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">14, 3, 1, 3</column>
<column name="aximm0_ARADDR">14, 3, 64, 192</column>
<column name="aximm0_ARBURST">9, 2, 2, 4</column>
<column name="aximm0_ARCACHE">9, 2, 4, 8</column>
<column name="aximm0_ARID">9, 2, 1, 2</column>
<column name="aximm0_ARLEN">14, 3, 32, 96</column>
<column name="aximm0_ARLOCK">9, 2, 2, 4</column>
<column name="aximm0_ARPROT">9, 2, 3, 6</column>
<column name="aximm0_ARQOS">9, 2, 4, 8</column>
<column name="aximm0_ARREGION">9, 2, 4, 8</column>
<column name="aximm0_ARSIZE">9, 2, 3, 6</column>
<column name="aximm0_ARUSER">9, 2, 1, 2</column>
<column name="aximm0_ARVALID">14, 3, 1, 3</column>
<column name="aximm0_AWVALID">9, 2, 1, 2</column>
<column name="aximm0_BREADY">9, 2, 1, 2</column>
<column name="aximm0_RREADY">14, 3, 1, 3</column>
<column name="aximm0_WVALID">9, 2, 1, 2</column>
<column name="aximm0_blk_n_AR">9, 2, 1, 2</column>
<column name="aximm0_blk_n_R">9, 2, 1, 2</column>
<column name="i_reg_163">9, 2, 3, 6</column>
<column name="inStream_in_length_read">9, 2, 1, 2</column>
<column name="input_offset_constprop">9, 2, 32, 64</column>
<column name="num_chunks_fu_116">9, 2, 8, 16</column>
<column name="output_offset_constprop">9, 2, 32, 64</column>
<column name="shiftreg_i_i_reg_174">9, 2, 64, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">76, 0, 76, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_rst_n_inv">1, 0, 1, 0</column>
<column name="ap_rst_reg_1">1, 0, 1, 0</column>
<column name="ap_rst_reg_2">1, 0, 1, 0</column>
<column name="ap_sync_reg_grp_dataflow_parent_loop_proc_fu_183_ap_done">1, 0, 1, 0</column>
<column name="ap_sync_reg_grp_dataflow_parent_loop_proc_fu_183_ap_ready">1, 0, 1, 0</column>
<column name="aximm0_addr_read_reg_326">64, 0, 64, 0</column>
<column name="grp_dataflow_parent_loop_proc_fu_183_ap_start_reg">1, 0, 1, 0</column>
<column name="i_reg_163">3, 0, 3, 0</column>
<column name="icmp_ln338_reg_350">1, 0, 1, 0</column>
<column name="input_offset_constprop">32, 0, 32, 0</column>
<column name="input_read_reg_310">64, 0, 64, 0</column>
<column name="num_chunks_fu_116">8, 0, 8, 0</column>
<column name="num_chunks_load_1_reg_354">8, 0, 8, 0</column>
<column name="output_length_read_reg_300">64, 0, 64, 0</column>
<column name="output_offset_constprop">32, 0, 32, 0</column>
<column name="send_data_read_reg_305">64, 0, 64, 0</column>
<column name="shiftreg_i_i_reg_174">64, 0, 64, 0</column>
<column name="trunc_ln338_reg_340">16, 0, 16, 0</column>
<column name="trunc_ln_reg_315">61, 0, 61, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_chain, krnl_LZW, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_chain, krnl_LZW, return value</column>
<column name="interrupt">out, 1, ap_ctrl_chain, krnl_LZW, return value</column>
<column name="m_axi_aximm0_AWVALID">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWREADY">in, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWADDR">out, 64, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWID">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWLEN">out, 8, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWSIZE">out, 3, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWBURST">out, 2, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWLOCK">out, 2, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWCACHE">out, 4, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWPROT">out, 3, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWQOS">out, 4, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWREGION">out, 4, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWUSER">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_WVALID">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_WREADY">in, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_WDATA">out, 64, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_WSTRB">out, 8, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_WLAST">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_WID">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_WUSER">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARVALID">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARREADY">in, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARADDR">out, 64, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARID">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARLEN">out, 8, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARSIZE">out, 3, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARBURST">out, 2, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARLOCK">out, 2, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARCACHE">out, 4, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARPROT">out, 3, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARQOS">out, 4, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARREGION">out, 4, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARUSER">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_RVALID">in, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_RREADY">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_RDATA">in, 64, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_RLAST">in, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_RID">in, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_RUSER">in, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_RRESP">in, 2, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_BVALID">in, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_BREADY">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_BRESP">in, 2, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_BID">in, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_BUSER">in, 1, m_axi, aximm0, pointer</column>
</table>
</item>
</section>
</profile>
