"{\"abstract\":\"Training of deep Convolution Neural Networks (CNNs) requires a tremendous amount of computation and memory and thus, GPUs are widely used to meet the computation demands of these complex training tasks. However, lacking the flexibility to exploit architectural optimizations, GPUs have poor energy efficiency of GPUs and are hard to be deployed on energy-constrained platforms. FPGAs are highly suitable for training, such as real-time learning at the edge, as they provide higher energy efficiency and better flexibility to support algorithmic evolution. This paper first develops a training accelerator on FPGA, with 16-bit fixed-point computing and various training modules. Furthermore, leveraging model segmentation techniques from Progressive Segmented Training, the newly developed FPGA accelerator is applied to online learning, achieving much lower computation cost. We demonstrate the performance of representative CNNs trained for CIFAR-10 on Intel Stratix-10 MX FPGA, evaluating both the conventional training procedure and the online learning algorithm. The demo is available at https://github.com/dxc33linger/PSTonFPGA demo.\",\"arxivId\":null,\"authors\":[{\"authorId\":\"1388016804\",\"name\":\"S. K. Venkataramanaiah\",\"url\":\"https://www.semanticscholar.org/author/1388016804\"},{\"authorId\":\"3457252\",\"name\":\"Xiaocong Du\",\"url\":\"https://www.semanticscholar.org/author/3457252\"},{\"authorId\":\"95837582\",\"name\":\"Zheng Li\",\"url\":\"https://www.semanticscholar.org/author/95837582\"},{\"authorId\":\"3125014\",\"name\":\"Shihui Yin\",\"url\":\"https://www.semanticscholar.org/author/3125014\"},{\"authorId\":\"144149886\",\"name\":\"Yu Cao\",\"url\":\"https://www.semanticscholar.org/author/144149886\"},{\"authorId\":\"1706798\",\"name\":\"Jae-sun Seo\",\"url\":\"https://www.semanticscholar.org/author/1706798\"}],\"citationVelocity\":0,\"citations\":[],\"corpusId\":220484160,\"doi\":\"10.24963/ijcai.2020/755\",\"fieldsOfStudy\":[\"Computer Science\"],\"influentialCitationCount\":0,\"is_open_access\":true,\"is_publisher_licensed\":false,\"paperId\":\"6423eb06df73cd6cb7192af4c544c221e7591107\",\"references\":[{\"arxivId\":null,\"authors\":[{\"authorId\":null,\"name\":\"Zheng Li\"},{\"authorId\":\"50557257\",\"name\":\"C. Liu\"},{\"authorId\":\"2416228\",\"name\":\"Yandan Wang\"},{\"authorId\":\"2036623\",\"name\":\"Bonan Yan\"},{\"authorId\":\"3255649\",\"name\":\"Chaofei Yang\"},{\"authorId\":\"1796075\",\"name\":\"Jianlei Yang\"},{\"authorId\":\"40348219\",\"name\":\"Hai Li\"}],\"doi\":\"10.1109/VLSI-SoC.2015.7314391\",\"intent\":[],\"isInfluential\":false,\"paperId\":\"1915f225accfd222e1e164abace9ae6546b5fbce\",\"title\":\"An overview on memristor crossabr based neuromorphic circuit and architecture\",\"url\":\"https://www.semanticscholar.org/paper/1915f225accfd222e1e164abace9ae6546b5fbce\",\"venue\":\"2015 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)\",\"year\":2015},{\"arxivId\":null,\"authors\":[{\"authorId\":null,\"name\":\"Deo et al\"},{\"authorId\":null,\"name\":\"2016 Manish Deo\"},{\"authorId\":null,\"name\":\"Jeffrey Schulz\"},{\"authorId\":null,\"name\":\"Lance Brown\"}],\"doi\":null,\"intent\":[],\"isInfluential\":false,\"paperId\":\"\",\"title\":\"Intel stratix 10 mx devices solve the memory bandwidth challenge\",\"url\":\"\",\"venue\":\"\",\"year\":2016},{\"arxivId\":null,\"authors\":[{\"authorId\":\"2694567\",\"name\":\"Wenlai Zhao\"},{\"authorId\":\"1711877\",\"name\":\"H. Fu\"},{\"authorId\":\"144708627\",\"name\":\"W. Luk\"},{\"authorId\":\"144734080\",\"name\":\"Teng Yu\"},{\"authorId\":\"1721114\",\"name\":\"Shaojun Wang\"},{\"authorId\":\"144804551\",\"name\":\"B. Feng\"},{\"authorId\":\"7777496\",\"name\":\"Yuchun Ma\"},{\"authorId\":\"145789924\",\"name\":\"G. Yang\"}],\"doi\":\"10.1109/ASAP.2016.7760779\",\"intent\":[],\"isInfluential\":false,\"paperId\":\"5472fe07f10ff1ef62ff2dd85877c1ea4b2b5157\",\"title\":\"F-CNN: An FPGA-based framework for training Convolutional Neural Networks\",\"url\":\"https://www.semanticscholar.org/paper/5472fe07f10ff1ef62ff2dd85877c1ea4b2b5157\",\"venue\":\"2016 IEEE 27th International Conference on Application-specific Systems, Architectures and Processors (ASAP)\",\"year\":2016},{\"arxivId\":null,\"authors\":[{\"authorId\":\"35423494\",\"name\":\"Zhiqiang Liu\"},{\"authorId\":\"143844357\",\"name\":\"Y. Dou\"},{\"authorId\":\"1725026\",\"name\":\"Jingfei Jiang\"},{\"authorId\":\"47599192\",\"name\":\"Q. Wang\"},{\"authorId\":\"144037335\",\"name\":\"P. Chow\"}],\"doi\":\"10.1109/FPT.2017.8280142\",\"intent\":[],\"isInfluential\":false,\"paperId\":\"975452a2cf9999997ed1b6eca253d4ea66eabfbd\",\"title\":\"An FPGA-based processor for training convolutional neural networks\",\"url\":\"https://www.semanticscholar.org/paper/975452a2cf9999997ed1b6eca253d4ea66eabfbd\",\"venue\":\"2017 International Conference on Field Programmable Technology (ICFPT)\",\"year\":2017},{\"arxivId\":null,\"authors\":[{\"authorId\":\"48873711\",\"name\":\"Q. Liu\"},{\"authorId\":\"49722038\",\"name\":\"J. Liu\"},{\"authorId\":\"34477336\",\"name\":\"Ruoyu Sang\"},{\"authorId\":\"144411714\",\"name\":\"Jiajun Li\"},{\"authorId\":\"50615925\",\"name\":\"T. Zhang\"},{\"authorId\":\"1986952\",\"name\":\"Qijun Zhang\"}],\"doi\":\"10.1109/TVLSI.2018.2820016\",\"intent\":[],\"isInfluential\":false,\"paperId\":\"b435c1f12fef5135213eb21afc0a8632eceb73d0\",\"title\":\"Fast Neural Network Training on FPGA Using Quasi-Newton Optimization Method\",\"url\":\"https://www.semanticscholar.org/paper/b435c1f12fef5135213eb21afc0a8632eceb73d0\",\"venue\":\"IEEE Transactions on Very Large Scale Integration (VLSI) Systems\",\"year\":2018},{\"arxivId\":\"1908.06724\",\"authors\":[{\"authorId\":\"1388016804\",\"name\":\"S. K. Venkataramanaiah\"},{\"authorId\":\"50032226\",\"name\":\"Y. Ma\"},{\"authorId\":\"3125014\",\"name\":\"Shihui Yin\"},{\"authorId\":\"145870092\",\"name\":\"Eriko Nurvitadhi\"},{\"authorId\":\"46530145\",\"name\":\"A. Dasu\"},{\"authorId\":\"48696416\",\"name\":\"Y. Cao\"},{\"authorId\":\"1706798\",\"name\":\"Jae-sun Seo\"}],\"doi\":\"10.1109/FPL.2019.00034\",\"intent\":[],\"isInfluential\":false,\"paperId\":\"b277541bbb619e05cc0cf98bc04ff75fd1d4fd1f\",\"title\":\"Automatic Compiler Based FPGA Accelerator for CNN Training\",\"url\":\"https://www.semanticscholar.org/paper/b277541bbb619e05cc0cf98bc04ff75fd1d4fd1f\",\"venue\":\"2019 29th International Conference on Field Programmable Logic and Applications (FPL)\",\"year\":2019},{\"arxivId\":\"1905.11550\",\"authors\":[{\"authorId\":\"3457252\",\"name\":\"Xiaocong Du\"},{\"authorId\":\"91781917\",\"name\":\"G. Charan\"},{\"authorId\":\"144703424\",\"name\":\"F. Liu\"},{\"authorId\":\"144149886\",\"name\":\"Yu Cao\"}],\"doi\":\"10.1109/ICMLA.2019.00267\",\"intent\":[],\"isInfluential\":false,\"paperId\":\"0b58873a5f22749cc15994ad5c5870ba5da1a9ab\",\"title\":\"Single-Net Continual Learning with Progressive Segmented Training\",\"url\":\"https://www.semanticscholar.org/paper/0b58873a5f22749cc15994ad5c5870ba5da1a9ab\",\"venue\":\"2019 18th IEEE International Conference On Machine Learning And Applications (ICMLA)\",\"year\":2019},{\"arxivId\":null,\"authors\":[{\"authorId\":\"2464647\",\"name\":\"Alexander Gomperts\"},{\"authorId\":\"20748819\",\"name\":\"A. Ukil\"},{\"authorId\":\"49289130\",\"name\":\"Franz Zurfluh\"}],\"doi\":\"10.1109/TII.2010.2085006\",\"intent\":[],\"isInfluential\":false,\"paperId\":\"c148c42b1c4c04e65c03df8a969b68be3da11260\",\"title\":\"Development and Implementation of Parameterized FPGA-Based General Purpose Neural Networks for Online Applications\",\"url\":\"https://www.semanticscholar.org/paper/c148c42b1c4c04e65c03df8a969b68be3da11260\",\"venue\":\"IEEE Transactions on Industrial Informatics\",\"year\":2011},{\"arxivId\":\"1905.11530\",\"authors\":[{\"authorId\":\"3457252\",\"name\":\"Xiaocong Du\"},{\"authorId\":\"48459178\",\"name\":\"Z. Li\"},{\"authorId\":\"50032226\",\"name\":\"Y. Ma\"},{\"authorId\":\"144149886\",\"name\":\"Yu Cao\"}],\"doi\":\"10.1109/JETCAS.2019.2933233\",\"intent\":[],\"isInfluential\":false,\"paperId\":\"b3f2ca7b60d432fa5f44289ecae4de843ae95b9a\",\"title\":\"Efficient Network Construction Through Structural Plasticity\",\"url\":\"https://www.semanticscholar.org/paper/b3f2ca7b60d432fa5f44289ecae4de843ae95b9a\",\"venue\":\"IEEE Journal on Emerging and Selected Topics in Circuits and Systems\",\"year\":2019},{\"arxivId\":null,\"authors\":[{\"authorId\":\"39176658\",\"name\":\"R. G. Giron\\u00e9s\"},{\"authorId\":\"1402076260\",\"name\":\"R. Colom-Palero\"},{\"authorId\":\"1403952930\",\"name\":\"Joaqu\\u00edn Cerd\\u00e1-Boluda\"},{\"authorId\":\"1403435540\",\"name\":\"A. Sebasti\\u00e0-Cort\\u00e9s\"}],\"doi\":\"10.1007/s11265-005-4961-3\",\"intent\":[],\"isInfluential\":false,\"paperId\":\"8071316266b758b27cd288dc0895f131b032233f\",\"title\":\"FPGA Implementation of a Pipelined On-Line Backpropagation\",\"url\":\"https://www.semanticscholar.org/paper/8071316266b758b27cd288dc0895f131b032233f\",\"venue\":\"J. VLSI Signal Process.\",\"year\":2005},{\"arxivId\":null,\"authors\":[{\"authorId\":\"2064160\",\"name\":\"A. Krizhevsky\"}],\"doi\":null,\"intent\":[],\"isInfluential\":false,\"paperId\":\"5d90f06bb70a0a3dced62413346235c02b1aa086\",\"title\":\"Learning Multiple Layers of Features from Tiny Images\",\"url\":\"https://www.semanticscholar.org/paper/5d90f06bb70a0a3dced62413346235c02b1aa086\",\"venue\":\"\",\"year\":2009},{\"arxivId\":\"1812.00420\",\"authors\":[{\"authorId\":\"22235380\",\"name\":\"Arslan Chaudhry\"},{\"authorId\":\"1706809\",\"name\":\"Marc'Aurelio Ranzato\"},{\"authorId\":\"34849128\",\"name\":\"Marcus Rohrbach\"},{\"authorId\":\"1712479\",\"name\":\"Mohamed Elhoseiny\"}],\"doi\":null,\"intent\":[],\"isInfluential\":false,\"paperId\":\"4a954b3e72a61968ab235076bcc242aca3a05520\",\"title\":\"Efficient Lifelong Learning with A-GEM\",\"url\":\"https://www.semanticscholar.org/paper/4a954b3e72a61968ab235076bcc242aca3a05520\",\"venue\":\"ICLR\",\"year\":2019},{\"arxivId\":\"1510.00149\",\"authors\":[{\"authorId\":\"143840277\",\"name\":\"Song Han\"},{\"authorId\":\"3123774\",\"name\":\"Huizi Mao\"},{\"authorId\":\"80724002\",\"name\":\"W. Dally\"}],\"doi\":null,\"intent\":[],\"isInfluential\":false,\"paperId\":\"642d0f49b7826adcf986616f4af77e736229990f\",\"title\":\"Deep Compression: Compressing Deep Neural Network with Pruning, Trained Quantization and Huffman Coding\",\"url\":\"https://www.semanticscholar.org/paper/642d0f49b7826adcf986616f4af77e736229990f\",\"venue\":\"ICLR\",\"year\":2016},{\"arxivId\":null,\"authors\":[{\"authorId\":\"50557257\",\"name\":\"C. Liu\"},{\"authorId\":\"2036623\",\"name\":\"Bonan Yan\"},{\"authorId\":\"3255649\",\"name\":\"Chaofei Yang\"},{\"authorId\":\"2719313\",\"name\":\"Linghao Song\"},{\"authorId\":null,\"name\":\"Zheng Li\"},{\"authorId\":\"2078980\",\"name\":\"B. Liu\"},{\"authorId\":\"5442167\",\"name\":\"Yiran Chen\"},{\"authorId\":\"40348219\",\"name\":\"Hai Li\"},{\"authorId\":\"145820480\",\"name\":\"Q. Wu\"},{\"authorId\":\"47067803\",\"name\":\"Hao Jiang\"}],\"doi\":\"10.1145/2744769.2744783\",\"intent\":[],\"isInfluential\":false,\"paperId\":\"72e25dcefac881cacd717235ef47caf2863188b5\",\"title\":\"A spiking neuromorphic design with resistive crossbar\",\"url\":\"https://www.semanticscholar.org/paper/72e25dcefac881cacd717235ef47caf2863188b5\",\"venue\":\"2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC)\",\"year\":2015},{\"arxivId\":\"1602.01528\",\"authors\":[{\"authorId\":\"143840277\",\"name\":\"Song Han\"},{\"authorId\":\"49543200\",\"name\":\"Xingyu Liu\"},{\"authorId\":\"3123774\",\"name\":\"Huizi Mao\"},{\"authorId\":\"49332659\",\"name\":\"J. Pu\"},{\"authorId\":\"9182159\",\"name\":\"A. Pedram\"},{\"authorId\":\"144764327\",\"name\":\"M. Horowitz\"},{\"authorId\":\"80724002\",\"name\":\"W. Dally\"}],\"doi\":\"10.1145/3007787.3001163\",\"intent\":[],\"isInfluential\":false,\"paperId\":\"2e2b189f668cf2c06ebc44dc9b166648256cf457\",\"title\":\"EIE: Efficient Inference Engine on Compressed Deep Neural Network\",\"url\":\"https://www.semanticscholar.org/paper/2e2b189f668cf2c06ebc44dc9b166648256cf457\",\"venue\":\"2016 ACM/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA)\",\"year\":2016},{\"arxivId\":\"1606.09282\",\"authors\":[{\"authorId\":\"49969902\",\"name\":\"Zhizhong Li\"},{\"authorId\":\"2433269\",\"name\":\"Derek Hoiem\"}],\"doi\":\"10.1109/TPAMI.2017.2773081\",\"intent\":[],\"isInfluential\":false,\"paperId\":\"8f3b80ddc0dd62e6c3369fabb1715990c29e9b9a\",\"title\":\"Learning without Forgetting\",\"url\":\"https://www.semanticscholar.org/paper/8f3b80ddc0dd62e6c3369fabb1715990c29e9b9a\",\"venue\":\"IEEE Transactions on Pattern Analysis and Machine Intelligence\",\"year\":2018},{\"arxivId\":null,\"authors\":[{\"authorId\":null,\"name\":\"Kirkpatrick et al\"},{\"authorId\":null,\"name\":\"2017 James Kirkpatrick\"},{\"authorId\":null,\"name\":\"Razvan Pascanu\"},{\"authorId\":null,\"name\":\"Neil Rabinowitz\"},{\"authorId\":null,\"name\":\"Joel Veness\"},{\"authorId\":null,\"name\":\"Guillaume Desjardins\"},{\"authorId\":null,\"name\":\"Andrei A Rusu\"},{\"authorId\":null,\"name\":\"Kieran Milan\"},{\"authorId\":null,\"name\":\"John Quan\"},{\"authorId\":null,\"name\":\"Tiago Ramalho\"},{\"authorId\":null,\"name\":\"Agnieszka Grabska-Barwinska\"}],\"doi\":null,\"intent\":[],\"isInfluential\":false,\"paperId\":\"\",\"title\":\"Overcoming catastrophic forgetting\",\"url\":\"\",\"venue\":\"\",\"year\":2017},{\"arxivId\":\"1611.07725\",\"authors\":[{\"authorId\":\"8478422\",\"name\":\"Sylvestre-Alvise Rebuffi\"},{\"authorId\":\"144629422\",\"name\":\"Alexander Kolesnikov\"},{\"authorId\":\"118258808\",\"name\":\"Georg Sperl\"},{\"authorId\":\"1787591\",\"name\":\"Christoph H. Lampert\"}],\"doi\":\"10.1109/CVPR.2017.587\",\"intent\":[],\"isInfluential\":false,\"paperId\":\"1703631a938b397ba7e858161ce16448f6046d6f\",\"title\":\"iCaRL: Incremental Classifier and Representation Learning\",\"url\":\"https://www.semanticscholar.org/paper/1703631a938b397ba7e858161ce16448f6046d6f\",\"venue\":\"2017 IEEE Conference on Computer Vision and Pattern Recognition (CVPR)\",\"year\":2017},{\"arxivId\":null,\"authors\":[{\"authorId\":\"2283568\",\"name\":\"Seungkyu Choi\"},{\"authorId\":\"2045975\",\"name\":\"Jaehyeong Sim\"},{\"authorId\":\"41184118\",\"name\":\"Myeonggu Kang\"},{\"authorId\":\"144843517\",\"name\":\"L. Kim\"}],\"doi\":\"10.1145/3218603.3218625\",\"intent\":[],\"isInfluential\":false,\"paperId\":\"0636676491fa3c775d421a180ccaaa9f858ec500\",\"title\":\"TrainWare: A Memory Optimized Weight Update Architecture for On-Device Convolutional Neural Network Training\",\"url\":\"https://www.semanticscholar.org/paper/0636676491fa3c775d421a180ccaaa9f858ec500\",\"venue\":\"ISLPED\",\"year\":2018},{\"arxivId\":null,\"authors\":[{\"authorId\":\"35493564\",\"name\":\"K. Guo\"},{\"authorId\":\"47302654\",\"name\":\"S. Liang\"},{\"authorId\":\"1909938\",\"name\":\"J. Yu\"},{\"authorId\":\"6636914\",\"name\":\"Xuefei Ning\"},{\"authorId\":\"3493074\",\"name\":\"Wenshuo Li\"},{\"authorId\":\"40125388\",\"name\":\"Y. Wang\"},{\"authorId\":\"39150998\",\"name\":\"H. Yang\"}],\"doi\":\"10.1145/3289602.3293977\",\"intent\":[],\"isInfluential\":false,\"paperId\":\"6b588589df3d73851763ad02e8f81ae42ea0be66\",\"title\":\"Compressed CNN Training with FPGA-based Accelerator\",\"url\":\"https://www.semanticscholar.org/paper/6b588589df3d73851763ad02e8f81ae42ea0be66\",\"venue\":\"FPGA\",\"year\":2019}],\"title\":\"Efficient and Modularized Training on FPGA for Real-time Applications\",\"topics\":[{\"topic\":\"Field-programmable gate array\",\"topicId\":\"1368\",\"url\":\"https://www.semanticscholar.org/topic/1368\"},{\"topic\":\"Real-time transcription\",\"topicId\":\"763488\",\"url\":\"https://www.semanticscholar.org/topic/763488\"}],\"url\":\"https://www.semanticscholar.org/paper/6423eb06df73cd6cb7192af4c544c221e7591107\",\"venue\":\"IJCAI\",\"year\":2020}\n"