// Seed: 1529253324
`define pp_1 0
module module_0 (
    input id_0
);
  always @(posedge id_0 or posedge id_0) begin
    if (1) begin
      id_1 <= id_1;
    end else id_2 = 1'b0;
    id_2 = 1'b0;
  end
  assign id_3 = 1'b0;
  logic id_4;
  logic id_5;
  always @(id_3 | 1)
    if (1) id_3 = 1;
    else id_5 = ~id_3;
  logic id_6;
endmodule
