{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646883318625 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646883318638 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 09 22:35:18 2022 " "Processing started: Wed Mar 09 22:35:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646883318638 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883318638 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de1soc -c de1soc " "Command: quartus_map --read_settings_files=on --write_settings_files=off de1soc -c de1soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883318638 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883319403 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646883319473 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646883319473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dct.sv 2 2 " "Found 2 design units, including 2 entities, in source file dct.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_dct " "Found entity 1: avalon_dct" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646883331436 ""} { "Info" "ISGN_ENTITY_NAME" "2 cos " "Found entity 2: cos" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646883331436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883331436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/processor.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646883331444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883331444 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lab4_mult.sv(85) " "Verilog HDL information at lab4_mult.sv(85): always construct contains both blocking and non-blocking assignments" {  } { { "lab4_mult.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/lab4_mult.sv" 85 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1646883331449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_mult.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab4_mult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_fp_mult " "Found entity 1: avalon_fp_mult" {  } { { "lab4_mult.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/lab4_mult.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646883331452 ""} { "Info" "ISGN_ENTITY_NAME" "2 fp_mult_lab4 " "Found entity 2: fp_mult_lab4" {  } { { "lab4_mult.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/lab4_mult.sv" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646883331452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883331452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Found entity 1: inst_mem" {  } { { "inst_mem.v" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/inst_mem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646883331459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883331459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_bus.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_bus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_bus " "Found entity 1: avalon_bus" {  } { { "data_bus.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/data_bus.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646883331467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883331467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1soc_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1soc_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de1soc_top " "Found entity 1: de1soc_top" {  } { { "de1soc_top.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/de1soc_top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646883331473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883331473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2.sv 1 1 " "Found 1 design units, including 1 entities, in source file ps2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_ps2 " "Found entity 1: avalon_ps2" {  } { { "ps2.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/ps2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646883331480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883331480 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ps2_mouse.v(139) " "Verilog HDL information at ps2_mouse.v(139): always construct contains both blocking and non-blocking assignments" {  } { { "ps2_mouse.v" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/ps2_mouse.v" 139 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1646883331486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_mouse.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_mouse.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_mouse " "Found entity 1: ps2_mouse" {  } { { "ps2_mouse.v" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/ps2_mouse.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646883331488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883331488 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fp_en lab4_mult.sv(20) " "Verilog HDL Implicit Net warning at lab4_mult.sv(20): created implicit net for \"fp_en\"" {  } { { "lab4_mult.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/lab4_mult.sv" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646883331489 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IDRA_RXD de1soc_top.sv(44) " "Verilog HDL Implicit Net warning at de1soc_top.sv(44): created implicit net for \"IDRA_RXD\"" {  } { { "de1soc_top.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/de1soc_top.sv" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646883331489 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "avalon_dct dct.sv(18) " "Verilog HDL Parameter Declaration warning at dct.sv(18): Parameter Declaration in module \"avalon_dct\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1646883331489 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "avalon_dct dct.sv(31) " "Verilog HDL Parameter Declaration warning at dct.sv(31): Parameter Declaration in module \"avalon_dct\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 31 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1646883331489 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ps2_mouse ps2_mouse.v(64) " "Verilog HDL Parameter Declaration warning at ps2_mouse.v(64): Parameter Declaration in module \"ps2_mouse\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ps2_mouse.v" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/ps2_mouse.v" 64 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1646883331502 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ps2_mouse ps2_mouse.v(65) " "Verilog HDL Parameter Declaration warning at ps2_mouse.v(65): Parameter Declaration in module \"ps2_mouse\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ps2_mouse.v" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/ps2_mouse.v" 65 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1646883331502 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ps2_mouse ps2_mouse.v(66) " "Verilog HDL Parameter Declaration warning at ps2_mouse.v(66): Parameter Declaration in module \"ps2_mouse\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ps2_mouse.v" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/ps2_mouse.v" 66 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1646883331502 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ps2_mouse ps2_mouse.v(88) " "Verilog HDL Parameter Declaration warning at ps2_mouse.v(88): Parameter Declaration in module \"ps2_mouse\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ps2_mouse.v" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/ps2_mouse.v" 88 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1646883331503 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ps2_mouse ps2_mouse.v(117) " "Verilog HDL Parameter Declaration warning at ps2_mouse.v(117): Parameter Declaration in module \"ps2_mouse\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ps2_mouse.v" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/ps2_mouse.v" 117 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1646883331503 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de1soc_top " "Elaborating entity \"de1soc_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646883331586 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IDRA_RXD 0 de1soc_top.sv(44) " "Net \"IDRA_RXD\" at de1soc_top.sv(44) has no driver or initial value, using a default initial value '0'" {  } { { "de1soc_top.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/de1soc_top.sv" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646883331588 "|de1soc_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem inst_mem:InstrMem " "Elaborating entity \"inst_mem\" for hierarchy \"inst_mem:InstrMem\"" {  } { { "de1soc_top.sv" "InstrMem" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/de1soc_top.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646883331590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram inst_mem:InstrMem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"inst_mem:InstrMem\|altsyncram:altsyncram_component\"" {  } { { "inst_mem.v" "altsyncram_component" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/inst_mem.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646883331689 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "inst_mem:InstrMem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"inst_mem:InstrMem\|altsyncram:altsyncram_component\"" {  } { { "inst_mem.v" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/inst_mem.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646883331691 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "inst_mem:InstrMem\|altsyncram:altsyncram_component " "Instantiated megafunction \"inst_mem:InstrMem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646883331691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646883331691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file inst_mem.mif " "Parameter \"init_file\" = \"inst_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646883331691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646883331691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646883331691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646883331691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646883331691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646883331691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646883331691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646883331691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646883331691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646883331691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646883331691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646883331691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646883331691 ""}  } { { "inst_mem.v" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/inst_mem.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646883331691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1po1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1po1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1po1 " "Found entity 1: altsyncram_1po1" {  } { { "db/altsyncram_1po1.tdf" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/db/altsyncram_1po1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646883331767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883331767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1po1 inst_mem:InstrMem\|altsyncram:altsyncram_component\|altsyncram_1po1:auto_generated " "Elaborating entity \"altsyncram_1po1\" for hierarchy \"inst_mem:InstrMem\|altsyncram:altsyncram_component\|altsyncram_1po1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646883331769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_bus avalon_bus:data_bus " "Elaborating entity \"avalon_bus\" for hierarchy \"avalon_bus:data_bus\"" {  } { { "de1soc_top.sv" "data_bus" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/de1soc_top.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646883331786 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 data_bus.sv(64) " "Verilog HDL assignment warning at data_bus.sv(64): truncated value with size 8 to match size of target (7)" {  } { { "data_bus.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/data_bus.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646883331789 "|de1soc_top|avalon_bus:data_bus"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "data_bus.sv(73) " "Verilog HDL warning at data_bus.sv(73): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "data_bus.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/data_bus.sv" 73 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1646883331789 "|de1soc_top|avalon_bus:data_bus"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_ps2 avalon_bus:data_bus\|avalon_ps2:ps2_cont " "Elaborating entity \"avalon_ps2\" for hierarchy \"avalon_bus:data_bus\|avalon_ps2:ps2_cont\"" {  } { { "data_bus.sv" "ps2_cont" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/data_bus.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646883331815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_mouse avalon_bus:data_bus\|avalon_ps2:ps2_cont\|ps2_mouse:U1 " "Elaborating entity \"ps2_mouse\" for hierarchy \"avalon_bus:data_bus\|avalon_ps2:ps2_cont\|ps2_mouse:U1\"" {  } { { "ps2.sv" "U1" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/ps2.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646883331819 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ps2_mouse.v(126) " "Verilog HDL assignment warning at ps2_mouse.v(126): truncated value with size 32 to match size of target (9)" {  } { { "ps2_mouse.v" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/ps2_mouse.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646883331822 "|de1soc_top|avalon_bus:data_bus|avalon_ps2:ps2_cont|ps2_mouse:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ps2_mouse.v(198) " "Verilog HDL assignment warning at ps2_mouse.v(198): truncated value with size 32 to match size of target (8)" {  } { { "ps2_mouse.v" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/ps2_mouse.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646883331822 "|de1soc_top|avalon_bus:data_bus|avalon_ps2:ps2_cont|ps2_mouse:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2_mouse.v(205) " "Verilog HDL assignment warning at ps2_mouse.v(205): truncated value with size 32 to match size of target (1)" {  } { { "ps2_mouse.v" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/ps2_mouse.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646883331822 "|de1soc_top|avalon_bus:data_bus|avalon_ps2:ps2_cont|ps2_mouse:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ps2_mouse.v(211) " "Verilog HDL assignment warning at ps2_mouse.v(211): truncated value with size 32 to match size of target (6)" {  } { { "ps2_mouse.v" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/ps2_mouse.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646883331822 "|de1soc_top|avalon_bus:data_bus|avalon_ps2:ps2_cont|ps2_mouse:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ps2_mouse.v(239) " "Verilog HDL assignment warning at ps2_mouse.v(239): truncated value with size 32 to match size of target (10)" {  } { { "ps2_mouse.v" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/ps2_mouse.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646883331822 "|de1soc_top|avalon_bus:data_bus|avalon_ps2:ps2_cont|ps2_mouse:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ps2_mouse.v(247) " "Verilog HDL assignment warning at ps2_mouse.v(247): truncated value with size 32 to match size of target (10)" {  } { { "ps2_mouse.v" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/ps2_mouse.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646883331822 "|de1soc_top|avalon_bus:data_bus|avalon_ps2:ps2_cont|ps2_mouse:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ps2_mouse.v(256) " "Verilog HDL assignment warning at ps2_mouse.v(256): truncated value with size 32 to match size of target (10)" {  } { { "ps2_mouse.v" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/ps2_mouse.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646883331822 "|de1soc_top|avalon_bus:data_bus|avalon_ps2:ps2_cont|ps2_mouse:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ps2_mouse.v(264) " "Verilog HDL assignment warning at ps2_mouse.v(264): truncated value with size 32 to match size of target (10)" {  } { { "ps2_mouse.v" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/ps2_mouse.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646883331822 "|de1soc_top|avalon_bus:data_bus|avalon_ps2:ps2_cont|ps2_mouse:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ps2_mouse.v(278) " "Verilog HDL assignment warning at ps2_mouse.v(278): truncated value with size 32 to match size of target (4)" {  } { { "ps2_mouse.v" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/ps2_mouse.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646883331823 "|de1soc_top|avalon_bus:data_bus|avalon_ps2:ps2_cont|ps2_mouse:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ps2_mouse.v(294) " "Verilog HDL assignment warning at ps2_mouse.v(294): truncated value with size 32 to match size of target (4)" {  } { { "ps2_mouse.v" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/ps2_mouse.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646883331823 "|de1soc_top|avalon_bus:data_bus|avalon_ps2:ps2_cont|ps2_mouse:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_fp_mult avalon_bus:data_bus\|avalon_fp_mult:fp_mult " "Elaborating entity \"avalon_fp_mult\" for hierarchy \"avalon_bus:data_bus\|avalon_fp_mult:fp_mult\"" {  } { { "data_bus.sv" "fp_mult" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/data_bus.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646883331825 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lab4_mult.sv(51) " "Verilog HDL Case Statement warning at lab4_mult.sv(51): incomplete case statement has no default case item" {  } { { "lab4_mult.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/lab4_mult.sv" 51 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1646883331828 "|de1soc_top|avalon_bus:data_bus|avalon_fp_mult:fp_mult"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab4_mult.sv(96) " "Verilog HDL assignment warning at lab4_mult.sv(96): truncated value with size 32 to match size of target (4)" {  } { { "lab4_mult.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/lab4_mult.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646883331828 "|de1soc_top|avalon_bus:data_bus|avalon_fp_mult:fp_mult"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab4_mult.sv(105) " "Verilog HDL assignment warning at lab4_mult.sv(105): truncated value with size 32 to match size of target (4)" {  } { { "lab4_mult.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/lab4_mult.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646883331828 "|de1soc_top|avalon_bus:data_bus|avalon_fp_mult:fp_mult"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lab4_mult.sv(122) " "Verilog HDL Case Statement warning at lab4_mult.sv(122): incomplete case statement has no default case item" {  } { { "lab4_mult.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/lab4_mult.sv" 122 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1646883331828 "|de1soc_top|avalon_bus:data_bus|avalon_fp_mult:fp_mult"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_mult_lab4 avalon_bus:data_bus\|avalon_fp_mult:fp_mult\|fp_mult_lab4:fpm " "Elaborating entity \"fp_mult_lab4\" for hierarchy \"avalon_bus:data_bus\|avalon_fp_mult:fp_mult\|fp_mult_lab4:fpm\"" {  } { { "lab4_mult.sv" "fpm" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/lab4_mult.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646883331830 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lab4_mult.sv(207) " "Verilog HDL assignment warning at lab4_mult.sv(207): truncated value with size 32 to match size of target (8)" {  } { { "lab4_mult.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/lab4_mult.sv" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646883331831 "|de1soc_top|avalon_bus:data_bus|avalon_fp_mult:fp_mult|fp_mult_lab4:fpm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lab4_mult.sv(218) " "Verilog HDL assignment warning at lab4_mult.sv(218): truncated value with size 32 to match size of target (8)" {  } { { "lab4_mult.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/lab4_mult.sv" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646883331832 "|de1soc_top|avalon_bus:data_bus|avalon_fp_mult:fp_mult|fp_mult_lab4:fpm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lab4_mult.sv(248) " "Verilog HDL assignment warning at lab4_mult.sv(248): truncated value with size 32 to match size of target (8)" {  } { { "lab4_mult.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/lab4_mult.sv" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646883331832 "|de1soc_top|avalon_bus:data_bus|avalon_fp_mult:fp_mult|fp_mult_lab4:fpm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_dct avalon_bus:data_bus\|avalon_dct:dct " "Elaborating entity \"avalon_dct\" for hierarchy \"avalon_bus:data_bus\|avalon_dct:dct\"" {  } { { "data_bus.sv" "dct" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/data_bus.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646883331834 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "N dct.sv(22) " "Verilog HDL or VHDL warning at dct.sv(22): object \"N\" assigned a value but never read" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646883331844 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Error" "EVRFX_VERI_UNSUPPORTED_MIXED_EDGE_EVENT_EXPRESSION" "dct.sv(64) " "Verilog HDL Event Control error at dct.sv(64): mixed single- and double-edge expressions are not supported" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10122 "Verilog HDL Event Control error at %1!s!: mixed single- and double-edge expressions are not supported" 0 0 "Analysis & Synthesis" 0 -1 1646883332951 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "write dct.sv(72) " "Verilog HDL Always Construct warning at dct.sv(72): variable \"write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646883332951 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address dct.sv(72) " "Verilog HDL Always Construct warning at dct.sv(72): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646883332951 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "writedata dct.sv(73) " "Verilog HDL Always Construct warning at dct.sv(73): variable \"writedata\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646883332952 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "write dct.sv(76) " "Verilog HDL Always Construct warning at dct.sv(76): variable \"write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646883332952 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address dct.sv(76) " "Verilog HDL Always Construct warning at dct.sv(76): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646883332952 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "writedata dct.sv(77) " "Verilog HDL Always Construct warning at dct.sv(77): variable \"writedata\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646883332952 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "write dct.sv(83) " "Verilog HDL Always Construct warning at dct.sv(83): variable \"write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646883332952 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address dct.sv(83) " "Verilog HDL Always Construct warning at dct.sv(83): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646883332952 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_ready dct.sv(83) " "Verilog HDL Always Construct warning at dct.sv(83): variable \"data_ready\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646883332952 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "writedata dct.sv(85) " "Verilog HDL Always Construct warning at dct.sv(85): variable \"writedata\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646883332953 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "K dct.sv(85) " "Verilog HDL Always Construct warning at dct.sv(85): variable \"K\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646883332953 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "K dct.sv(86) " "Verilog HDL Always Construct warning at dct.sv(86): variable \"K\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646883332957 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "K dct.sv(88) " "Verilog HDL Always Construct warning at dct.sv(88): variable \"K\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646883332957 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "size dct.sv(88) " "Verilog HDL Always Construct warning at dct.sv(88): variable \"size\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646883332957 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_ready dct.sv(93) " "Verilog HDL Always Construct warning at dct.sv(93): variable \"data_ready\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646883332957 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "K dct.sv(93) " "Verilog HDL Always Construct warning at dct.sv(93): variable \"K\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646883332958 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "size dct.sv(93) " "Verilog HDL Always Construct warning at dct.sv(93): variable \"size\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646883332958 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dct_term dct.sv(95) " "Verilog HDL Always Construct warning at dct.sv(95): variable \"dct_term\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646883332958 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 dct.sv(95) " "Verilog HDL assignment warning at dct.sv(95): truncated value with size 32 to match size of target (16)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646883332958 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "K dct.sv(95) " "Verilog HDL Always Construct warning at dct.sv(95): variable \"K\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646883332958 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "K dct.sv(96) " "Verilog HDL Always Construct warning at dct.sv(96): variable \"K\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646883332958 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "K dct.sv(97) " "Verilog HDL Always Construct warning at dct.sv(97): variable \"K\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646883332958 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "size dct.sv(64) " "Verilog HDL Always Construct warning at dct.sv(64): inferring latch(es) for variable \"size\", which holds its previous value in one or more paths through the always construct" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1646883332973 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "K dct.sv(64) " "Verilog HDL Always Construct warning at dct.sv(64): inferring latch(es) for variable \"K\", which holds its previous value in one or more paths through the always construct" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1646883332973 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_ready dct.sv(64) " "Verilog HDL Always Construct warning at dct.sv(64): inferring latch(es) for variable \"data_ready\", which holds its previous value in one or more paths through the always construct" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1646883332974 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result_valid dct.sv(64) " "Verilog HDL Always Construct warning at dct.sv(64): inferring latch(es) for variable \"result_valid\", which holds its previous value in one or more paths through the always construct" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1646883332974 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M dct.sv(64) " "Verilog HDL Always Construct warning at dct.sv(64): inferring latch(es) for variable \"M\", which holds its previous value in one or more paths through the always construct" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1646883332974 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[127\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[127\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333492 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[127\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[127\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333492 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[127\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[127\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333492 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[127\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[127\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333493 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[127\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[127\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333493 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[127\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[127\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333493 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[127\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[127\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333493 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[127\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[127\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333493 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[127\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[127\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333493 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[127\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[127\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333493 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[127\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[127\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333493 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[127\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[127\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333493 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[127\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[127\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333493 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[127\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[127\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333494 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[127\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[127\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333494 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[127\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[127\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333494 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[126\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[126\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333494 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[126\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[126\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333494 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[126\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[126\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333494 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[126\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[126\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333494 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[126\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[126\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333494 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[126\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[126\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333494 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[126\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[126\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333495 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[126\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[126\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333495 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[126\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[126\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333495 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[126\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[126\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333495 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[126\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[126\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333495 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[126\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[126\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333495 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[126\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[126\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333495 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[126\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[126\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333495 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[126\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[126\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333495 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[126\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[126\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333495 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[125\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[125\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333495 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[125\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[125\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333495 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[125\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[125\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333496 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[125\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[125\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333496 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[125\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[125\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333496 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[125\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[125\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333496 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[125\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[125\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333496 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[125\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[125\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333496 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[125\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[125\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333496 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[125\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[125\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333496 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[125\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[125\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333496 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[125\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[125\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333496 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[125\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[125\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333496 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[125\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[125\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333496 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[125\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[125\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333497 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[125\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[125\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333497 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[124\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[124\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333497 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[124\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[124\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333497 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[124\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[124\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333497 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[124\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[124\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333497 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[124\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[124\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333497 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[124\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[124\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333497 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[124\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[124\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333497 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[124\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[124\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333497 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[124\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[124\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333497 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[124\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[124\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333497 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[124\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[124\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333497 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[124\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[124\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333498 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[124\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[124\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333498 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[124\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[124\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333498 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[124\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[124\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333498 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[124\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[124\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333498 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[123\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[123\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333498 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[123\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[123\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333498 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[123\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[123\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333498 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[123\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[123\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333498 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[123\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[123\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333498 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[123\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[123\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333498 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[123\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[123\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333498 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[123\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[123\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333499 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[123\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[123\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333499 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[123\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[123\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333499 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[123\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[123\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333499 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[123\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[123\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333499 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[123\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[123\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333499 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[123\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[123\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333499 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[123\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[123\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333499 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[123\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[123\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333499 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[122\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[122\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333499 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[122\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[122\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333499 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[122\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[122\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333499 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[122\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[122\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333499 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[122\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[122\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333500 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[122\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[122\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333500 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[122\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[122\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333500 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[122\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[122\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333500 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[122\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[122\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333500 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[122\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[122\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333500 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[122\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[122\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333500 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[122\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[122\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333500 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[122\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[122\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333500 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[122\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[122\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333500 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[122\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[122\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333500 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[122\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[122\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333500 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[121\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[121\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333501 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[121\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[121\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333501 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[121\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[121\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333501 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[121\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[121\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333501 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[121\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[121\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333501 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[121\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[121\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333501 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[121\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[121\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333501 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[121\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[121\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333501 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[121\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[121\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333501 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[121\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[121\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333501 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[121\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[121\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333501 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[121\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[121\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333501 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[121\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[121\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333501 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[121\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[121\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333502 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[121\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[121\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333502 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[121\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[121\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333502 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[120\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[120\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333502 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[120\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[120\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333502 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[120\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[120\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333502 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[120\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[120\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333502 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[120\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[120\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333502 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[120\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[120\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333502 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[120\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[120\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333502 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[120\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[120\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333502 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[120\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[120\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333502 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[120\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[120\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333503 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[120\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[120\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333503 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[120\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[120\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333503 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[120\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[120\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333503 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[120\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[120\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333503 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[120\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[120\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333503 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[120\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[120\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333503 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[119\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[119\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333503 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[119\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[119\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333503 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[119\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[119\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333503 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[119\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[119\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333503 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[119\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[119\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333503 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[119\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[119\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333503 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[119\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[119\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333504 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[119\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[119\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333504 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[119\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[119\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333504 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[119\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[119\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333504 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[119\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[119\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333504 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[119\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[119\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333504 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[119\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[119\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333504 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[119\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[119\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333504 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[119\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[119\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333504 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[119\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[119\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333504 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[118\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[118\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333504 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[118\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[118\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333505 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[118\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[118\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333505 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[118\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[118\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333505 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[118\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[118\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333505 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[118\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[118\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333505 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[118\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[118\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333505 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[118\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[118\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333505 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[118\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[118\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333505 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[118\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[118\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333505 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[118\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[118\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333505 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[118\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[118\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333505 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[118\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[118\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333505 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[118\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[118\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333506 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[118\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[118\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333506 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[118\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[118\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333506 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[117\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[117\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333506 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[117\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[117\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333506 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[117\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[117\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333506 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[117\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[117\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333506 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[117\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[117\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333506 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[117\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[117\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333506 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[117\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[117\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333506 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[117\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[117\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333506 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[117\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[117\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333506 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[117\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[117\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333506 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[117\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[117\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333507 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[117\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[117\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333507 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[117\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[117\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333507 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[117\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[117\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333507 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[117\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[117\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333507 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[117\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[117\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333507 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[116\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[116\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333508 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[116\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[116\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333508 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[116\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[116\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333508 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[116\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[116\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333508 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[116\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[116\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333508 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[116\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[116\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333508 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[116\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[116\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333508 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[116\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[116\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333508 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[116\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[116\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333508 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[116\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[116\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333508 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[116\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[116\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333509 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[116\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[116\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333509 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[116\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[116\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333509 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[116\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[116\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333509 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[116\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[116\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333509 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[116\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[116\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333509 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[115\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[115\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333509 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[115\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[115\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333509 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[115\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[115\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333509 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[115\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[115\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333509 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[115\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[115\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333509 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[115\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[115\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333509 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[115\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[115\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333510 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[115\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[115\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333510 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[115\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[115\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333510 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[115\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[115\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333510 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[115\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[115\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333510 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[115\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[115\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333510 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[115\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[115\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333510 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[115\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[115\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333510 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[115\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[115\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333510 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[115\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[115\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333510 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[114\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[114\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333510 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[114\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[114\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333511 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[114\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[114\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333511 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[114\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[114\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333511 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[114\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[114\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333511 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[114\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[114\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333511 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[114\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[114\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333511 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[114\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[114\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333511 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[114\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[114\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333511 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[114\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[114\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333511 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[114\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[114\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333511 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[114\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[114\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333511 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[114\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[114\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333511 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[114\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[114\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333512 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[114\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[114\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333512 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[114\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[114\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333512 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[113\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[113\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333512 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[113\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[113\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333512 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[113\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[113\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333512 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[113\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[113\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333512 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[113\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[113\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333512 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[113\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[113\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333512 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[113\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[113\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333512 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[113\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[113\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333512 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[113\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[113\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333513 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[113\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[113\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333513 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[113\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[113\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333513 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[113\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[113\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333513 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[113\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[113\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333513 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[113\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[113\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333513 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[113\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[113\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333513 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[113\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[113\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333513 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[112\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[112\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333513 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[112\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[112\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333513 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[112\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[112\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333513 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[112\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[112\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333513 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[112\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[112\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333514 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[112\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[112\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333514 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[112\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[112\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333514 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[112\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[112\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333514 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[112\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[112\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333514 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[112\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[112\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333514 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[112\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[112\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333514 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[112\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[112\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333514 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[112\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[112\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333514 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[112\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[112\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333514 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[112\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[112\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333514 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[112\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[112\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333514 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[111\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[111\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333515 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[111\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[111\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333515 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[111\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[111\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333515 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[111\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[111\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333515 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[111\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[111\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333515 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[111\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[111\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333515 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[111\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[111\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333515 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[111\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[111\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333515 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[111\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[111\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333515 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[111\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[111\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333515 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[111\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[111\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333515 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[111\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[111\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333515 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[111\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[111\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333516 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[111\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[111\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333516 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[111\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[111\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333516 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[111\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[111\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333516 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[110\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[110\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333516 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[110\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[110\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333516 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[110\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[110\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333516 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[110\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[110\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333516 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[110\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[110\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333516 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[110\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[110\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333516 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[110\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[110\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333516 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[110\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[110\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333517 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[110\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[110\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333517 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[110\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[110\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333517 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[110\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[110\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333517 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[110\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[110\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333517 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[110\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[110\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333517 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[110\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[110\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333517 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[110\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[110\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333517 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[110\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[110\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333517 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[109\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[109\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333517 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[109\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[109\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333517 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[109\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[109\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333518 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[109\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[109\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333518 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[109\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[109\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333518 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[109\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[109\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333518 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[109\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[109\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333518 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[109\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[109\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333518 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[109\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[109\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333518 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[109\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[109\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333518 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[109\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[109\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333518 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[109\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[109\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333518 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[109\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[109\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333518 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[109\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[109\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333518 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[109\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[109\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333519 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[109\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[109\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333519 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[108\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[108\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333519 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[108\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[108\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333519 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[108\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[108\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333519 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[108\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[108\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333519 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[108\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[108\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333519 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[108\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[108\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333519 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[108\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[108\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333519 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[108\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[108\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333519 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[108\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[108\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333520 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[108\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[108\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333520 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[108\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[108\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333520 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[108\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[108\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333520 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[108\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[108\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333520 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[108\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[108\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333520 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[108\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[108\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333520 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[108\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[108\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333520 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[107\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[107\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333520 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[107\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[107\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333520 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[107\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[107\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333520 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[107\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[107\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333520 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[107\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[107\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333521 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[107\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[107\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333521 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[107\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[107\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333521 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[107\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[107\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333521 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[107\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[107\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333521 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[107\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[107\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333521 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[107\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[107\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333521 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[107\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[107\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333521 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[107\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[107\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333521 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[107\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[107\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333521 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[107\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[107\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333521 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[107\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[107\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333521 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[106\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[106\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333522 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[106\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[106\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333522 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[106\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[106\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333522 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[106\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[106\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333522 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[106\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[106\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333522 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[106\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[106\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333522 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[106\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[106\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333522 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[106\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[106\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333522 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[106\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[106\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333522 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[106\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[106\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333522 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[106\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[106\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333522 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[106\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[106\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333522 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[106\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[106\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333523 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[106\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[106\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333523 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[106\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[106\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333523 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[106\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[106\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333523 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[105\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[105\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333524 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[105\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[105\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333524 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[105\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[105\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333524 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[105\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[105\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333524 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[105\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[105\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333524 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[105\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[105\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333524 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[105\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[105\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333524 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[105\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[105\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333524 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[105\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[105\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333524 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[105\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[105\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333524 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[105\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[105\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333524 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[105\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[105\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333525 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[105\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[105\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333525 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[105\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[105\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333525 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[105\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[105\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333525 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[105\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[105\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333525 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[104\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[104\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333525 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[104\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[104\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333525 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[104\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[104\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333525 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[104\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[104\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333525 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[104\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[104\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333525 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[104\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[104\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333525 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[104\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[104\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333526 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[104\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[104\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333526 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[104\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[104\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333526 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[104\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[104\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333526 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[104\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[104\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333526 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[104\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[104\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333526 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[104\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[104\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333526 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[104\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[104\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333526 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[104\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[104\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333526 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[104\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[104\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333526 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[103\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[103\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333526 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[103\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[103\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333527 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[103\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[103\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333527 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[103\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[103\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333527 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[103\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[103\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333527 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[103\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[103\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333527 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[103\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[103\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333527 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[103\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[103\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333527 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[103\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[103\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333527 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[103\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[103\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333527 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[103\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[103\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333527 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[103\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[103\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333527 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[103\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[103\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333527 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[103\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[103\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333528 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[103\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[103\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333528 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[103\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[103\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333528 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[102\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[102\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333528 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[102\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[102\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333528 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[102\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[102\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333528 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[102\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[102\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333528 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[102\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[102\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333528 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[102\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[102\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333528 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[102\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[102\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333528 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[102\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[102\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333528 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[102\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[102\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333528 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[102\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[102\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333529 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[102\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[102\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333529 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[102\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[102\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333529 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[102\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[102\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333529 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[102\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[102\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333529 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[102\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[102\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333529 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[102\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[102\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333529 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[101\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[101\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333529 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[101\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[101\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333529 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[101\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[101\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333529 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[101\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[101\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333529 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[101\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[101\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333530 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[101\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[101\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333530 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[101\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[101\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333530 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[101\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[101\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333530 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[101\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[101\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333530 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[101\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[101\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333530 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[101\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[101\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333530 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[101\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[101\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333530 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[101\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[101\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333530 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[101\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[101\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333530 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[101\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[101\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333530 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[101\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[101\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333530 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[100\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[100\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333531 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[100\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[100\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333531 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[100\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[100\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333531 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[100\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[100\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333531 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[100\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[100\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333531 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[100\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[100\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333531 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[100\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[100\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333531 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[100\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[100\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333531 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[100\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[100\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333531 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[100\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[100\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333531 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[100\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[100\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333531 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[100\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[100\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333532 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[100\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[100\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333532 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[100\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[100\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333532 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[100\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[100\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333532 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[100\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[100\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333532 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[99\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[99\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333532 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[99\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[99\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333532 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[99\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[99\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333532 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[99\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[99\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333532 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[99\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[99\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333532 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[99\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[99\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333532 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[99\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[99\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333532 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[99\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[99\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333533 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[99\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[99\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333533 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[99\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[99\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333533 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[99\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[99\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333533 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[99\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[99\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333533 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[99\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[99\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333533 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[99\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[99\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333533 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[99\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[99\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333533 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[99\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[99\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333533 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[98\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[98\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333533 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[98\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[98\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333533 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[98\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[98\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333534 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[98\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[98\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333534 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[98\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[98\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333534 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[98\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[98\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333534 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[98\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[98\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333534 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[98\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[98\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333534 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[98\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[98\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333534 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[98\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[98\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333534 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[98\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[98\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333534 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[98\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[98\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333534 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[98\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[98\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333534 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[98\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[98\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333534 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[98\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[98\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333535 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[98\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[98\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333535 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[97\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[97\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333535 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[97\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[97\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333535 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[97\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[97\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333535 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[97\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[97\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333535 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[97\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[97\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333535 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[97\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[97\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333535 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[97\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[97\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333535 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[97\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[97\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333535 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[97\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[97\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333535 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[97\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[97\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333536 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[97\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[97\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333536 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[97\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[97\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333536 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[97\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[97\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333536 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[97\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[97\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333536 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[97\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[97\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333536 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[97\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[97\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333536 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[96\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[96\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333536 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[96\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[96\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333536 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[96\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[96\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333536 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[96\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[96\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333536 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[96\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[96\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333536 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[96\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[96\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333537 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[96\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[96\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333537 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[96\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[96\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333537 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[96\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[96\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333537 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[96\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[96\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333537 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[96\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[96\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333537 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[96\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[96\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333537 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[96\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[96\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333537 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[96\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[96\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333537 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[96\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[96\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333537 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[96\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[96\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333538 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[95\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[95\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333538 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[95\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[95\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333538 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[95\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[95\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333538 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[95\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[95\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333538 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[95\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[95\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333539 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[95\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[95\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333539 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[95\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[95\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333539 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[95\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[95\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333539 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[95\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[95\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333539 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[95\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[95\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333539 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[95\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[95\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333539 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[95\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[95\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333539 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[95\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[95\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333539 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[95\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[95\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333539 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[95\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[95\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333540 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[95\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[95\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333540 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[94\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[94\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333540 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[94\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[94\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333540 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[94\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[94\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333540 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[94\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[94\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333540 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[94\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[94\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333540 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[94\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[94\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333540 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[94\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[94\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333540 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[94\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[94\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333540 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[94\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[94\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333540 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[94\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[94\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333541 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[94\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[94\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333541 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[94\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[94\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333541 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[94\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[94\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333541 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[94\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[94\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333541 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[94\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[94\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333541 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[94\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[94\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333541 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[93\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[93\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333541 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[93\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[93\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333541 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[93\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[93\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333541 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[93\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[93\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333541 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[93\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[93\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333542 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[93\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[93\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333542 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[93\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[93\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333542 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[93\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[93\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333542 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[93\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[93\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333542 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[93\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[93\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333542 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[93\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[93\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333542 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[93\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[93\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333542 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[93\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[93\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333542 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[93\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[93\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333542 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[93\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[93\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333542 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[93\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[93\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333543 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[92\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[92\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333543 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[92\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[92\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333543 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[92\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[92\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333543 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[92\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[92\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333543 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[92\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[92\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333543 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[92\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[92\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333543 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[92\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[92\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333543 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[92\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[92\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333543 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[92\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[92\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333543 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[92\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[92\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333543 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[92\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[92\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333543 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[92\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[92\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333544 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[92\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[92\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333544 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[92\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[92\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333544 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[92\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[92\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333544 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[92\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[92\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333544 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[91\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[91\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333544 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[91\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[91\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333544 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[91\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[91\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333544 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[91\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[91\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333544 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[91\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[91\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333544 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[91\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[91\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333544 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[91\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[91\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333545 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[91\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[91\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333545 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[91\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[91\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333545 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[91\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[91\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333545 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[91\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[91\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333545 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[91\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[91\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333545 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[91\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[91\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333545 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[91\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[91\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333545 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[91\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[91\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333545 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[91\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[91\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333545 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[90\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[90\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333545 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[90\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[90\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333546 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[90\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[90\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333546 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[90\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[90\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333546 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[90\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[90\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333546 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[90\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[90\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333546 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[90\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[90\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333546 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[90\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[90\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333546 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[90\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[90\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333546 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[90\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[90\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333546 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[90\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[90\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333546 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[90\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[90\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333546 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[90\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[90\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333547 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[90\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[90\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333547 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[90\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[90\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333547 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[90\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[90\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333547 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[89\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[89\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333547 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[89\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[89\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333547 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[89\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[89\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333547 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[89\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[89\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333547 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[89\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[89\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333547 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[89\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[89\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333547 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[89\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[89\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333547 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[89\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[89\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333548 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[89\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[89\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333548 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[89\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[89\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333548 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[89\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[89\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333548 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[89\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[89\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333548 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[89\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[89\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333548 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[89\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[89\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333548 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[89\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[89\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333548 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[89\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[89\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333548 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[88\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[88\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333548 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[88\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[88\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333549 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[88\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[88\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333549 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[88\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[88\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333549 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[88\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[88\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333549 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[88\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[88\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333549 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[88\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[88\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333549 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[88\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[88\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333549 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[88\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[88\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333549 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[88\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[88\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333549 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[88\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[88\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333549 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[88\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[88\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333549 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[88\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[88\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333550 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[88\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[88\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333550 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[88\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[88\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333550 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[88\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[88\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333550 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[87\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[87\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333550 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[87\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[87\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333550 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[87\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[87\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333550 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[87\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[87\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333550 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[87\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[87\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333550 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[87\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[87\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333550 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[87\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[87\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333550 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[87\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[87\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333551 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[87\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[87\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333551 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[87\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[87\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333551 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[87\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[87\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333551 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[87\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[87\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333551 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[87\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[87\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333551 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[87\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[87\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333551 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[87\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[87\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333551 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[87\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[87\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333551 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[86\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[86\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333551 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[86\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[86\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333551 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[86\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[86\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333551 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[86\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[86\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333552 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[86\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[86\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333552 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[86\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[86\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333552 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[86\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[86\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333552 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[86\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[86\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333552 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[86\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[86\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333552 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[86\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[86\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333552 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[86\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[86\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333552 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[86\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[86\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333552 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[86\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[86\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333552 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[86\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[86\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333553 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[86\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[86\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333553 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[86\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[86\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333553 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[85\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[85\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333553 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[85\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[85\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333553 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[85\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[85\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333554 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[85\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[85\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333554 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[85\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[85\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333554 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[85\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[85\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333554 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[85\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[85\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333554 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[85\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[85\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333554 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[85\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[85\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333554 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[85\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[85\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333555 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[85\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[85\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333555 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[85\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[85\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333555 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[85\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[85\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333555 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[85\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[85\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333555 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[85\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[85\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333555 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[85\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[85\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333555 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[84\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[84\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333555 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[84\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[84\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333555 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[84\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[84\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333555 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[84\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[84\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333556 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[84\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[84\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333556 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[84\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[84\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333556 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[84\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[84\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333556 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[84\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[84\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333556 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[84\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[84\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333556 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[84\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[84\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333556 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[84\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[84\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333556 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[84\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[84\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333556 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[84\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[84\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333556 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[84\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[84\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333556 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[84\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[84\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333557 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[84\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[84\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333557 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[83\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[83\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333557 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[83\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[83\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333557 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[83\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[83\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333557 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[83\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[83\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333557 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[83\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[83\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333557 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[83\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[83\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333557 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[83\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[83\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333557 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[83\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[83\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333558 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[83\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[83\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333558 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[83\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[83\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333558 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[83\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[83\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333558 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[83\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[83\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333558 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[83\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[83\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333558 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[83\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[83\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333558 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[83\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[83\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333558 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[83\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[83\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333558 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[82\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[82\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333558 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[82\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[82\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333559 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[82\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[82\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333559 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[82\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[82\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333559 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[82\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[82\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333559 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[82\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[82\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333559 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[82\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[82\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333559 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[82\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[82\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333559 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[82\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[82\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333559 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[82\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[82\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333559 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[82\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[82\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333559 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[82\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[82\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333560 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[82\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[82\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333560 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[82\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[82\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333560 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[82\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[82\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333560 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[82\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[82\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333560 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[81\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[81\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333560 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[81\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[81\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333560 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[81\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[81\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333560 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[81\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[81\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333560 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[81\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[81\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333560 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[81\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[81\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333561 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[81\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[81\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333561 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[81\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[81\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333561 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[81\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[81\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333561 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[81\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[81\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333561 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[81\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[81\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333561 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[81\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[81\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333561 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[81\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[81\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333561 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[81\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[81\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333561 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[81\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[81\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333561 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[81\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[81\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333562 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[80\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[80\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333562 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[80\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[80\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333562 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[80\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[80\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333562 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[80\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[80\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333562 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[80\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[80\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333562 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[80\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[80\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333562 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[80\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[80\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333562 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[80\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[80\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333562 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[80\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[80\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333562 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[80\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[80\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333562 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[80\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[80\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333563 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[80\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[80\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333563 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[80\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[80\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333563 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[80\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[80\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333563 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[80\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[80\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333563 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[80\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[80\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333563 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[79\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[79\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333563 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[79\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[79\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333563 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[79\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[79\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333563 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[79\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[79\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333564 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[79\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[79\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333564 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[79\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[79\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333564 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[79\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[79\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333564 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[79\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[79\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333564 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[79\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[79\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333564 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[79\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[79\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333564 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[79\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[79\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333564 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[79\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[79\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333564 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[79\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[79\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333564 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[79\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[79\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333565 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[79\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[79\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333565 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[79\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[79\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333565 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[78\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[78\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333565 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[78\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[78\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333565 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[78\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[78\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333565 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[78\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[78\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333565 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[78\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[78\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333565 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[78\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[78\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333565 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[78\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[78\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333565 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[78\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[78\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333565 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[78\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[78\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333566 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[78\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[78\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333566 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[78\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[78\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333566 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[78\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[78\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333566 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[78\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[78\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333566 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[78\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[78\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333566 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[78\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[78\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333566 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[78\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[78\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333566 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[77\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[77\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333566 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[77\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[77\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333566 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[77\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[77\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333567 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[77\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[77\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333567 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[77\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[77\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333567 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[77\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[77\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333567 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[77\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[77\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333567 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[77\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[77\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333567 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[77\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[77\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333567 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[77\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[77\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333567 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[77\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[77\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333567 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[77\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[77\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333567 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[77\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[77\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333568 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[77\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[77\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333568 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[77\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[77\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333568 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[77\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[77\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333568 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[76\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[76\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333568 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[76\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[76\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333568 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[76\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[76\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333568 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[76\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[76\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333568 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[76\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[76\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333568 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[76\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[76\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333568 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[76\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[76\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333569 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[76\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[76\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333569 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[76\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[76\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333569 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[76\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[76\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333569 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[76\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[76\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333569 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[76\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[76\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333569 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[76\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[76\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333569 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[76\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[76\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333569 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[76\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[76\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333570 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[76\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[76\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333570 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[75\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[75\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333570 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[75\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[75\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333570 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[75\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[75\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333570 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[75\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[75\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333570 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[75\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[75\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333570 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[75\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[75\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333570 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[75\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[75\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333570 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[75\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[75\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333570 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[75\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[75\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333571 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[75\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[75\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333571 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[75\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[75\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333571 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[75\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[75\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333571 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[75\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[75\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333571 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[75\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[75\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333571 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[75\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[75\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333571 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[75\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[75\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333571 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[74\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[74\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333571 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[74\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[74\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333571 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[74\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[74\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333572 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[74\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[74\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333572 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[74\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[74\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333572 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[74\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[74\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333572 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[74\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[74\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333572 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[74\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[74\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333572 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[74\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[74\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333572 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[74\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[74\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333572 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[74\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[74\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333572 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[74\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[74\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333572 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[74\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[74\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333572 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[74\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[74\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333573 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[74\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[74\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333573 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[74\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[74\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333573 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[73\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[73\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333573 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[73\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[73\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333573 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[73\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[73\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333573 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[73\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[73\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333573 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[73\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[73\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333573 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[73\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[73\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333573 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[73\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[73\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333573 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[73\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[73\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333574 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[73\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[73\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333574 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[73\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[73\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333574 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[73\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[73\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333574 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[73\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[73\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333574 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[73\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[73\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333574 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[73\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[73\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333574 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[73\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[73\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333574 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[73\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[73\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333574 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[72\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[72\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333575 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[72\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[72\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333575 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[72\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[72\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333575 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[72\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[72\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333575 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[72\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[72\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333575 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[72\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[72\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333575 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[72\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[72\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333575 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[72\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[72\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333575 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[72\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[72\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333575 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[72\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[72\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333575 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[72\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[72\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333576 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[72\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[72\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333576 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[72\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[72\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333576 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[72\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[72\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333576 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[72\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[72\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333576 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[72\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[72\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333576 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[71\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[71\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333576 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[71\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[71\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333576 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[71\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[71\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333576 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[71\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[71\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333576 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[71\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[71\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333577 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[71\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[71\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333577 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[71\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[71\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333577 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[71\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[71\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333577 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[71\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[71\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333577 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[71\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[71\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333577 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[71\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[71\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333577 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[71\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[71\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333577 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[71\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[71\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333577 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[71\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[71\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333577 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[71\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[71\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333578 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[71\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[71\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333578 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[70\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[70\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333578 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[70\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[70\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333578 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[70\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[70\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333578 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[70\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[70\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333578 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[70\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[70\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333578 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[70\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[70\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333578 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[70\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[70\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333578 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[70\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[70\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333578 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[70\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[70\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333579 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[70\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[70\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333579 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[70\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[70\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333579 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[70\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[70\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333579 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[70\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[70\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333579 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[70\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[70\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333579 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[70\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[70\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333579 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[70\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[70\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333579 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[69\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[69\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333579 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[69\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[69\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333579 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[69\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[69\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333580 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[69\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[69\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333580 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[69\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[69\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333580 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[69\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[69\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333580 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[69\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[69\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333580 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[69\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[69\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333580 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[69\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[69\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333580 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[69\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[69\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333580 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[69\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[69\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333580 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[69\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[69\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333580 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[69\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[69\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333581 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[69\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[69\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333581 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[69\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[69\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333581 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[69\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[69\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333581 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[68\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[68\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333581 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[68\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[68\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333581 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[68\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[68\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333581 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[68\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[68\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333581 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[68\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[68\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333581 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[68\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[68\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333581 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[68\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[68\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333582 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[68\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[68\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333582 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[68\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[68\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333582 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[68\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[68\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333582 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[68\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[68\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333582 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[68\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[68\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333582 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[68\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[68\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333582 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[68\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[68\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333582 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[68\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[68\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333582 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[68\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[68\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333582 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[67\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[67\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333583 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[67\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[67\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333583 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[67\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[67\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333583 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[67\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[67\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333583 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[67\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[67\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333583 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[67\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[67\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333583 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[67\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[67\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333583 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[67\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[67\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333583 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[67\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[67\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333583 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[67\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[67\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333583 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[67\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[67\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333583 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[67\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[67\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333584 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[67\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[67\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333584 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[67\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[67\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333584 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[67\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[67\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333584 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[67\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[67\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333584 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[66\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[66\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333584 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[66\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[66\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333584 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[66\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[66\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333584 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[66\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[66\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333584 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[66\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[66\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333585 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[66\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[66\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333585 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[66\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[66\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333585 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[66\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[66\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333585 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[66\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[66\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333585 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[66\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[66\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333585 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[66\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[66\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333585 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[66\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[66\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333585 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[66\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[66\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333585 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[66\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[66\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333586 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[66\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[66\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333586 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[66\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[66\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333586 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[65\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[65\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333586 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[65\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[65\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333586 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[65\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[65\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333586 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[65\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[65\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333586 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[65\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[65\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333586 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[65\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[65\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333586 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[65\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[65\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333587 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[65\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[65\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333587 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[65\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[65\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333587 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[65\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[65\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333587 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[65\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[65\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333587 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[65\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[65\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333587 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[65\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[65\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333587 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[65\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[65\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333587 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[65\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[65\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333587 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[65\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[65\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333587 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[64\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[64\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333588 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[64\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[64\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333588 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[64\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[64\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333588 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[64\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[64\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333588 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[64\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[64\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333588 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[64\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[64\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333588 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[64\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[64\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333588 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[64\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[64\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333588 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[64\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[64\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333588 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[64\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[64\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333588 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[64\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[64\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333589 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[64\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[64\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333589 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[64\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[64\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333589 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[64\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[64\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333589 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[64\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[64\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333589 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[64\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[64\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333589 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[63\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[63\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333589 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[63\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[63\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333589 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[63\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[63\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333589 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[63\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[63\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333590 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[63\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[63\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333590 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[63\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[63\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333590 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[63\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[63\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333590 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[63\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[63\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333590 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[63\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[63\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333590 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[63\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[63\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333590 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[63\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[63\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333590 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[63\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[63\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333590 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[63\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[63\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333590 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[63\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[63\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333591 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[63\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[63\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333591 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[63\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[63\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333591 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[62\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[62\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333591 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[62\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[62\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333591 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[62\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[62\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333591 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[62\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[62\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333591 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[62\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[62\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333591 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[62\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[62\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333591 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[62\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[62\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333591 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[62\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[62\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333592 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[62\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[62\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333592 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[62\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[62\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333592 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[62\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[62\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333592 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[62\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[62\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333592 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[62\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[62\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333592 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[62\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[62\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333592 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[62\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[62\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333592 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[62\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[62\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333592 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[61\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[61\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333593 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[61\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[61\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333593 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[61\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[61\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333593 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[61\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[61\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333593 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[61\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[61\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333593 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[61\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[61\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333593 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[61\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[61\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333593 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[61\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[61\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333593 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[61\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[61\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333593 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[61\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[61\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333593 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[61\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[61\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333594 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[61\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[61\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333594 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[61\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[61\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333594 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[61\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[61\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333594 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[61\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[61\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333594 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[61\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[61\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333594 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[60\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[60\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333594 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[60\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[60\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333594 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[60\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[60\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333594 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[60\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[60\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333594 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[60\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[60\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333595 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[60\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[60\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333595 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[60\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[60\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333595 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[60\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[60\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333595 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[60\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[60\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333595 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[60\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[60\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333595 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[60\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[60\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333595 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[60\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[60\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333595 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[60\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[60\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333595 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[60\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[60\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333595 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[60\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[60\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333596 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[60\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[60\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333596 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[59\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[59\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333596 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[59\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[59\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333596 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[59\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[59\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333596 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[59\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[59\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333596 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[59\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[59\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333596 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[59\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[59\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333596 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[59\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[59\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333596 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[59\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[59\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333597 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[59\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[59\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333597 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[59\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[59\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333597 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[59\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[59\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333597 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[59\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[59\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333597 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[59\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[59\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333597 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[59\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[59\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333597 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[59\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[59\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333597 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[59\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[59\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333597 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[58\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[58\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333597 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[58\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[58\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333598 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[58\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[58\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333598 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[58\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[58\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333598 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[58\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[58\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333598 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[58\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[58\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333598 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[58\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[58\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333598 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[58\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[58\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333598 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[58\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[58\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333598 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[58\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[58\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333598 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[58\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[58\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333598 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[58\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[58\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333599 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[58\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[58\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333599 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[58\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[58\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333599 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[58\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[58\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333599 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[58\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[58\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333599 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[57\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[57\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333599 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[57\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[57\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333599 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[57\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[57\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333599 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[57\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[57\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333599 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[57\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[57\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333600 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[57\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[57\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333600 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[57\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[57\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333600 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[57\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[57\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333600 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[57\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[57\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333600 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[57\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[57\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333600 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[57\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[57\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333600 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[57\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[57\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333600 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[57\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[57\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333600 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[57\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[57\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333601 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[57\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[57\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333601 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[57\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[57\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333601 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[56\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[56\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333601 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[56\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[56\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333602 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[56\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[56\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333602 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[56\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[56\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333602 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[56\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[56\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333602 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[56\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[56\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333602 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[56\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[56\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333602 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[56\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[56\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333603 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[56\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[56\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333603 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[56\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[56\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333603 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[56\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[56\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333603 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[56\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[56\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333603 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[56\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[56\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333603 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[56\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[56\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333604 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[56\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[56\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333604 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[56\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[56\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333604 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[55\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[55\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333604 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[55\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[55\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333604 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[55\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[55\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333604 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[55\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[55\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333604 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[55\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[55\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333604 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[55\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[55\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333605 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[55\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[55\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333605 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[55\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[55\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333605 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[55\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[55\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333605 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[55\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[55\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333605 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[55\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[55\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333606 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[55\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[55\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333606 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[55\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[55\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333606 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[55\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[55\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333606 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[55\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[55\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333606 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[55\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[55\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333606 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[54\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[54\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333606 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[54\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[54\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333607 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[54\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[54\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333607 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[54\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[54\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333607 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[54\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[54\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333607 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[54\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[54\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333607 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[54\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[54\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333607 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[54\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[54\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333607 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[54\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[54\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333607 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[54\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[54\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333607 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[54\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[54\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333608 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[54\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[54\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333608 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[54\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[54\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333608 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[54\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[54\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333608 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[54\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[54\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333608 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[54\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[54\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333608 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[53\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[53\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333608 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[53\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[53\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333609 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[53\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[53\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333609 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[53\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[53\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333609 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[53\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[53\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333609 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[53\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[53\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333609 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[53\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[53\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333609 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[53\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[53\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333609 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[53\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[53\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333609 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[53\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[53\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333609 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[53\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[53\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333610 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[53\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[53\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333610 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[53\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[53\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333610 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[53\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[53\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333610 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[53\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[53\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333610 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[53\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[53\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333610 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[52\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[52\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333610 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[52\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[52\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333610 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[52\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[52\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333610 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[52\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[52\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333611 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[52\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[52\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333611 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[52\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[52\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333611 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[52\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[52\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333611 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[52\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[52\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333611 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[52\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[52\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333611 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[52\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[52\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333611 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[52\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[52\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333611 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[52\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[52\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333611 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[52\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[52\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333611 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[52\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[52\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333612 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[52\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[52\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333612 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[52\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[52\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333612 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[51\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[51\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333612 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[51\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[51\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333612 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[51\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[51\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333612 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[51\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[51\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333612 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[51\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[51\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333612 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[51\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[51\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333612 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[51\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[51\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333613 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[51\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[51\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333613 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[51\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[51\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333613 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[51\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[51\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333613 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[51\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[51\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333613 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[51\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[51\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333613 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[51\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[51\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333613 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[51\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[51\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333613 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[51\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[51\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333614 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[51\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[51\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333614 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[50\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[50\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333614 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[50\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[50\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333614 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[50\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[50\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333614 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[50\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[50\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333614 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[50\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[50\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333614 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[50\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[50\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333614 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[50\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[50\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333614 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[50\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[50\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333615 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[50\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[50\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333615 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[50\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[50\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333615 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[50\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[50\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333615 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[50\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[50\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333615 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[50\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[50\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333615 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[50\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[50\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333615 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[50\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[50\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333615 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[50\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[50\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333615 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[49\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[49\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333615 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[49\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[49\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333616 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[49\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[49\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333616 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[49\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[49\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333616 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[49\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[49\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333616 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[49\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[49\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333616 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[49\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[49\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333616 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[49\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[49\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333616 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[49\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[49\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333616 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[49\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[49\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333617 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[49\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[49\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333617 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[49\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[49\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333617 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[49\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[49\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333617 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[49\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[49\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333617 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[49\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[49\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333617 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[49\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[49\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333617 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[48\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[48\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333617 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[48\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[48\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333617 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[48\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[48\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333618 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[48\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[48\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333618 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[48\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[48\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333618 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[48\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[48\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333618 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[48\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[48\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333618 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[48\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[48\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333618 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[48\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[48\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333618 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[48\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[48\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333618 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[48\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[48\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333618 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[48\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[48\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333618 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[48\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[48\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333619 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[48\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[48\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333619 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[48\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[48\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333619 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[48\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[48\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333619 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[47\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[47\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333619 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[47\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[47\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333619 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[47\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[47\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333619 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[47\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[47\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333619 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[47\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[47\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333619 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[47\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[47\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333620 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[47\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[47\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333620 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[47\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[47\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333620 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[47\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[47\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333620 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[47\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[47\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333620 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[47\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[47\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333620 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[47\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[47\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333620 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[47\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[47\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333620 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[47\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[47\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333620 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[47\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[47\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333621 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[47\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[47\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333621 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[46\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[46\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333621 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[46\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[46\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333621 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[46\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[46\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333621 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[46\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[46\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333621 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[46\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[46\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333621 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[46\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[46\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333621 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[46\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[46\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333622 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[46\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[46\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333622 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[46\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[46\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333622 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[46\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[46\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333622 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[46\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[46\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333622 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[46\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[46\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333622 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[46\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[46\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333622 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[46\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[46\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333622 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[46\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[46\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333623 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[46\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[46\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333623 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[45\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[45\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333623 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[45\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[45\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333623 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[45\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[45\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333623 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[45\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[45\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333623 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[45\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[45\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333623 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[45\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[45\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333623 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[45\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[45\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333623 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[45\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[45\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333624 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[45\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[45\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333624 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[45\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[45\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333624 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[45\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[45\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333624 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[45\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[45\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333624 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[45\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[45\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333624 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[45\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[45\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333624 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[45\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[45\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333624 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[45\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[45\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333624 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[44\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[44\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333625 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[44\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[44\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333625 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[44\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[44\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333625 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[44\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[44\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333625 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[44\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[44\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333625 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[44\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[44\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333625 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[44\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[44\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333625 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[44\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[44\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333625 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[44\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[44\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333625 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[44\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[44\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333625 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[44\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[44\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333626 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[44\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[44\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333626 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[44\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[44\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333626 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[44\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[44\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333626 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[44\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[44\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333626 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[44\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[44\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333626 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[43\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[43\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333626 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[43\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[43\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333626 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[43\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[43\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333626 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[43\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[43\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333627 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[43\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[43\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333627 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[43\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[43\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333627 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[43\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[43\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333627 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[43\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[43\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333627 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[43\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[43\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333627 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[43\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[43\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333627 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[43\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[43\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333627 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[43\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[43\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333627 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[43\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[43\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333628 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[43\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[43\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333628 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[43\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[43\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333628 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[43\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[43\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333628 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[42\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[42\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333628 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[42\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[42\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333628 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[42\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[42\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333628 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[42\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[42\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333628 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[42\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[42\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333628 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[42\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[42\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333629 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[42\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[42\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333629 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[42\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[42\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333629 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[42\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[42\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333629 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[42\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[42\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333629 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[42\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[42\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333629 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[42\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[42\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333629 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[42\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[42\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333629 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[42\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[42\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333629 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[42\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[42\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333630 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[42\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[42\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333630 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[41\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[41\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333630 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[41\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[41\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333630 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[41\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[41\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333630 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[41\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[41\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333630 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[41\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[41\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333630 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[41\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[41\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333630 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[41\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[41\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333630 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[41\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[41\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333631 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[41\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[41\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333631 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[41\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[41\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333631 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[41\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[41\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333631 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[41\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[41\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333631 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[41\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[41\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333631 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[41\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[41\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333632 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[41\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[41\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333632 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[41\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[41\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333632 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[40\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[40\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333632 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[40\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[40\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333632 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[40\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[40\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333632 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[40\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[40\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333632 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[40\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[40\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333632 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[40\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[40\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333632 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[40\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[40\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333633 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[40\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[40\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333633 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[40\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[40\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333633 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[40\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[40\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333633 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[40\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[40\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333633 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[40\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[40\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333633 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[40\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[40\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333633 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[40\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[40\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333633 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[40\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[40\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333633 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[40\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[40\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333634 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[39\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[39\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333634 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[39\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[39\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333634 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[39\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[39\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333634 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[39\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[39\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333634 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[39\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[39\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333634 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[39\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[39\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333634 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[39\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[39\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333634 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[39\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[39\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333634 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[39\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[39\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333635 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[39\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[39\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333635 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[39\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[39\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333635 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[39\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[39\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333635 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[39\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[39\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333635 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[39\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[39\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333635 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[39\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[39\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333635 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[39\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[39\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333635 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[38\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[38\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333635 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[38\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[38\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333636 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[38\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[38\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333636 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[38\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[38\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333636 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[38\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[38\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333636 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[38\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[38\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333636 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[38\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[38\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333636 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[38\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[38\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333636 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[38\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[38\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333636 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[38\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[38\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333636 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[38\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[38\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333637 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[38\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[38\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333637 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[38\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[38\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333637 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[38\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[38\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333637 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[38\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[38\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333637 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[38\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[38\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333637 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[37\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[37\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333637 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[37\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[37\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333638 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[37\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[37\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333638 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[37\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[37\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333638 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[37\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[37\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333638 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[37\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[37\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333638 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[37\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[37\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333638 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[37\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[37\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333638 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[37\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[37\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333638 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[37\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[37\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333639 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[37\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[37\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333639 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[37\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[37\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333639 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[37\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[37\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333639 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[37\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[37\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333639 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[37\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[37\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333639 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[37\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[37\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333639 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[36\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[36\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333639 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[36\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[36\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333639 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[36\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[36\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333640 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[36\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[36\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333640 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[36\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[36\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333640 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[36\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[36\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333640 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[36\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[36\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333640 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[36\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[36\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333640 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[36\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[36\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333640 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[36\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[36\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333640 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[36\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[36\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333640 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[36\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[36\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333641 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[36\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[36\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333641 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[36\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[36\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333641 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[36\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[36\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333641 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[36\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[36\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333641 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[35\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[35\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333641 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[35\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[35\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333641 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[35\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[35\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333641 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[35\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[35\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333641 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[35\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[35\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333642 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[35\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[35\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333642 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[35\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[35\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333642 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[35\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[35\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333642 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[35\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[35\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333642 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[35\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[35\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333642 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[35\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[35\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333642 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[35\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[35\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333642 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[35\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[35\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333642 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[35\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[35\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333643 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[35\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[35\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333643 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[35\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[35\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333643 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[34\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[34\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333643 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[34\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[34\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333643 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[34\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[34\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333643 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[34\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[34\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333643 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[34\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[34\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333643 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[34\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[34\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333644 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[34\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[34\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333644 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[34\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[34\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333644 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[34\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[34\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333644 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[34\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[34\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333644 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[34\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[34\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333644 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[34\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[34\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333644 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[34\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[34\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333644 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[34\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[34\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333644 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[34\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[34\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333645 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[34\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[34\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333645 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[33\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[33\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333645 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[33\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[33\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333645 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[33\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[33\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333645 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[33\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[33\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333645 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[33\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[33\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333645 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[33\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[33\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333645 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[33\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[33\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333645 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[33\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[33\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333646 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[33\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[33\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333646 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[33\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[33\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333646 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[33\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[33\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333646 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[33\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[33\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333646 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[33\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[33\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333646 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[33\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[33\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333646 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[33\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[33\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333646 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[33\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[33\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333647 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[32\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[32\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333647 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[32\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[32\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333647 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[32\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[32\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333648 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[32\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[32\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333648 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[32\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[32\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333648 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[32\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[32\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333648 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[32\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[32\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333648 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[32\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[32\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333649 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[32\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[32\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333649 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[32\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[32\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333649 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[32\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[32\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333649 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[32\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[32\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333649 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[32\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[32\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333649 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[32\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[32\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333649 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[32\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[32\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333650 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[32\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[32\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333650 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[31\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[31\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333650 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[31\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[31\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333650 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[31\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[31\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333650 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[31\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[31\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333650 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[31\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[31\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333650 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[31\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[31\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333651 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[31\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[31\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333651 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[31\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[31\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333651 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[31\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[31\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333651 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[31\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[31\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333651 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[31\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[31\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333651 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[31\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[31\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333651 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[31\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[31\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333652 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[31\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[31\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333652 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[31\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[31\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333652 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[31\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[31\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333652 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[30\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[30\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333652 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[30\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[30\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333652 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[30\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[30\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333653 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[30\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[30\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333653 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[30\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[30\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333653 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[30\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[30\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333653 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[30\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[30\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333653 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[30\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[30\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333653 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[30\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[30\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333653 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[30\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[30\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333654 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[30\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[30\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333654 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[30\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[30\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333654 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[30\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[30\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333654 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[30\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[30\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333654 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[30\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[30\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333654 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[30\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[30\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333655 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[29\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[29\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333655 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[29\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[29\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333655 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[29\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[29\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333655 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[29\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[29\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333655 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[29\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[29\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333655 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[29\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[29\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333655 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[29\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[29\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333655 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[29\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[29\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333656 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[29\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[29\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333656 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[29\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[29\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333656 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[29\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[29\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333656 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[29\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[29\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333656 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[29\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[29\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333656 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[29\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[29\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333656 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[29\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[29\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333656 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[29\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[29\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333657 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[28\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[28\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333657 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[28\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[28\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333657 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[28\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[28\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333657 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[28\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[28\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333657 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[28\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[28\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333657 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[28\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[28\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333657 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[28\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[28\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333657 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[28\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[28\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333658 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[28\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[28\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333658 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[28\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[28\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333658 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[28\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[28\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333658 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[28\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[28\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333658 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[28\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[28\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333658 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[28\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[28\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333658 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[28\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[28\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333658 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[28\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[28\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333659 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[27\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[27\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333659 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[27\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[27\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333659 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[27\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[27\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333659 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[27\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[27\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333659 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[27\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[27\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333659 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[27\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[27\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333659 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[27\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[27\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333659 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[27\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[27\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333660 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[27\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[27\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333660 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[27\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[27\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333660 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[27\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[27\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333660 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[27\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[27\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333660 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[27\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[27\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333660 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[27\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[27\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333660 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[27\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[27\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333660 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[27\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[27\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333661 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[26\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[26\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333661 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[26\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[26\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333661 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[26\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[26\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333661 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[26\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[26\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333661 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[26\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[26\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333661 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[26\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[26\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333661 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[26\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[26\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333661 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[26\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[26\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333662 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[26\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[26\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333662 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[26\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[26\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333662 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[26\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[26\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333662 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[26\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[26\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333662 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[26\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[26\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333662 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[26\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[26\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333662 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[26\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[26\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333663 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[26\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[26\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333663 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[25\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[25\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333663 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[25\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[25\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333663 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[25\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[25\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333663 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[25\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[25\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333664 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[25\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[25\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333664 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[25\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[25\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333664 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[25\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[25\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333664 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[25\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[25\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333664 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[25\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[25\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333664 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[25\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[25\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333664 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[25\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[25\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333665 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[25\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[25\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333665 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[25\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[25\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333665 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[25\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[25\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333665 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[25\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[25\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333665 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[25\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[25\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333665 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[24\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[24\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333665 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[24\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[24\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333665 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[24\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[24\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333666 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[24\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[24\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333666 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[24\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[24\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333666 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[24\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[24\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333666 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[24\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[24\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333666 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[24\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[24\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333667 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[24\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[24\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333667 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[24\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[24\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333667 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[24\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[24\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333667 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[24\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[24\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333667 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[24\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[24\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333667 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[24\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[24\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333667 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[24\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[24\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333668 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[24\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[24\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333668 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[23\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[23\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333668 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[23\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[23\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333668 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[23\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[23\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333668 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[23\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[23\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333668 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[23\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[23\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333668 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[23\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[23\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333668 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[23\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[23\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333669 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[23\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[23\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333669 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[23\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[23\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333669 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[23\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[23\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333669 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[23\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[23\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333669 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[23\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[23\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333669 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[23\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[23\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333669 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[23\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[23\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333669 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[23\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[23\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333670 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[23\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[23\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333670 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[22\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[22\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333670 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[22\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[22\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333670 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[22\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[22\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333670 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[22\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[22\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333671 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[22\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[22\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333671 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[22\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[22\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333671 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[22\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[22\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333671 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[22\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[22\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333671 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[22\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[22\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333671 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[22\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[22\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333671 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[22\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[22\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333671 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[22\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[22\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333672 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[22\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[22\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333672 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[22\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[22\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333672 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[22\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[22\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333672 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[22\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[22\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333672 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[21\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[21\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333672 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[21\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[21\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333672 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[21\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[21\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333672 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[21\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[21\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333672 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[21\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[21\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333673 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[21\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[21\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333673 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[21\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[21\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333673 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[21\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[21\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333673 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[21\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[21\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333673 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[21\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[21\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333673 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[21\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[21\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333673 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[21\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[21\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333674 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[21\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[21\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333674 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[21\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[21\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333674 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[21\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[21\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333674 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[21\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[21\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333674 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[20\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[20\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333674 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[20\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[20\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333674 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[20\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[20\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333675 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[20\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[20\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333675 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[20\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[20\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333675 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[20\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[20\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333675 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[20\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[20\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333675 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[20\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[20\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333675 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[20\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[20\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333675 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[20\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[20\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333676 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[20\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[20\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333676 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[20\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[20\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333676 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[20\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[20\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333676 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[20\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[20\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333676 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[20\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[20\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333676 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[20\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[20\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333676 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[19\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[19\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333676 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[19\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[19\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333677 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[19\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[19\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333677 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[19\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[19\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333677 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[19\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[19\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333677 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[19\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[19\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333677 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[19\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[19\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333677 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[19\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[19\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333677 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[19\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[19\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333678 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[19\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[19\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333678 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[19\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[19\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333678 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[19\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[19\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333678 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[19\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[19\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333678 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[19\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[19\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333679 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[19\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[19\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333679 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[19\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[19\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333679 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[18\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[18\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333679 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[18\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[18\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333679 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[18\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[18\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333679 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[18\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[18\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333680 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[18\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[18\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333680 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[18\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[18\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333680 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[18\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[18\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333680 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[18\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[18\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333680 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[18\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[18\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333680 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[18\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[18\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333680 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[18\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[18\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333681 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[18\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[18\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333681 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[18\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[18\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333681 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[18\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[18\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333681 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[18\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[18\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333681 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[18\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[18\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333681 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[17\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[17\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333681 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[17\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[17\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333681 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[17\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[17\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333682 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[17\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[17\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333682 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[17\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[17\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333682 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[17\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[17\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333682 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[17\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[17\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333682 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[17\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[17\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333682 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[17\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[17\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333683 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[17\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[17\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333683 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[17\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[17\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333683 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[17\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[17\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333683 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[17\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[17\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333683 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[17\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[17\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333683 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[17\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[17\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333683 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[17\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[17\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333684 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[16\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[16\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333684 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[16\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[16\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333684 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[16\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[16\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333684 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[16\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[16\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333684 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[16\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[16\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333684 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[16\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[16\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333684 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[16\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[16\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333684 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[16\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[16\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333685 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[16\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[16\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333685 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[16\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[16\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333685 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[16\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[16\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333685 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[16\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[16\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333685 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[16\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[16\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333685 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[16\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[16\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333686 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[16\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[16\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333686 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[16\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[16\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333686 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[15\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[15\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333686 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[15\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[15\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333686 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[15\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[15\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333686 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[15\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[15\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333687 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[15\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[15\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333687 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[15\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[15\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333687 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[15\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[15\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333687 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[15\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[15\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333687 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[15\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[15\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333688 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[15\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[15\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333688 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[15\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[15\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333688 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[15\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[15\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333688 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[15\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[15\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333688 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[15\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[15\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333689 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[15\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[15\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333689 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[15\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[15\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333689 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[14\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[14\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333689 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[14\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[14\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333689 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[14\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[14\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333689 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[14\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[14\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333690 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[14\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[14\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333690 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[14\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[14\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333690 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[14\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[14\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333690 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[14\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[14\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333690 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[14\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[14\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333691 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[14\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[14\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333691 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[14\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[14\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333691 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[14\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[14\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333691 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[14\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[14\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333691 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[14\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[14\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333691 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[14\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[14\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333692 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[14\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[14\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333692 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[13\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[13\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333692 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[13\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[13\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333692 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[13\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[13\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333692 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[13\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[13\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333692 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[13\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[13\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333692 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[13\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[13\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333693 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[13\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[13\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333693 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[13\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[13\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333693 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[13\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[13\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333693 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[13\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[13\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333693 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[13\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[13\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333694 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[13\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[13\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333694 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[13\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[13\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333694 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[13\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[13\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333694 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[13\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[13\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333694 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[13\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[13\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333695 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[12\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[12\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333695 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[12\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[12\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333695 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[12\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[12\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333695 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[12\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[12\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333695 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[12\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[12\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333696 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[12\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[12\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333696 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[12\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[12\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333696 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[12\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[12\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333696 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[12\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[12\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333696 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[12\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[12\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333696 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[12\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[12\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333696 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[12\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[12\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333697 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[12\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[12\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333697 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[12\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[12\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333697 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[12\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[12\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333697 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[12\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[12\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333697 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[11\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[11\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333697 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[11\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[11\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333697 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[11\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[11\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333698 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[11\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[11\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333698 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[11\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[11\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333698 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[11\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[11\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333698 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[11\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[11\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333699 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[11\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[11\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333699 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[11\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[11\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333699 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[11\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[11\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333700 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[11\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[11\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333700 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[11\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[11\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333700 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[11\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[11\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333700 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[11\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[11\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333701 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[11\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[11\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333701 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[11\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[11\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333701 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[10\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[10\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333701 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[10\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[10\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333701 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[10\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[10\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333701 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[10\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[10\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333701 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[10\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[10\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333702 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[10\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[10\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333702 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[10\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[10\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333702 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[10\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[10\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333702 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[10\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[10\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333702 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[10\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[10\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333702 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[10\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[10\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333703 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[10\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[10\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333703 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[10\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[10\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333703 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[10\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[10\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333703 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[10\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[10\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333703 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[10\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[10\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333703 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[9\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[9\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333704 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[9\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[9\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333704 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[9\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[9\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333704 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[9\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[9\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333704 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[9\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[9\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333704 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[9\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[9\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333704 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[9\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[9\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333705 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[9\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[9\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333705 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[9\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[9\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333705 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[9\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[9\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333705 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[9\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[9\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333705 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[9\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[9\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333706 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[9\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[9\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333707 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[9\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[9\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333707 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[9\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[9\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333707 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[9\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[9\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333707 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[8\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[8\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333707 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[8\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[8\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333707 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[8\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[8\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333708 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[8\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[8\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333708 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[8\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[8\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333708 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[8\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[8\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333708 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[8\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[8\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333708 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[8\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[8\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333708 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[8\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[8\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333708 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[8\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[8\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333708 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[8\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[8\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333709 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[8\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[8\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333709 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[8\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[8\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333709 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[8\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[8\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333709 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[8\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[8\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333709 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[8\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[8\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333709 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[7\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[7\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333709 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[7\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[7\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333709 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[7\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[7\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333710 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[7\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[7\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333710 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[7\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[7\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333711 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[7\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[7\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333711 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[7\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[7\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333711 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[7\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[7\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333712 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[7\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[7\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333712 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[7\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[7\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333712 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[7\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[7\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333712 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[7\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[7\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333712 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[7\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[7\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333713 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[7\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[7\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333713 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[7\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[7\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333713 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[7\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[7\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333713 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[6\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[6\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333713 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[6\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[6\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333714 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[6\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[6\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333714 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[6\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[6\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333714 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[6\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[6\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333715 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[6\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[6\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333715 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[6\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[6\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333715 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[6\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[6\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333715 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[6\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[6\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333715 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[6\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[6\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333716 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[6\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[6\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333716 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[6\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[6\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333716 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[6\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[6\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333716 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[6\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[6\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333717 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[6\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[6\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333717 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[6\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[6\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333717 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[5\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[5\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333717 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[5\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[5\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333717 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[5\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[5\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333718 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[5\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[5\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333718 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[5\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[5\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333718 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[5\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[5\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333719 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[5\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[5\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333719 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[5\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[5\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333719 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[5\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[5\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333719 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[5\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[5\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333719 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[5\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[5\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333720 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[5\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[5\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333720 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[5\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[5\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333720 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[5\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[5\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333720 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[5\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[5\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333720 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[5\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[5\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333721 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[4\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[4\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333721 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[4\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[4\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333721 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[4\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[4\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333722 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[4\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[4\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333722 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[4\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[4\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333723 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[4\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[4\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333724 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[4\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[4\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333724 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[4\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[4\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333724 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[4\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[4\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333724 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[4\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[4\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333725 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[4\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[4\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333725 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[4\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[4\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333725 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[4\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[4\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333726 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[4\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[4\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333726 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[4\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[4\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333726 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[4\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[4\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333727 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[3\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[3\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333727 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[3\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[3\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333727 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[3\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[3\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333727 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[3\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[3\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333728 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[3\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[3\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333728 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[3\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[3\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333728 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[3\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[3\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333729 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[3\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[3\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333729 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[3\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[3\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333729 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[3\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[3\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333729 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[3\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[3\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333730 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[3\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[3\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333730 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[3\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[3\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333730 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[3\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[3\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333731 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[3\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[3\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333731 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[3\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[3\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333731 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[2\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[2\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333731 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[2\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[2\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333732 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[2\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[2\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333732 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[2\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[2\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333732 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[2\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[2\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333732 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[2\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[2\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333732 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[2\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[2\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333733 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[2\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[2\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333733 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[2\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[2\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333733 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[2\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[2\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333733 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[2\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[2\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333733 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[2\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[2\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333734 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[2\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[2\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333734 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[2\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[2\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333735 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[2\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[2\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333735 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[2\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[2\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333735 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[1\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[1\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333735 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[1\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[1\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333735 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[1\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[1\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333736 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[1\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[1\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333736 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[1\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[1\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333736 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[1\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[1\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333736 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[1\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[1\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333736 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[1\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[1\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333737 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[1\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[1\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333737 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[1\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[1\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333737 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[1\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[1\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333737 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[1\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[1\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333738 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[1\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[1\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333738 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[1\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[1\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333738 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[1\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[1\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333739 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[1\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[1\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333739 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[0\]\[0\] dct.sv(64) " "Inferred latch for \"signal\[0\]\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333739 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[0\]\[1\] dct.sv(64) " "Inferred latch for \"signal\[0\]\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333739 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[0\]\[2\] dct.sv(64) " "Inferred latch for \"signal\[0\]\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333739 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[0\]\[3\] dct.sv(64) " "Inferred latch for \"signal\[0\]\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333740 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[0\]\[4\] dct.sv(64) " "Inferred latch for \"signal\[0\]\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333740 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[0\]\[5\] dct.sv(64) " "Inferred latch for \"signal\[0\]\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333740 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[0\]\[6\] dct.sv(64) " "Inferred latch for \"signal\[0\]\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333740 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[0\]\[7\] dct.sv(64) " "Inferred latch for \"signal\[0\]\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333740 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[0\]\[8\] dct.sv(64) " "Inferred latch for \"signal\[0\]\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333741 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[0\]\[9\] dct.sv(64) " "Inferred latch for \"signal\[0\]\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333741 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[0\]\[10\] dct.sv(64) " "Inferred latch for \"signal\[0\]\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333742 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[0\]\[11\] dct.sv(64) " "Inferred latch for \"signal\[0\]\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333742 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[0\]\[12\] dct.sv(64) " "Inferred latch for \"signal\[0\]\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333743 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[0\]\[13\] dct.sv(64) " "Inferred latch for \"signal\[0\]\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333743 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[0\]\[14\] dct.sv(64) " "Inferred latch for \"signal\[0\]\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333743 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal\[0\]\[15\] dct.sv(64) " "Inferred latch for \"signal\[0\]\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333743 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[0\] dct.sv(64) " "Inferred latch for \"result_valid\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333744 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[1\] dct.sv(64) " "Inferred latch for \"result_valid\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333744 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[2\] dct.sv(64) " "Inferred latch for \"result_valid\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333744 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[3\] dct.sv(64) " "Inferred latch for \"result_valid\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333744 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[4\] dct.sv(64) " "Inferred latch for \"result_valid\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333745 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[5\] dct.sv(64) " "Inferred latch for \"result_valid\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333745 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[6\] dct.sv(64) " "Inferred latch for \"result_valid\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333745 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[7\] dct.sv(64) " "Inferred latch for \"result_valid\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333746 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[8\] dct.sv(64) " "Inferred latch for \"result_valid\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333746 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[9\] dct.sv(64) " "Inferred latch for \"result_valid\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333746 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[10\] dct.sv(64) " "Inferred latch for \"result_valid\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333747 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[11\] dct.sv(64) " "Inferred latch for \"result_valid\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333747 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[12\] dct.sv(64) " "Inferred latch for \"result_valid\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333747 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[13\] dct.sv(64) " "Inferred latch for \"result_valid\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333747 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[14\] dct.sv(64) " "Inferred latch for \"result_valid\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333747 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[15\] dct.sv(64) " "Inferred latch for \"result_valid\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333747 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[16\] dct.sv(64) " "Inferred latch for \"result_valid\[16\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333748 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[17\] dct.sv(64) " "Inferred latch for \"result_valid\[17\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333748 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[18\] dct.sv(64) " "Inferred latch for \"result_valid\[18\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333748 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[19\] dct.sv(64) " "Inferred latch for \"result_valid\[19\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333748 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[20\] dct.sv(64) " "Inferred latch for \"result_valid\[20\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333748 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[21\] dct.sv(64) " "Inferred latch for \"result_valid\[21\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333748 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[22\] dct.sv(64) " "Inferred latch for \"result_valid\[22\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333748 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[23\] dct.sv(64) " "Inferred latch for \"result_valid\[23\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333749 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[24\] dct.sv(64) " "Inferred latch for \"result_valid\[24\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333749 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[25\] dct.sv(64) " "Inferred latch for \"result_valid\[25\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333749 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[26\] dct.sv(64) " "Inferred latch for \"result_valid\[26\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333749 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[27\] dct.sv(64) " "Inferred latch for \"result_valid\[27\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333749 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[28\] dct.sv(64) " "Inferred latch for \"result_valid\[28\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333750 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[29\] dct.sv(64) " "Inferred latch for \"result_valid\[29\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333750 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[30\] dct.sv(64) " "Inferred latch for \"result_valid\[30\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333750 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[31\] dct.sv(64) " "Inferred latch for \"result_valid\[31\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333750 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[32\] dct.sv(64) " "Inferred latch for \"result_valid\[32\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333750 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[33\] dct.sv(64) " "Inferred latch for \"result_valid\[33\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333750 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[34\] dct.sv(64) " "Inferred latch for \"result_valid\[34\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333750 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[35\] dct.sv(64) " "Inferred latch for \"result_valid\[35\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333751 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[36\] dct.sv(64) " "Inferred latch for \"result_valid\[36\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333751 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[37\] dct.sv(64) " "Inferred latch for \"result_valid\[37\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333751 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[38\] dct.sv(64) " "Inferred latch for \"result_valid\[38\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333751 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[39\] dct.sv(64) " "Inferred latch for \"result_valid\[39\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333751 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[40\] dct.sv(64) " "Inferred latch for \"result_valid\[40\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333751 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[41\] dct.sv(64) " "Inferred latch for \"result_valid\[41\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333751 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[42\] dct.sv(64) " "Inferred latch for \"result_valid\[42\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333752 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[43\] dct.sv(64) " "Inferred latch for \"result_valid\[43\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333752 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[44\] dct.sv(64) " "Inferred latch for \"result_valid\[44\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333752 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[45\] dct.sv(64) " "Inferred latch for \"result_valid\[45\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333752 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[46\] dct.sv(64) " "Inferred latch for \"result_valid\[46\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333752 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[47\] dct.sv(64) " "Inferred latch for \"result_valid\[47\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333752 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[48\] dct.sv(64) " "Inferred latch for \"result_valid\[48\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333752 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[49\] dct.sv(64) " "Inferred latch for \"result_valid\[49\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333752 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[50\] dct.sv(64) " "Inferred latch for \"result_valid\[50\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333752 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[51\] dct.sv(64) " "Inferred latch for \"result_valid\[51\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333753 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[52\] dct.sv(64) " "Inferred latch for \"result_valid\[52\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333753 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[53\] dct.sv(64) " "Inferred latch for \"result_valid\[53\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333753 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[54\] dct.sv(64) " "Inferred latch for \"result_valid\[54\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333753 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[55\] dct.sv(64) " "Inferred latch for \"result_valid\[55\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333753 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[56\] dct.sv(64) " "Inferred latch for \"result_valid\[56\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333753 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[57\] dct.sv(64) " "Inferred latch for \"result_valid\[57\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333753 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[58\] dct.sv(64) " "Inferred latch for \"result_valid\[58\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333753 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[59\] dct.sv(64) " "Inferred latch for \"result_valid\[59\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333754 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[60\] dct.sv(64) " "Inferred latch for \"result_valid\[60\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333754 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[61\] dct.sv(64) " "Inferred latch for \"result_valid\[61\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333754 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[62\] dct.sv(64) " "Inferred latch for \"result_valid\[62\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333754 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[63\] dct.sv(64) " "Inferred latch for \"result_valid\[63\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333754 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[64\] dct.sv(64) " "Inferred latch for \"result_valid\[64\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333754 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[65\] dct.sv(64) " "Inferred latch for \"result_valid\[65\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333755 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[66\] dct.sv(64) " "Inferred latch for \"result_valid\[66\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333755 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[67\] dct.sv(64) " "Inferred latch for \"result_valid\[67\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333755 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[68\] dct.sv(64) " "Inferred latch for \"result_valid\[68\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333755 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[69\] dct.sv(64) " "Inferred latch for \"result_valid\[69\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333755 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[70\] dct.sv(64) " "Inferred latch for \"result_valid\[70\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333755 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[71\] dct.sv(64) " "Inferred latch for \"result_valid\[71\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333756 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[72\] dct.sv(64) " "Inferred latch for \"result_valid\[72\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333756 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[73\] dct.sv(64) " "Inferred latch for \"result_valid\[73\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333756 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[74\] dct.sv(64) " "Inferred latch for \"result_valid\[74\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333756 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[75\] dct.sv(64) " "Inferred latch for \"result_valid\[75\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333757 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[76\] dct.sv(64) " "Inferred latch for \"result_valid\[76\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333757 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[77\] dct.sv(64) " "Inferred latch for \"result_valid\[77\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333757 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[78\] dct.sv(64) " "Inferred latch for \"result_valid\[78\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333757 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[79\] dct.sv(64) " "Inferred latch for \"result_valid\[79\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333757 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[80\] dct.sv(64) " "Inferred latch for \"result_valid\[80\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333757 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[81\] dct.sv(64) " "Inferred latch for \"result_valid\[81\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333757 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[82\] dct.sv(64) " "Inferred latch for \"result_valid\[82\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333757 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[83\] dct.sv(64) " "Inferred latch for \"result_valid\[83\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333758 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[84\] dct.sv(64) " "Inferred latch for \"result_valid\[84\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333758 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[85\] dct.sv(64) " "Inferred latch for \"result_valid\[85\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333758 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[86\] dct.sv(64) " "Inferred latch for \"result_valid\[86\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333758 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[87\] dct.sv(64) " "Inferred latch for \"result_valid\[87\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333758 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[88\] dct.sv(64) " "Inferred latch for \"result_valid\[88\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333758 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[89\] dct.sv(64) " "Inferred latch for \"result_valid\[89\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333758 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[90\] dct.sv(64) " "Inferred latch for \"result_valid\[90\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333758 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[91\] dct.sv(64) " "Inferred latch for \"result_valid\[91\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333759 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[92\] dct.sv(64) " "Inferred latch for \"result_valid\[92\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333759 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[93\] dct.sv(64) " "Inferred latch for \"result_valid\[93\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333759 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[94\] dct.sv(64) " "Inferred latch for \"result_valid\[94\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333759 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[95\] dct.sv(64) " "Inferred latch for \"result_valid\[95\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333759 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[96\] dct.sv(64) " "Inferred latch for \"result_valid\[96\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333759 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[97\] dct.sv(64) " "Inferred latch for \"result_valid\[97\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333759 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[98\] dct.sv(64) " "Inferred latch for \"result_valid\[98\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333759 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[99\] dct.sv(64) " "Inferred latch for \"result_valid\[99\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333760 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[100\] dct.sv(64) " "Inferred latch for \"result_valid\[100\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333760 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[101\] dct.sv(64) " "Inferred latch for \"result_valid\[101\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333760 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[102\] dct.sv(64) " "Inferred latch for \"result_valid\[102\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333760 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[103\] dct.sv(64) " "Inferred latch for \"result_valid\[103\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333760 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[104\] dct.sv(64) " "Inferred latch for \"result_valid\[104\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333760 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[105\] dct.sv(64) " "Inferred latch for \"result_valid\[105\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333760 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[106\] dct.sv(64) " "Inferred latch for \"result_valid\[106\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333760 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[107\] dct.sv(64) " "Inferred latch for \"result_valid\[107\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333761 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[108\] dct.sv(64) " "Inferred latch for \"result_valid\[108\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333761 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[109\] dct.sv(64) " "Inferred latch for \"result_valid\[109\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333761 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[110\] dct.sv(64) " "Inferred latch for \"result_valid\[110\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333761 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[111\] dct.sv(64) " "Inferred latch for \"result_valid\[111\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333761 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[112\] dct.sv(64) " "Inferred latch for \"result_valid\[112\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333761 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[113\] dct.sv(64) " "Inferred latch for \"result_valid\[113\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333761 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[114\] dct.sv(64) " "Inferred latch for \"result_valid\[114\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333761 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[115\] dct.sv(64) " "Inferred latch for \"result_valid\[115\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333762 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[116\] dct.sv(64) " "Inferred latch for \"result_valid\[116\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333762 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[117\] dct.sv(64) " "Inferred latch for \"result_valid\[117\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333762 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[118\] dct.sv(64) " "Inferred latch for \"result_valid\[118\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333762 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[119\] dct.sv(64) " "Inferred latch for \"result_valid\[119\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333762 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[120\] dct.sv(64) " "Inferred latch for \"result_valid\[120\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333762 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[121\] dct.sv(64) " "Inferred latch for \"result_valid\[121\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333762 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[122\] dct.sv(64) " "Inferred latch for \"result_valid\[122\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333763 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[123\] dct.sv(64) " "Inferred latch for \"result_valid\[123\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333763 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[124\] dct.sv(64) " "Inferred latch for \"result_valid\[124\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333763 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[125\] dct.sv(64) " "Inferred latch for \"result_valid\[125\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333763 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[126\] dct.sv(64) " "Inferred latch for \"result_valid\[126\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333763 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_valid\[127\] dct.sv(64) " "Inferred latch for \"result_valid\[127\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333763 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ready dct.sv(64) " "Inferred latch for \"data_ready\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333763 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "K\[0\] dct.sv(64) " "Inferred latch for \"K\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333763 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "K\[1\] dct.sv(64) " "Inferred latch for \"K\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333764 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "K\[2\] dct.sv(64) " "Inferred latch for \"K\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333764 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "K\[3\] dct.sv(64) " "Inferred latch for \"K\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333764 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "K\[4\] dct.sv(64) " "Inferred latch for \"K\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333764 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "K\[5\] dct.sv(64) " "Inferred latch for \"K\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333764 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "K\[6\] dct.sv(64) " "Inferred latch for \"K\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333764 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "K\[7\] dct.sv(64) " "Inferred latch for \"K\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333764 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "K\[8\] dct.sv(64) " "Inferred latch for \"K\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333764 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "K\[9\] dct.sv(64) " "Inferred latch for \"K\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333765 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "K\[10\] dct.sv(64) " "Inferred latch for \"K\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333765 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "K\[11\] dct.sv(64) " "Inferred latch for \"K\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333765 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "K\[12\] dct.sv(64) " "Inferred latch for \"K\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333765 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "K\[13\] dct.sv(64) " "Inferred latch for \"K\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333765 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "K\[14\] dct.sv(64) " "Inferred latch for \"K\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333765 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "K\[15\] dct.sv(64) " "Inferred latch for \"K\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333765 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "K\[16\] dct.sv(64) " "Inferred latch for \"K\[16\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333765 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "K\[17\] dct.sv(64) " "Inferred latch for \"K\[17\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333766 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "K\[18\] dct.sv(64) " "Inferred latch for \"K\[18\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333766 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "K\[19\] dct.sv(64) " "Inferred latch for \"K\[19\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333766 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "K\[20\] dct.sv(64) " "Inferred latch for \"K\[20\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333766 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "K\[21\] dct.sv(64) " "Inferred latch for \"K\[21\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333766 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "K\[22\] dct.sv(64) " "Inferred latch for \"K\[22\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333766 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "K\[23\] dct.sv(64) " "Inferred latch for \"K\[23\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333767 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "K\[24\] dct.sv(64) " "Inferred latch for \"K\[24\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333767 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "K\[25\] dct.sv(64) " "Inferred latch for \"K\[25\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333767 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "K\[26\] dct.sv(64) " "Inferred latch for \"K\[26\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333767 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "K\[27\] dct.sv(64) " "Inferred latch for \"K\[27\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333767 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "K\[28\] dct.sv(64) " "Inferred latch for \"K\[28\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333767 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "K\[29\] dct.sv(64) " "Inferred latch for \"K\[29\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333767 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "K\[30\] dct.sv(64) " "Inferred latch for \"K\[30\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333768 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "K\[31\] dct.sv(64) " "Inferred latch for \"K\[31\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333768 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "size\[0\] dct.sv(64) " "Inferred latch for \"size\[0\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333768 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "size\[1\] dct.sv(64) " "Inferred latch for \"size\[1\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333768 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "size\[2\] dct.sv(64) " "Inferred latch for \"size\[2\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333768 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "size\[3\] dct.sv(64) " "Inferred latch for \"size\[3\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333768 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "size\[4\] dct.sv(64) " "Inferred latch for \"size\[4\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333768 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "size\[5\] dct.sv(64) " "Inferred latch for \"size\[5\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333768 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "size\[6\] dct.sv(64) " "Inferred latch for \"size\[6\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333769 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "size\[7\] dct.sv(64) " "Inferred latch for \"size\[7\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333769 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "size\[8\] dct.sv(64) " "Inferred latch for \"size\[8\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333769 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "size\[9\] dct.sv(64) " "Inferred latch for \"size\[9\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333769 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "size\[10\] dct.sv(64) " "Inferred latch for \"size\[10\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333769 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "size\[11\] dct.sv(64) " "Inferred latch for \"size\[11\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333769 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "size\[12\] dct.sv(64) " "Inferred latch for \"size\[12\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333769 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "size\[13\] dct.sv(64) " "Inferred latch for \"size\[13\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333769 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "size\[14\] dct.sv(64) " "Inferred latch for \"size\[14\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333769 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "size\[15\] dct.sv(64) " "Inferred latch for \"size\[15\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333770 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "size\[16\] dct.sv(64) " "Inferred latch for \"size\[16\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333770 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "size\[17\] dct.sv(64) " "Inferred latch for \"size\[17\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333770 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "size\[18\] dct.sv(64) " "Inferred latch for \"size\[18\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333770 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "size\[19\] dct.sv(64) " "Inferred latch for \"size\[19\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333770 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "size\[20\] dct.sv(64) " "Inferred latch for \"size\[20\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333770 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "size\[21\] dct.sv(64) " "Inferred latch for \"size\[21\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333771 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "size\[22\] dct.sv(64) " "Inferred latch for \"size\[22\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333771 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "size\[23\] dct.sv(64) " "Inferred latch for \"size\[23\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333771 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "size\[24\] dct.sv(64) " "Inferred latch for \"size\[24\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333771 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "size\[25\] dct.sv(64) " "Inferred latch for \"size\[25\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333771 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "size\[26\] dct.sv(64) " "Inferred latch for \"size\[26\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333771 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "size\[27\] dct.sv(64) " "Inferred latch for \"size\[27\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333771 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "size\[28\] dct.sv(64) " "Inferred latch for \"size\[28\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333772 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "size\[29\] dct.sv(64) " "Inferred latch for \"size\[29\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333772 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "size\[30\] dct.sv(64) " "Inferred latch for \"size\[30\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333772 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "size\[31\] dct.sv(64) " "Inferred latch for \"size\[31\]\" at dct.sv(64)" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883333773 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "avalon_bus:data_bus\|avalon_dct:dct " "Can't elaborate user hierarchy \"avalon_bus:data_bus\|avalon_dct:dct\"" {  } { { "data_bus.sv" "dct" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/data_bus.sv" 118 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646883334347 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/out/de1soc.map.smsg " "Generated suppressed messages file C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/out/de1soc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883334555 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 58 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 58 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5006 " "Peak virtual memory: 5006 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646883334626 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 09 22:35:34 2022 " "Processing ended: Wed Mar 09 22:35:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646883334626 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646883334626 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646883334626 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883334626 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 58 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 58 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646883335513 ""}
