#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x5f5c7540b3c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5f5c75442d30 .scope module, "tb" "tb" 3 90;
 .timescale -12 -12;
L_0x5f5c75409de0 .functor NOT 1, L_0x5f5c75477280, C4<0>, C4<0>, C4<0>;
L_0x5f5c7540a0a0 .functor XOR 19, L_0x5f5c75476f20, L_0x5f5c75477050, C4<0000000000000000000>, C4<0000000000000000000>;
L_0x5f5c7540a880 .functor XOR 19, L_0x5f5c7540a0a0, L_0x5f5c75477140, C4<0000000000000000000>, C4<0000000000000000000>;
v0x5f5c75464220_0 .net *"_ivl_10", 18 0, L_0x5f5c75477140;  1 drivers
v0x5f5c75464320_0 .net *"_ivl_12", 18 0, L_0x5f5c7540a880;  1 drivers
v0x5f5c75464400_0 .net *"_ivl_2", 18 0, L_0x5f5c75476e80;  1 drivers
v0x5f5c754644c0_0 .net *"_ivl_4", 18 0, L_0x5f5c75476f20;  1 drivers
v0x5f5c754645a0_0 .net *"_ivl_6", 18 0, L_0x5f5c75477050;  1 drivers
v0x5f5c754646d0_0 .net *"_ivl_8", 18 0, L_0x5f5c7540a0a0;  1 drivers
v0x5f5c754647b0_0 .var "clk", 0 0;
v0x5f5c75464850_0 .net "ena_dut", 3 1, L_0x5f5c75476730;  1 drivers
v0x5f5c75464910_0 .net "ena_ref", 3 1, L_0x5f5c75475a70;  1 drivers
v0x5f5c754649b0_0 .net "q_dut", 15 0, v0x5f5c75463cd0_0;  1 drivers
v0x5f5c75464a50_0 .net "q_ref", 15 0, v0x5f5c75461130_0;  1 drivers
v0x5f5c75464b20_0 .net "reset", 0 0, v0x5f5c75461fc0_0;  1 drivers
v0x5f5c75464bc0_0 .var/2u "stats1", 223 0;
v0x5f5c75464c80_0 .var/2u "strobe", 0 0;
v0x5f5c75464d40_0 .net "tb_match", 0 0, L_0x5f5c75477280;  1 drivers
v0x5f5c75464e10_0 .net "tb_mismatch", 0 0, L_0x5f5c75409de0;  1 drivers
v0x5f5c75464eb0_0 .net "wavedrom_enable", 0 0, v0x5f5c75462100_0;  1 drivers
v0x5f5c75465090_0 .net "wavedrom_title", 511 0, v0x5f5c754621a0_0;  1 drivers
L_0x5f5c75476e80 .concat [ 16 3 0 0], v0x5f5c75461130_0, L_0x5f5c75475a70;
L_0x5f5c75476f20 .concat [ 16 3 0 0], v0x5f5c75461130_0, L_0x5f5c75475a70;
L_0x5f5c75477050 .concat [ 16 3 0 0], v0x5f5c75463cd0_0, L_0x5f5c75476730;
L_0x5f5c75477140 .concat [ 16 3 0 0], v0x5f5c75461130_0, L_0x5f5c75475a70;
L_0x5f5c75477280 .cmp/eeq 19, L_0x5f5c75476e80, L_0x5f5c7540a880;
S_0x5f5c75420620 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x5f5c75442d30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 3 "ena";
    .port_info 3 /OUTPUT 16 "q";
v0x5f5c7540fe20_0 .net *"_ivl_1", 11 0, L_0x5f5c75465190;  1 drivers
v0x5f5c75409c00_0 .net *"_ivl_10", 0 0, L_0x5f5c754754c0;  1 drivers
v0x5f5c75409f00_0 .net *"_ivl_13", 3 0, L_0x5f5c75475660;  1 drivers
L_0x74c499c820a8 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x5f5c7540a200_0 .net/2u *"_ivl_14", 3 0, L_0x74c499c820a8;  1 drivers
v0x5f5c7540aa20_0 .net *"_ivl_16", 0 0, L_0x5f5c75475730;  1 drivers
L_0x74c499c820f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5f5c7540aef0_0 .net/2u *"_ivl_18", 0 0, L_0x74c499c820f0;  1 drivers
L_0x74c499c82018 .functor BUFT 1, C4<100110011001>, C4<0>, C4<0>, C4<0>;
v0x5f5c75460b50_0 .net/2u *"_ivl_2", 11 0, L_0x74c499c82018;  1 drivers
v0x5f5c75460c30_0 .net *"_ivl_4", 0 0, L_0x5f5c754752b0;  1 drivers
v0x5f5c75460cf0_0 .net *"_ivl_7", 7 0, L_0x5f5c75475420;  1 drivers
L_0x74c499c82060 .functor BUFT 1, C4<10011001>, C4<0>, C4<0>, C4<0>;
v0x5f5c75460dd0_0 .net/2u *"_ivl_8", 7 0, L_0x74c499c82060;  1 drivers
v0x5f5c75460eb0_0 .net "clk", 0 0, v0x5f5c754647b0_0;  1 drivers
v0x5f5c75460f70_0 .net "ena", 3 1, L_0x5f5c75475a70;  alias, 1 drivers
v0x5f5c75461050_0 .net "enable", 3 0, L_0x5f5c75475890;  1 drivers
v0x5f5c75461130_0 .var "q", 15 0;
v0x5f5c75461210_0 .net "reset", 0 0, v0x5f5c75461fc0_0;  alias, 1 drivers
E_0x5f5c7541ddf0 .event posedge, v0x5f5c75460eb0_0;
L_0x5f5c75465190 .part v0x5f5c75461130_0, 0, 12;
L_0x5f5c754752b0 .cmp/eq 12, L_0x5f5c75465190, L_0x74c499c82018;
L_0x5f5c75475420 .part v0x5f5c75461130_0, 0, 8;
L_0x5f5c754754c0 .cmp/eq 8, L_0x5f5c75475420, L_0x74c499c82060;
L_0x5f5c75475660 .part v0x5f5c75461130_0, 0, 4;
L_0x5f5c75475730 .cmp/eq 4, L_0x5f5c75475660, L_0x74c499c820a8;
L_0x5f5c75475890 .concat [ 1 1 1 1], L_0x74c499c820f0, L_0x5f5c75475730, L_0x5f5c754754c0, L_0x5f5c754752b0;
L_0x5f5c75475a70 .part L_0x5f5c75475890, 1, 3;
S_0x5f5c754282d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 13, 3 13 0, S_0x5f5c75420620;
 .timescale -12 -12;
v0x5f5c7540f9b0_0 .var/2s "i", 31 0;
S_0x5f5c75461350 .scope module, "stim1" "stimulus_gen" 3 129, 3 23 0, S_0x5f5c75442d30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
    .port_info 4 /INPUT 1 "tb_match";
v0x5f5c75461f20_0 .net "clk", 0 0, v0x5f5c754647b0_0;  alias, 1 drivers
v0x5f5c75461fc0_0 .var "reset", 0 0;
v0x5f5c75462060_0 .net "tb_match", 0 0, L_0x5f5c75477280;  alias, 1 drivers
v0x5f5c75462100_0 .var "wavedrom_enable", 0 0;
v0x5f5c754621a0_0 .var "wavedrom_title", 511 0;
E_0x5f5c7541d030/0 .event negedge, v0x5f5c75460eb0_0;
E_0x5f5c7541d030/1 .event posedge, v0x5f5c75460eb0_0;
E_0x5f5c7541d030 .event/or E_0x5f5c7541d030/0, E_0x5f5c7541d030/1;
S_0x5f5c75461520 .scope task, "reset_test" "reset_test" 3 31, 3 31 0, S_0x5f5c75461350;
 .timescale -12 -12;
v0x5f5c75461760_0 .var/2u "arfail", 0 0;
v0x5f5c75461840_0 .var "async", 0 0;
v0x5f5c75461900_0 .var/2u "datafail", 0 0;
v0x5f5c754619a0_0 .var/2u "srfail", 0 0;
E_0x5f5c7541c7a0 .event negedge, v0x5f5c75460eb0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x5f5c7541ddf0;
    %wait E_0x5f5c7541ddf0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f5c75461fc0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5f5c7541ddf0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x5f5c7541c7a0;
    %load/vec4 v0x5f5c75462060_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x5f5c75461900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f5c75461fc0_0, 0;
    %wait E_0x5f5c7541ddf0;
    %load/vec4 v0x5f5c75462060_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x5f5c75461760_0, 0, 1;
    %wait E_0x5f5c7541ddf0;
    %load/vec4 v0x5f5c75462060_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x5f5c754619a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f5c75461fc0_0, 0;
    %load/vec4 v0x5f5c754619a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 45 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x5f5c75461760_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x5f5c75461840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x5f5c75461900_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x5f5c75461840_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 47 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x5f5c75461a60 .scope task, "wavedrom_start" "wavedrom_start" 3 58, 3 58 0, S_0x5f5c75461350;
 .timescale -12 -12;
v0x5f5c75461c60_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x5f5c75461d40 .scope task, "wavedrom_stop" "wavedrom_stop" 3 61, 3 61 0, S_0x5f5c75461350;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x5f5c75462350 .scope module, "top_module1" "top_module" 3 139, 4 1 0, S_0x5f5c75442d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 3 "ena";
    .port_info 3 /OUTPUT 16 "q";
v0x5f5c754625a0_0 .net *"_ivl_10", 0 0, L_0x5f5c75475eb0;  1 drivers
L_0x74c499c821c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5f5c75462680_0 .net/2u *"_ivl_12", 0 0, L_0x74c499c821c8;  1 drivers
L_0x74c499c82210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f5c75462760_0 .net/2u *"_ivl_14", 0 0, L_0x74c499c82210;  1 drivers
v0x5f5c75462850_0 .net *"_ivl_16", 0 0, L_0x5f5c75475ff0;  1 drivers
v0x5f5c75462930_0 .net *"_ivl_21", 3 0, L_0x5f5c754761b0;  1 drivers
v0x5f5c75462a60_0 .net *"_ivl_22", 31 0, L_0x5f5c75476250;  1 drivers
L_0x74c499c82258 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5f5c75462b40_0 .net *"_ivl_25", 27 0, L_0x74c499c82258;  1 drivers
L_0x74c499c822a0 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0x5f5c75462c20_0 .net/2u *"_ivl_26", 31 0, L_0x74c499c822a0;  1 drivers
v0x5f5c75462d00_0 .net *"_ivl_28", 0 0, L_0x5f5c75476460;  1 drivers
v0x5f5c75462e50_0 .net *"_ivl_3", 3 0, L_0x5f5c75475c00;  1 drivers
L_0x74c499c822e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5f5c75462f30_0 .net/2u *"_ivl_30", 0 0, L_0x74c499c822e8;  1 drivers
L_0x74c499c82330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f5c75463010_0 .net/2u *"_ivl_32", 0 0, L_0x74c499c82330;  1 drivers
v0x5f5c754630f0_0 .net *"_ivl_34", 0 0, L_0x5f5c75476550;  1 drivers
v0x5f5c754631d0_0 .net *"_ivl_4", 31 0, L_0x5f5c75475cf0;  1 drivers
v0x5f5c754632b0_0 .net *"_ivl_40", 3 0, L_0x5f5c754768c0;  1 drivers
v0x5f5c75463390_0 .net *"_ivl_41", 31 0, L_0x5f5c75476a50;  1 drivers
L_0x74c499c82378 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5f5c75463470_0 .net *"_ivl_44", 27 0, L_0x74c499c82378;  1 drivers
L_0x74c499c823c0 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0x5f5c75463550_0 .net/2u *"_ivl_45", 31 0, L_0x74c499c823c0;  1 drivers
v0x5f5c75463630_0 .net *"_ivl_47", 0 0, L_0x5f5c75476af0;  1 drivers
L_0x74c499c82408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5f5c754636f0_0 .net/2u *"_ivl_49", 0 0, L_0x74c499c82408;  1 drivers
L_0x74c499c82450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f5c754637d0_0 .net/2u *"_ivl_51", 0 0, L_0x74c499c82450;  1 drivers
v0x5f5c754638b0_0 .net *"_ivl_53", 0 0, L_0x5f5c75476ca0;  1 drivers
L_0x74c499c82138 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5f5c75463990_0 .net *"_ivl_7", 27 0, L_0x74c499c82138;  1 drivers
L_0x74c499c82180 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0x5f5c75463a70_0 .net/2u *"_ivl_8", 31 0, L_0x74c499c82180;  1 drivers
v0x5f5c75463b50_0 .net "clk", 0 0, v0x5f5c754647b0_0;  alias, 1 drivers
v0x5f5c75463bf0_0 .net "ena", 3 1, L_0x5f5c75476730;  alias, 1 drivers
v0x5f5c75463cd0_0 .var "q", 15 0;
v0x5f5c75463db0_0 .var "q_next", 15 0;
v0x5f5c75463e90_0 .net "reset", 0 0, v0x5f5c75461fc0_0;  alias, 1 drivers
E_0x5f5c75402820 .event anyedge, v0x5f5c75463cd0_0;
E_0x5f5c75442c60 .event posedge, v0x5f5c75461210_0, v0x5f5c75460eb0_0;
L_0x5f5c75475c00 .part v0x5f5c75463cd0_0, 0, 4;
L_0x5f5c75475cf0 .concat [ 4 28 0 0], L_0x5f5c75475c00, L_0x74c499c82138;
L_0x5f5c75475eb0 .cmp/eq 32, L_0x5f5c75475cf0, L_0x74c499c82180;
L_0x5f5c75475ff0 .functor MUXZ 1, L_0x74c499c82210, L_0x74c499c821c8, L_0x5f5c75475eb0, C4<>;
L_0x5f5c754761b0 .part v0x5f5c75463cd0_0, 4, 4;
L_0x5f5c75476250 .concat [ 4 28 0 0], L_0x5f5c754761b0, L_0x74c499c82258;
L_0x5f5c75476460 .cmp/eq 32, L_0x5f5c75476250, L_0x74c499c822a0;
L_0x5f5c75476550 .functor MUXZ 1, L_0x74c499c82330, L_0x74c499c822e8, L_0x5f5c75476460, C4<>;
L_0x5f5c75476730 .concat8 [ 1 1 1 0], L_0x5f5c75475ff0, L_0x5f5c75476550, L_0x5f5c75476ca0;
L_0x5f5c754768c0 .part v0x5f5c75463cd0_0, 8, 4;
L_0x5f5c75476a50 .concat [ 4 28 0 0], L_0x5f5c754768c0, L_0x74c499c82378;
L_0x5f5c75476af0 .cmp/eq 32, L_0x5f5c75476a50, L_0x74c499c823c0;
L_0x5f5c75476ca0 .functor MUXZ 1, L_0x74c499c82450, L_0x74c499c82408, L_0x5f5c75476af0, C4<>;
S_0x5f5c75464000 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 147, 3 147 0, S_0x5f5c75442d30;
 .timescale -12 -12;
E_0x5f5c75442ca0 .event anyedge, v0x5f5c75464c80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5f5c75464c80_0;
    %nor/r;
    %assign/vec4 v0x5f5c75464c80_0, 0;
    %wait E_0x5f5c75442ca0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5f5c75461350;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f5c75461fc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %pad/s 1;
    %store/vec4 v0x5f5c75461840_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x5f5c75461520;
    %join;
    %pushi/vec4 2, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5f5c7541ddf0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %wait E_0x5f5c7541c7a0;
    %pushi/vec4 12, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5f5c7541ddf0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %wait E_0x5f5c7541c7a0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x5f5c75461d40;
    %join;
    %pushi/vec4 71, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5f5c7541ddf0;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %wait E_0x5f5c7541c7a0;
    %pushi/vec4 16, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5f5c7541ddf0;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %wait E_0x5f5c7541c7a0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x5f5c75461d40;
    %join;
    %pushi/vec4 400, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5f5c7541d030;
    %vpi_func 3 81 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x5f5c75461fc0_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %pushi/vec4 19590, 0, 32;
T_4.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.11, 5;
    %jmp/1 T_4.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5f5c7541ddf0;
    %jmp T_4.10;
T_4.11 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f5c75461fc0_0, 0;
    %pushi/vec4 5, 0, 32;
T_4.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.13, 5;
    %jmp/1 T_4.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5f5c7541ddf0;
    %jmp T_4.12;
T_4.13 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 85 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x5f5c75420620;
T_5 ;
    %wait E_0x5f5c7541ddf0;
    %fork t_1, S_0x5f5c754282d0;
    %jmp t_0;
    .scope S_0x5f5c754282d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f5c7540f9b0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x5f5c7540f9b0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0x5f5c75461210_0;
    %flag_set/vec4 8;
    %jmp/1 T_5.4, 8;
    %load/vec4 v0x5f5c75461130_0;
    %load/vec4 v0x5f5c7540f9b0_0;
    %muli 4, 0, 32;
    %part/s 4;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_5.5, 4;
    %load/vec4 v0x5f5c75461050_0;
    %load/vec4 v0x5f5c7540f9b0_0;
    %part/s 1;
    %and;
T_5.5;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.4;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 4;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5f5c7540f9b0_0;
    %muli 4, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x5f5c75461130_0, 4, 5;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x5f5c75461050_0;
    %load/vec4 v0x5f5c7540f9b0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0x5f5c75461130_0;
    %load/vec4 v0x5f5c7540f9b0_0;
    %muli 4, 0, 32;
    %part/s 4;
    %addi 1, 0, 4;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5f5c7540f9b0_0;
    %muli 4, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x5f5c75461130_0, 4, 5;
T_5.6 ;
T_5.3 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5f5c7540f9b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5f5c7540f9b0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .scope S_0x5f5c75420620;
t_0 %join;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5f5c75462350;
T_6 ;
    %wait E_0x5f5c75442c60;
    %load/vec4 v0x5f5c75463e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5f5c75463cd0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5f5c75463db0_0;
    %assign/vec4 v0x5f5c75463cd0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5f5c75462350;
T_7 ;
    %wait E_0x5f5c75402820;
    %load/vec4 v0x5f5c75463cd0_0;
    %store/vec4 v0x5f5c75463db0_0, 0, 16;
    %load/vec4 v0x5f5c75463bf0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5f5c75463cd0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.2, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x5f5c75463cd0_0;
    %parti/s 4, 0, 2;
    %addi 1, 0, 4;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f5c75463db0_0, 4, 4;
T_7.0 ;
    %load/vec4 v0x5f5c75463bf0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x5f5c75463cd0_0;
    %parti/s 4, 4, 4;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.6, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %load/vec4 v0x5f5c75463cd0_0;
    %parti/s 4, 4, 4;
    %addi 1, 0, 4;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f5c75463db0_0, 4, 4;
T_7.4 ;
    %load/vec4 v0x5f5c75463bf0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %load/vec4 v0x5f5c75463cd0_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.10, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_7.11, 8;
T_7.10 ; End of true expr.
    %load/vec4 v0x5f5c75463cd0_0;
    %parti/s 4, 8, 5;
    %addi 1, 0, 4;
    %jmp/0 T_7.11, 8;
 ; End of false expr.
    %blend;
T_7.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f5c75463db0_0, 4, 4;
T_7.8 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5f5c75442d30;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f5c754647b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f5c75464c80_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x5f5c75442d30;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x5f5c754647b0_0;
    %inv;
    %store/vec4 v0x5f5c754647b0_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_0x5f5c75442d30;
T_10 ;
    %vpi_call/w 3 121 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 122 "$dumpvars", 32'sb00000000000000000000000000000001, v0x5f5c75461f20_0, v0x5f5c75464e10_0, v0x5f5c754647b0_0, v0x5f5c75464b20_0, v0x5f5c75464910_0, v0x5f5c75464850_0, v0x5f5c75464a50_0, v0x5f5c754649b0_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x5f5c75442d30;
T_11 ;
    %load/vec4 v0x5f5c75464bc0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x5f5c75464bc0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x5f5c75464bc0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 156 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 157 "$display", "Hint: Output '%s' has no mismatches.", "ena" {0 0 0};
T_11.1 ;
    %load/vec4 v0x5f5c75464bc0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x5f5c75464bc0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x5f5c75464bc0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 158 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 159 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_11.3 ;
    %load/vec4 v0x5f5c75464bc0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x5f5c75464bc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 161 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 162 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x5f5c75464bc0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x5f5c75464bc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 163 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x5f5c75442d30;
T_12 ;
    %wait E_0x5f5c7541d030;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5f5c75464bc0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f5c75464bc0_0, 4, 32;
    %load/vec4 v0x5f5c75464d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x5f5c75464bc0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 174 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f5c75464bc0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5f5c75464bc0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f5c75464bc0_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x5f5c75464910_0;
    %load/vec4 v0x5f5c75464910_0;
    %load/vec4 v0x5f5c75464850_0;
    %xor;
    %load/vec4 v0x5f5c75464910_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x5f5c75464bc0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f5c75464bc0_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x5f5c75464bc0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f5c75464bc0_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x5f5c75464a50_0;
    %load/vec4 v0x5f5c75464a50_0;
    %load/vec4 v0x5f5c754649b0_0;
    %xor;
    %load/vec4 v0x5f5c75464a50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x5f5c75464bc0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 181 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f5c75464bc0_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x5f5c75464bc0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f5c75464bc0_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/validation_set/countbcd/countbcd_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/parameter_sweep/candidates3_depth5/countbcd/iter3/response0/top_module.sv";
