===========
Cache Ports
===========
.. raw:: html

    <img width="100%" src="./images/port_diagram.svg">

+-----------+---------------+--------------------------+---------------------------+----------------+---------------+---------------+---------------------------+
| CPU Interface                                                                    | DRAM Interface                                                             |
+===========+===============+==========================+===========================+================+===============+===============+===========================+
| **Port**  | **Direction** | **Size**                 | **Description**           | **Port**       | **Direction** | **Size**      | **Description**           |
+-----------+---------------+--------------------------+---------------------------+----------------+---------------+---------------+---------------------------+
| ``clk``   | in            | 1                        | Clock                     | ``main_csb``   | out           | 1             | Chip Select (Active Low)  |
+-----------+---------------+--------------------------+---------------------------+----------------+---------------+---------------+---------------------------+
| ``rst``   | in            | 1                        | Reset                     | ``main_web``   | out           | 1             | Write Enable (Active Low) |
+-----------+---------------+--------------------------+---------------------------+----------------+---------------+---------------+---------------------------+
| ``flush`` | in            | 1                        | Flush                     | ``main_addr``  | out           | address\_size | Address                   |
+-----------+---------------+--------------------------+---------------------------+----------------+---------------+---------------+---------------------------+
| ``csb``   | in            | 1                        | Chip Select (Active Low)  | ``main_din``   | out           | word\_size    | Data Input                |
+-----------+---------------+--------------------------+---------------------------+----------------+---------------+---------------+---------------------------+
| ``web``   | in            | 1                        | Write Enable (Active Low) | ``main_dout``  | in            | word\_size    | Data Output               |
+-----------+---------------+--------------------------+---------------------------+----------------+---------------+---------------+---------------------------+
| ``wmask`` | in            | word\_size / write\_size | Write mask                | ``main_stall`` | in            | 1             | Stall                     |
+-----------+---------------+--------------------------+---------------------------+----------------+---------------+---------------+---------------------------+
| ``addr``  | in            | address\_size            | Address                   |                |               |               |                           |
+-----------+---------------+--------------------------+---------------------------+----------------+---------------+---------------+---------------------------+
| ``din``   | in            | word\_size               | Data Input                |                |               |               |                           |
+-----------+---------------+--------------------------+---------------------------+----------------+---------------+---------------+---------------------------+
| ``dout``  | out           | word\_size               | Data Output               |                |               |               |                           |
+-----------+---------------+--------------------------+---------------------------+----------------+---------------+---------------+---------------------------+
| ``stall`` | out           | 1                        | Stall                     |                |               |               |                           |
+-----------+---------------+--------------------------+---------------------------+----------------+---------------+---------------+---------------------------+