# do vhdl.do
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 13:13:29 on Sep 21,2019
# vlog -work work vhdl.vo 
# -- Compiling module vhdl
# 
# Top level modules:
# 	vhdl
# End time: 13:13:29 on Sep 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 13:13:29 on Sep 21,2019
# vlog -work work Waveform.vwf.vt 
# -- Compiling module vhdl_vlg_vec_tst
# 
# Top level modules:
# 	vhdl_vlg_vec_tst
# End time: 13:13:29 on Sep 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.vhdl_vlg_vec_tst -voptargs=""+acc"" 
# Start time: 13:13:29 on Sep 21,2019
# Loading work.vhdl_vlg_vec_tst
# Loading work.vhdl
# ** Note: $finish    : Waveform.vwf.vt(51)
#    Time: 160 ns  Iteration: 0  Instance: /vhdl_vlg_vec_tst
# End time: 13:13:30 on Sep 21,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
