library ieee;
use ieee.std_logic_1164.all;

entity sensor_counter is
	port(	line_sensor : in std_logic_vector(7 downto 0);
			lidx : in integer;
			ridx : in integer;
			cnt : out integer;
	);
end sensor_counter;

architecture design of sensor_counter is
signal sum : integer range 0 to 8 := 0;
begin

	process(line_sensor(lidx to ridx))
	begin
		for i in line_sensor(lidx to ridx) loop
			if (line_sensor(i) = '1') then
				sum <= sum + 1;
			end if;
		end loop;
	end process;
end design;