# Generated by Yosys 0.44+60 (git sha1 0fc5812dc, aarch64-linux-gnu-g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 2
attribute \hdlname "dut"
attribute \top 1
attribute \src "design.sv:1.1-3.10"
module \dut
  attribute \src "design.sv:1.18-1.19"
  wire input 1 \a
  attribute \src "design.sv:1.27-1.28"
  wire input 2 \b
  attribute \src "design.sv:1.37-1.38"
  wire output 3 \o
  attribute \src "design.sv:2.14-2.19"
  cell $xor $xor$design.sv:2$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a
    connect \B \b
    connect \Y \o
  end
end
