 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 100
Design : system_top
Version: K-2015.06
Date   : Sat Sep 27 03:50:10 2025
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: UART_CLK (clock source 'clk2')
  Endpoint: int_clk_div_rx/div_clk_reg_reg
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  UART_CLK (in)                                           0.00       0.00 r
  int_clk_div_rx/i_ref_clk (int_clk_div_1)                0.00       0.00 r
  int_clk_div_rx/U11/Y (OAI2BB2X1M)                       0.33       0.33 r
  int_clk_div_rx/U45/Y (NOR2BX8M)                         1.96       2.29 r
  int_clk_div_rx/U22/Y (OAI2B2X1M)                        0.16       2.45 f
  int_clk_div_rx/div_clk_reg_reg/D (DFFRX1M)              0.00       2.45 f
  data arrival time                                                  2.45

  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  int_clk_div_rx/div_clk_reg_reg/CK (DFFRX1M)             0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -2.45
  --------------------------------------------------------------------------
  slack (MET)                                                        2.40


  Startpoint: UART_CLK (clock source 'clk2')
  Endpoint: int_clk_div_tx/div_clk_reg_reg
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  UART_CLK (in)                                           0.00       0.00 r
  int_clk_div_tx/i_ref_clk (int_clk_div_0)                0.00       0.00 r
  int_clk_div_tx/U11/Y (OAI2BB2X1M)                       0.35       0.35 r
  int_clk_div_tx/U4/Y (NOR2BX12M)                         2.01       2.36 r
  int_clk_div_tx/U19/Y (OAI2B2X1M)                        0.16       2.52 f
  int_clk_div_tx/div_clk_reg_reg/D (DFFRX1M)              0.00       2.52 f
  data arrival time                                                  2.52

  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  int_clk_div_tx/div_clk_reg_reg/CK (DFFRX1M)             0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -2.52
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: RST_SYNC_ref/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: RST_SYNC_ref/sync_rst_reg
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RST_SYNC_ref/out_reg[1]/CK (DFFRQX2M)                   0.00       0.00 r
  RST_SYNC_ref/out_reg[1]/Q (DFFRQX2M)                    0.54       0.54 f
  RST_SYNC_ref/sync_rst_reg/D (DFFRQX2M)                  0.00       0.54 f
  data arrival time                                                  0.54

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RST_SYNC_ref/sync_rst_reg/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: RST_SYNC_ref/out_reg[0]/CK
              (internal path startpoint clocked by clk1)
  Endpoint: RST_SYNC_ref/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  RST_SYNC_ref/out_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  RST_SYNC_ref/out_reg[0]/Q (DFFRQX2M)                    0.54       0.54 f
  RST_SYNC_ref/out_reg[1]/D (DFFRQX2M)                    0.00       0.54 f
  data arrival time                                                  0.54

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RST_SYNC_ref/out_reg[1]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: ASYNC_FIFO_inst/DF_SYNC_w/out1_reg[1]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ASYNC_FIFO_inst/DF_SYNC_w/out2_reg[1]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/DF_SYNC_w/out1_reg[1]/CK (DFFRQX2M)     0.00       0.00 r
  ASYNC_FIFO_inst/DF_SYNC_w/out1_reg[1]/Q (DFFRQX2M)      0.54       0.54 f
  ASYNC_FIFO_inst/DF_SYNC_w/out2_reg[1]/D (DFFRQX2M)      0.00       0.54 f
  data arrival time                                                  0.54

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO_inst/DF_SYNC_w/out2_reg[1]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: ASYNC_FIFO_inst/DF_SYNC_w/out1_reg[0]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ASYNC_FIFO_inst/DF_SYNC_w/out2_reg[0]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/DF_SYNC_w/out1_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  ASYNC_FIFO_inst/DF_SYNC_w/out1_reg[0]/Q (DFFRQX2M)      0.54       0.54 f
  ASYNC_FIFO_inst/DF_SYNC_w/out2_reg[0]/D (DFFRQX2M)      0.00       0.54 f
  data arrival time                                                  0.54

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO_inst/DF_SYNC_w/out2_reg[0]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: ASYNC_FIFO_inst/DF_SYNC_w/out1_reg[3]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ASYNC_FIFO_inst/DF_SYNC_w/out2_reg[3]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/DF_SYNC_w/out1_reg[3]/CK (DFFRQX2M)     0.00       0.00 r
  ASYNC_FIFO_inst/DF_SYNC_w/out1_reg[3]/Q (DFFRQX2M)      0.54       0.54 f
  ASYNC_FIFO_inst/DF_SYNC_w/out2_reg[3]/D (DFFRQX2M)      0.00       0.54 f
  data arrival time                                                  0.54

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO_inst/DF_SYNC_w/out2_reg[3]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: ASYNC_FIFO_inst/DF_SYNC_w/out1_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ASYNC_FIFO_inst/DF_SYNC_w/out2_reg[2]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/DF_SYNC_w/out1_reg[2]/CK (DFFRQX2M)     0.00       0.00 r
  ASYNC_FIFO_inst/DF_SYNC_w/out1_reg[2]/Q (DFFRQX2M)      0.54       0.54 f
  ASYNC_FIFO_inst/DF_SYNC_w/out2_reg[2]/D (DFFRQX2M)      0.00       0.54 f
  data arrival time                                                  0.54

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO_inst/DF_SYNC_w/out2_reg[2]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: DATA_SYNC_inst/sync_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: DATA_SYNC_inst/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC_inst/sync_reg_reg[0]/CK (DFFRQX2M)            0.00       0.00 r
  DATA_SYNC_inst/sync_reg_reg[0]/Q (DFFRQX2M)             0.54       0.54 f
  DATA_SYNC_inst/sync_reg_reg[1]/D (DFFRQX2M)             0.00       0.54 f
  data arrival time                                                  0.54

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DATA_SYNC_inst/sync_reg_reg[1]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: DATA_SYNC_inst/sync_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: DATA_SYNC_inst/enable_flop_reg
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC_inst/sync_reg_reg[1]/CK (DFFRQX2M)            0.00       0.00 r
  DATA_SYNC_inst/sync_reg_reg[1]/Q (DFFRQX2M)             0.61       0.61 f
  DATA_SYNC_inst/enable_flop_reg/D (DFFRQX2M)             0.00       0.61 f
  data arrival time                                                  0.61

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DATA_SYNC_inst/enable_flop_reg/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: ASYNC_FIFO_inst/sync_r2w/wr_pointer_reg[3]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ASYNC_FIFO_inst/sync_r2w/w_gray_encoding_reg[3]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/sync_r2w/wr_pointer_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/sync_r2w/wr_pointer_reg[3]/Q (DFFRQX2M)
                                                          0.68       0.68 f
  ASYNC_FIFO_inst/sync_r2w/w_gray_encoding_reg[3]/D (DFFRQX2M)
                                                          0.00       0.68 f
  data arrival time                                                  0.68

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO_inst/sync_r2w/w_gray_encoding_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: ASYNC_FIFO_inst/sync_r2w/wr_pointer_reg[3]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ASYNC_FIFO_inst/sync_r2w/wr_pointer_reg[3]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/sync_r2w/wr_pointer_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/sync_r2w/wr_pointer_reg[3]/Q (DFFRQX2M)
                                                          0.68       0.68 f
  ASYNC_FIFO_inst/sync_r2w/U14/Y (XNOR2X2M)               0.27       0.95 f
  ASYNC_FIFO_inst/sync_r2w/wr_pointer_reg[3]/D (DFFRQX2M)
                                                          0.00       0.95 f
  data arrival time                                                  0.95

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO_inst/sync_r2w/wr_pointer_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: ALU_INST/ALU_OUT_reg[7]
              (rising edge-triggered flip-flop clocked by gated_clk)
  Endpoint: SYS_CTRL/alu_dn_reg[7]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock gated_clk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_INST/ALU_OUT_reg[7]/CK (DFFRQX2M)                   0.00       0.00 r
  ALU_INST/ALU_OUT_reg[7]/Q (DFFRQX2M)                    0.47       0.47 r
  ALU_INST/ALU_OUT[7] (ALU_OPER_WIDTH8_OUT_WIDTH16)       0.00       0.47 r
  SYS_CTRL/ALU_OUT[7] (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       0.47 r
  SYS_CTRL/U112/Y (AO22X1M)                               0.35       0.82 r
  SYS_CTRL/alu_dn_reg[7]/D (DFFRQX2M)                     0.00       0.82 r
  data arrival time                                                  0.82

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_CTRL/alu_dn_reg[7]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: ALU_INST/ALU_OUT_reg[6]
              (rising edge-triggered flip-flop clocked by gated_clk)
  Endpoint: SYS_CTRL/alu_dn_reg[6]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock gated_clk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_INST/ALU_OUT_reg[6]/CK (DFFRQX2M)                   0.00       0.00 r
  ALU_INST/ALU_OUT_reg[6]/Q (DFFRQX2M)                    0.47       0.47 r
  ALU_INST/ALU_OUT[6] (ALU_OPER_WIDTH8_OUT_WIDTH16)       0.00       0.47 r
  SYS_CTRL/ALU_OUT[6] (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       0.47 r
  SYS_CTRL/U111/Y (AO22X1M)                               0.35       0.82 r
  SYS_CTRL/alu_dn_reg[6]/D (DFFRQX2M)                     0.00       0.82 r
  data arrival time                                                  0.82

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_CTRL/alu_dn_reg[6]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: ALU_INST/ALU_OUT_reg[5]
              (rising edge-triggered flip-flop clocked by gated_clk)
  Endpoint: SYS_CTRL/alu_dn_reg[5]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock gated_clk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_INST/ALU_OUT_reg[5]/CK (DFFRQX2M)                   0.00       0.00 r
  ALU_INST/ALU_OUT_reg[5]/Q (DFFRQX2M)                    0.47       0.47 r
  ALU_INST/ALU_OUT[5] (ALU_OPER_WIDTH8_OUT_WIDTH16)       0.00       0.47 r
  SYS_CTRL/ALU_OUT[5] (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       0.47 r
  SYS_CTRL/U110/Y (AO22X1M)                               0.35       0.82 r
  SYS_CTRL/alu_dn_reg[5]/D (DFFRQX2M)                     0.00       0.82 r
  data arrival time                                                  0.82

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_CTRL/alu_dn_reg[5]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: ALU_INST/ALU_OUT_reg[4]
              (rising edge-triggered flip-flop clocked by gated_clk)
  Endpoint: SYS_CTRL/alu_dn_reg[4]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock gated_clk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_INST/ALU_OUT_reg[4]/CK (DFFRQX2M)                   0.00       0.00 r
  ALU_INST/ALU_OUT_reg[4]/Q (DFFRQX2M)                    0.47       0.47 r
  ALU_INST/ALU_OUT[4] (ALU_OPER_WIDTH8_OUT_WIDTH16)       0.00       0.47 r
  SYS_CTRL/ALU_OUT[4] (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       0.47 r
  SYS_CTRL/U109/Y (AO22X1M)                               0.35       0.82 r
  SYS_CTRL/alu_dn_reg[4]/D (DFFRQX2M)                     0.00       0.82 r
  data arrival time                                                  0.82

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_CTRL/alu_dn_reg[4]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: ALU_INST/ALU_OUT_reg[3]
              (rising edge-triggered flip-flop clocked by gated_clk)
  Endpoint: SYS_CTRL/alu_dn_reg[3]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock gated_clk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_INST/ALU_OUT_reg[3]/CK (DFFRQX2M)                   0.00       0.00 r
  ALU_INST/ALU_OUT_reg[3]/Q (DFFRQX2M)                    0.47       0.47 r
  ALU_INST/ALU_OUT[3] (ALU_OPER_WIDTH8_OUT_WIDTH16)       0.00       0.47 r
  SYS_CTRL/ALU_OUT[3] (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       0.47 r
  SYS_CTRL/U108/Y (AO22X1M)                               0.35       0.82 r
  SYS_CTRL/alu_dn_reg[3]/D (DFFRQX2M)                     0.00       0.82 r
  data arrival time                                                  0.82

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_CTRL/alu_dn_reg[3]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: ALU_INST/ALU_OUT_reg[2]
              (rising edge-triggered flip-flop clocked by gated_clk)
  Endpoint: SYS_CTRL/alu_dn_reg[2]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock gated_clk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_INST/ALU_OUT_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  ALU_INST/ALU_OUT_reg[2]/Q (DFFRQX2M)                    0.47       0.47 r
  ALU_INST/ALU_OUT[2] (ALU_OPER_WIDTH8_OUT_WIDTH16)       0.00       0.47 r
  SYS_CTRL/ALU_OUT[2] (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       0.47 r
  SYS_CTRL/U107/Y (AO22X1M)                               0.35       0.82 r
  SYS_CTRL/alu_dn_reg[2]/D (DFFRQX2M)                     0.00       0.82 r
  data arrival time                                                  0.82

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_CTRL/alu_dn_reg[2]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: ALU_INST/ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by gated_clk)
  Endpoint: SYS_CTRL/alu_dn_reg[0]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock gated_clk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_INST/ALU_OUT_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  ALU_INST/ALU_OUT_reg[0]/Q (DFFRQX2M)                    0.47       0.47 r
  ALU_INST/ALU_OUT[0] (ALU_OPER_WIDTH8_OUT_WIDTH16)       0.00       0.47 r
  SYS_CTRL/ALU_OUT[0] (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       0.47 r
  SYS_CTRL/U105/Y (AO22X1M)                               0.35       0.82 r
  SYS_CTRL/alu_dn_reg[0]/D (DFFRQX2M)                     0.00       0.82 r
  data arrival time                                                  0.82

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_CTRL/alu_dn_reg[0]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: ALU_INST/ALU_OUT_reg[15]
              (rising edge-triggered flip-flop clocked by gated_clk)
  Endpoint: SYS_CTRL/alu_dn_reg[15]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock gated_clk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_INST/ALU_OUT_reg[15]/CK (DFFRQX2M)                  0.00       0.00 r
  ALU_INST/ALU_OUT_reg[15]/Q (DFFRQX2M)                   0.47       0.47 r
  ALU_INST/ALU_OUT[15] (ALU_OPER_WIDTH8_OUT_WIDTH16)      0.00       0.47 r
  SYS_CTRL/ALU_OUT[15] (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       0.47 r
  SYS_CTRL/U120/Y (AO22X1M)                               0.35       0.82 r
  SYS_CTRL/alu_dn_reg[15]/D (DFFRQX2M)                    0.00       0.82 r
  data arrival time                                                  0.82

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_CTRL/alu_dn_reg[15]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: ALU_INST/ALU_OUT_reg[14]
              (rising edge-triggered flip-flop clocked by gated_clk)
  Endpoint: SYS_CTRL/alu_dn_reg[14]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock gated_clk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_INST/ALU_OUT_reg[14]/CK (DFFRQX2M)                  0.00       0.00 r
  ALU_INST/ALU_OUT_reg[14]/Q (DFFRQX2M)                   0.47       0.47 r
  ALU_INST/ALU_OUT[14] (ALU_OPER_WIDTH8_OUT_WIDTH16)      0.00       0.47 r
  SYS_CTRL/ALU_OUT[14] (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       0.47 r
  SYS_CTRL/U119/Y (AO22X1M)                               0.35       0.82 r
  SYS_CTRL/alu_dn_reg[14]/D (DFFRQX2M)                    0.00       0.82 r
  data arrival time                                                  0.82

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_CTRL/alu_dn_reg[14]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: ALU_INST/ALU_OUT_reg[13]
              (rising edge-triggered flip-flop clocked by gated_clk)
  Endpoint: SYS_CTRL/alu_dn_reg[13]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock gated_clk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_INST/ALU_OUT_reg[13]/CK (DFFRQX2M)                  0.00       0.00 r
  ALU_INST/ALU_OUT_reg[13]/Q (DFFRQX2M)                   0.47       0.47 r
  ALU_INST/ALU_OUT[13] (ALU_OPER_WIDTH8_OUT_WIDTH16)      0.00       0.47 r
  SYS_CTRL/ALU_OUT[13] (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       0.47 r
  SYS_CTRL/U118/Y (AO22X1M)                               0.35       0.82 r
  SYS_CTRL/alu_dn_reg[13]/D (DFFRQX2M)                    0.00       0.82 r
  data arrival time                                                  0.82

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_CTRL/alu_dn_reg[13]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: ALU_INST/ALU_OUT_reg[12]
              (rising edge-triggered flip-flop clocked by gated_clk)
  Endpoint: SYS_CTRL/alu_dn_reg[12]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock gated_clk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_INST/ALU_OUT_reg[12]/CK (DFFRQX2M)                  0.00       0.00 r
  ALU_INST/ALU_OUT_reg[12]/Q (DFFRQX2M)                   0.47       0.47 r
  ALU_INST/ALU_OUT[12] (ALU_OPER_WIDTH8_OUT_WIDTH16)      0.00       0.47 r
  SYS_CTRL/ALU_OUT[12] (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       0.47 r
  SYS_CTRL/U117/Y (AO22X1M)                               0.35       0.82 r
  SYS_CTRL/alu_dn_reg[12]/D (DFFRQX2M)                    0.00       0.82 r
  data arrival time                                                  0.82

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_CTRL/alu_dn_reg[12]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: ALU_INST/ALU_OUT_reg[11]
              (rising edge-triggered flip-flop clocked by gated_clk)
  Endpoint: SYS_CTRL/alu_dn_reg[11]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock gated_clk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_INST/ALU_OUT_reg[11]/CK (DFFRQX2M)                  0.00       0.00 r
  ALU_INST/ALU_OUT_reg[11]/Q (DFFRQX2M)                   0.47       0.47 r
  ALU_INST/ALU_OUT[11] (ALU_OPER_WIDTH8_OUT_WIDTH16)      0.00       0.47 r
  SYS_CTRL/ALU_OUT[11] (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       0.47 r
  SYS_CTRL/U116/Y (AO22X1M)                               0.35       0.82 r
  SYS_CTRL/alu_dn_reg[11]/D (DFFRQX2M)                    0.00       0.82 r
  data arrival time                                                  0.82

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_CTRL/alu_dn_reg[11]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: ALU_INST/ALU_OUT_reg[10]
              (rising edge-triggered flip-flop clocked by gated_clk)
  Endpoint: SYS_CTRL/alu_dn_reg[10]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock gated_clk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_INST/ALU_OUT_reg[10]/CK (DFFRQX2M)                  0.00       0.00 r
  ALU_INST/ALU_OUT_reg[10]/Q (DFFRQX2M)                   0.47       0.47 r
  ALU_INST/ALU_OUT[10] (ALU_OPER_WIDTH8_OUT_WIDTH16)      0.00       0.47 r
  SYS_CTRL/ALU_OUT[10] (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       0.47 r
  SYS_CTRL/U115/Y (AO22X1M)                               0.35       0.82 r
  SYS_CTRL/alu_dn_reg[10]/D (DFFRQX2M)                    0.00       0.82 r
  data arrival time                                                  0.82

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_CTRL/alu_dn_reg[10]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: ALU_INST/ALU_OUT_reg[9]
              (rising edge-triggered flip-flop clocked by gated_clk)
  Endpoint: SYS_CTRL/alu_dn_reg[9]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock gated_clk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_INST/ALU_OUT_reg[9]/CK (DFFRQX2M)                   0.00       0.00 r
  ALU_INST/ALU_OUT_reg[9]/Q (DFFRQX2M)                    0.47       0.47 r
  ALU_INST/ALU_OUT[9] (ALU_OPER_WIDTH8_OUT_WIDTH16)       0.00       0.47 r
  SYS_CTRL/ALU_OUT[9] (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       0.47 r
  SYS_CTRL/U114/Y (AO22X1M)                               0.35       0.82 r
  SYS_CTRL/alu_dn_reg[9]/D (DFFRQX2M)                     0.00       0.82 r
  data arrival time                                                  0.82

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_CTRL/alu_dn_reg[9]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: ALU_INST/ALU_OUT_reg[8]
              (rising edge-triggered flip-flop clocked by gated_clk)
  Endpoint: SYS_CTRL/alu_dn_reg[8]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock gated_clk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_INST/ALU_OUT_reg[8]/CK (DFFRQX2M)                   0.00       0.00 r
  ALU_INST/ALU_OUT_reg[8]/Q (DFFRQX2M)                    0.47       0.47 r
  ALU_INST/ALU_OUT[8] (ALU_OPER_WIDTH8_OUT_WIDTH16)       0.00       0.47 r
  SYS_CTRL/ALU_OUT[8] (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       0.47 r
  SYS_CTRL/U113/Y (AO22X1M)                               0.35       0.82 r
  SYS_CTRL/alu_dn_reg[8]/D (DFFRQX2M)                     0.00       0.82 r
  data arrival time                                                  0.82

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_CTRL/alu_dn_reg[8]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[6][7]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[6][7]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[6][7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[6][7]/Q (DFFRQX2M)
                                                          0.61       0.61 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/U64/Y (OAI2BB2X1M)        0.40       1.02 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[6][7]/D (DFFRQX2M)
                                                          0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[6][7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[6][6]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[6][6]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[6][6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[6][6]/Q (DFFRQX2M)
                                                          0.61       0.61 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/U63/Y (OAI2BB2X1M)        0.40       1.02 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[6][6]/D (DFFRQX2M)
                                                          0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[6][6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[6][5]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[6][5]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[6][5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[6][5]/Q (DFFRQX2M)
                                                          0.61       0.61 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/U62/Y (OAI2BB2X1M)        0.40       1.02 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[6][5]/D (DFFRQX2M)
                                                          0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[6][5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[6][4]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[6][4]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[6][4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[6][4]/Q (DFFRQX2M)
                                                          0.61       0.61 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/U61/Y (OAI2BB2X1M)        0.40       1.02 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[6][4]/D (DFFRQX2M)
                                                          0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[6][4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[6][3]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[6][3]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[6][3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[6][3]/Q (DFFRQX2M)
                                                          0.61       0.61 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/U60/Y (OAI2BB2X1M)        0.40       1.02 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[6][3]/D (DFFRQX2M)
                                                          0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[6][3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[6][2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[6][2]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[6][2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[6][2]/Q (DFFRQX2M)
                                                          0.61       0.61 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/U59/Y (OAI2BB2X1M)        0.40       1.02 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[6][2]/D (DFFRQX2M)
                                                          0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[6][2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[6][1]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[6][1]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[6][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[6][1]/Q (DFFRQX2M)
                                                          0.61       0.61 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/U58/Y (OAI2BB2X1M)        0.40       1.02 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[6][1]/D (DFFRQX2M)
                                                          0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[6][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[6][0]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[6][0]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[6][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[6][0]/Q (DFFRQX2M)
                                                          0.61       0.61 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/U57/Y (OAI2BB2X1M)        0.40       1.02 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[6][0]/D (DFFRQX2M)
                                                          0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[6][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[2][7]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[2][7]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[2][7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[2][7]/Q (DFFRQX2M)
                                                          0.61       0.61 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/U40/Y (OAI2BB2X1M)        0.40       1.02 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[2][7]/D (DFFRQX2M)
                                                          0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[2][7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[2][6]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[2][6]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[2][6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[2][6]/Q (DFFRQX2M)
                                                          0.61       0.61 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/U39/Y (OAI2BB2X1M)        0.40       1.02 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[2][6]/D (DFFRQX2M)
                                                          0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[2][6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[2][5]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[2][5]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[2][5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[2][5]/Q (DFFRQX2M)
                                                          0.61       0.61 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/U38/Y (OAI2BB2X1M)        0.40       1.02 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[2][5]/D (DFFRQX2M)
                                                          0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[2][5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[2][4]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[2][4]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[2][4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[2][4]/Q (DFFRQX2M)
                                                          0.61       0.61 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/U37/Y (OAI2BB2X1M)        0.40       1.02 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[2][4]/D (DFFRQX2M)
                                                          0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[2][4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[2][3]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[2][3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[2][3]/Q (DFFRQX2M)
                                                          0.61       0.61 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/U36/Y (OAI2BB2X1M)        0.40       1.02 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[2][3]/D (DFFRQX2M)
                                                          0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[2][3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[2][2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[2][2]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[2][2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[2][2]/Q (DFFRQX2M)
                                                          0.61       0.61 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/U35/Y (OAI2BB2X1M)        0.40       1.02 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[2][2]/D (DFFRQX2M)
                                                          0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[2][2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[2][1]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[2][1]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[2][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[2][1]/Q (DFFRQX2M)
                                                          0.61       0.61 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/U34/Y (OAI2BB2X1M)        0.40       1.02 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[2][1]/D (DFFRQX2M)
                                                          0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[2][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[2][0]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[2][0]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[2][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[2][0]/Q (DFFRQX2M)
                                                          0.61       0.61 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/U33/Y (OAI2BB2X1M)        0.40       1.02 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[2][0]/D (DFFRQX2M)
                                                          0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[2][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: register8_16_inst/REG_FILE_reg[14][7]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[14][7]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[14][7]/CK (DFFRQX2M)     0.00       0.00 r
  register8_16_inst/REG_FILE_reg[14][7]/Q (DFFRQX2M)      0.61       0.61 f
  register8_16_inst/U205/Y (OAI2BB2X1M)                   0.40       1.02 f
  register8_16_inst/REG_FILE_reg[14][7]/D (DFFRQX2M)      0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register8_16_inst/REG_FILE_reg[14][7]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: register8_16_inst/REG_FILE_reg[14][6]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[14][6]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[14][6]/CK (DFFRQX2M)     0.00       0.00 r
  register8_16_inst/REG_FILE_reg[14][6]/Q (DFFRQX2M)      0.61       0.61 f
  register8_16_inst/U110/Y (OAI2BB2X1M)                   0.40       1.02 f
  register8_16_inst/REG_FILE_reg[14][6]/D (DFFRQX2M)      0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register8_16_inst/REG_FILE_reg[14][6]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: register8_16_inst/REG_FILE_reg[14][5]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[14][5]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[14][5]/CK (DFFRQX2M)     0.00       0.00 r
  register8_16_inst/REG_FILE_reg[14][5]/Q (DFFRQX2M)      0.61       0.61 f
  register8_16_inst/U204/Y (OAI2BB2X1M)                   0.40       1.02 f
  register8_16_inst/REG_FILE_reg[14][5]/D (DFFRQX2M)      0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register8_16_inst/REG_FILE_reg[14][5]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: register8_16_inst/REG_FILE_reg[14][4]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[14][4]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[14][4]/CK (DFFRQX2M)     0.00       0.00 r
  register8_16_inst/REG_FILE_reg[14][4]/Q (DFFRQX2M)      0.61       0.61 f
  register8_16_inst/U203/Y (OAI2BB2X1M)                   0.40       1.02 f
  register8_16_inst/REG_FILE_reg[14][4]/D (DFFRQX2M)      0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register8_16_inst/REG_FILE_reg[14][4]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: register8_16_inst/REG_FILE_reg[14][3]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[14][3]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[14][3]/CK (DFFRQX2M)     0.00       0.00 r
  register8_16_inst/REG_FILE_reg[14][3]/Q (DFFRQX2M)      0.61       0.61 f
  register8_16_inst/U202/Y (OAI2BB2X1M)                   0.40       1.02 f
  register8_16_inst/REG_FILE_reg[14][3]/D (DFFRQX2M)      0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register8_16_inst/REG_FILE_reg[14][3]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: register8_16_inst/REG_FILE_reg[14][2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[14][2]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[14][2]/CK (DFFRQX2M)     0.00       0.00 r
  register8_16_inst/REG_FILE_reg[14][2]/Q (DFFRQX2M)      0.61       0.61 f
  register8_16_inst/U201/Y (OAI2BB2X1M)                   0.40       1.02 f
  register8_16_inst/REG_FILE_reg[14][2]/D (DFFRQX2M)      0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register8_16_inst/REG_FILE_reg[14][2]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: register8_16_inst/REG_FILE_reg[14][1]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[14][1]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[14][1]/CK (DFFRQX2M)     0.00       0.00 r
  register8_16_inst/REG_FILE_reg[14][1]/Q (DFFRQX2M)      0.61       0.61 f
  register8_16_inst/U200/Y (OAI2BB2X1M)                   0.40       1.02 f
  register8_16_inst/REG_FILE_reg[14][1]/D (DFFRQX2M)      0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register8_16_inst/REG_FILE_reg[14][1]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: register8_16_inst/REG_FILE_reg[14][0]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[14][0]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[14][0]/CK (DFFRQX2M)     0.00       0.00 r
  register8_16_inst/REG_FILE_reg[14][0]/Q (DFFRQX2M)      0.61       0.61 f
  register8_16_inst/U199/Y (OAI2BB2X1M)                   0.40       1.02 f
  register8_16_inst/REG_FILE_reg[14][0]/D (DFFRQX2M)      0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register8_16_inst/REG_FILE_reg[14][0]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: register8_16_inst/REG_FILE_reg[10][7]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[10][7]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[10][7]/CK (DFFRQX2M)     0.00       0.00 r
  register8_16_inst/REG_FILE_reg[10][7]/Q (DFFRQX2M)      0.61       0.61 f
  register8_16_inst/U177/Y (OAI2BB2X1M)                   0.40       1.02 f
  register8_16_inst/REG_FILE_reg[10][7]/D (DFFRQX2M)      0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register8_16_inst/REG_FILE_reg[10][7]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: register8_16_inst/REG_FILE_reg[10][6]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[10][6]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[10][6]/CK (DFFRQX2M)     0.00       0.00 r
  register8_16_inst/REG_FILE_reg[10][6]/Q (DFFRQX2M)      0.61       0.61 f
  register8_16_inst/U106/Y (OAI2BB2X1M)                   0.40       1.02 f
  register8_16_inst/REG_FILE_reg[10][6]/D (DFFRQX2M)      0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register8_16_inst/REG_FILE_reg[10][6]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: register8_16_inst/REG_FILE_reg[10][5]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[10][5]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[10][5]/CK (DFFRQX2M)     0.00       0.00 r
  register8_16_inst/REG_FILE_reg[10][5]/Q (DFFRQX2M)      0.61       0.61 f
  register8_16_inst/U176/Y (OAI2BB2X1M)                   0.40       1.02 f
  register8_16_inst/REG_FILE_reg[10][5]/D (DFFRQX2M)      0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register8_16_inst/REG_FILE_reg[10][5]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: register8_16_inst/REG_FILE_reg[10][4]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[10][4]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[10][4]/CK (DFFRQX2M)     0.00       0.00 r
  register8_16_inst/REG_FILE_reg[10][4]/Q (DFFRQX2M)      0.61       0.61 f
  register8_16_inst/U175/Y (OAI2BB2X1M)                   0.40       1.02 f
  register8_16_inst/REG_FILE_reg[10][4]/D (DFFRQX2M)      0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register8_16_inst/REG_FILE_reg[10][4]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: register8_16_inst/REG_FILE_reg[10][3]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[10][3]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[10][3]/CK (DFFRQX2M)     0.00       0.00 r
  register8_16_inst/REG_FILE_reg[10][3]/Q (DFFRQX2M)      0.61       0.61 f
  register8_16_inst/U174/Y (OAI2BB2X1M)                   0.40       1.02 f
  register8_16_inst/REG_FILE_reg[10][3]/D (DFFRQX2M)      0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register8_16_inst/REG_FILE_reg[10][3]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: register8_16_inst/REG_FILE_reg[10][2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[10][2]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[10][2]/CK (DFFRQX2M)     0.00       0.00 r
  register8_16_inst/REG_FILE_reg[10][2]/Q (DFFRQX2M)      0.61       0.61 f
  register8_16_inst/U173/Y (OAI2BB2X1M)                   0.40       1.02 f
  register8_16_inst/REG_FILE_reg[10][2]/D (DFFRQX2M)      0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register8_16_inst/REG_FILE_reg[10][2]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: register8_16_inst/REG_FILE_reg[10][1]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[10][1]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[10][1]/CK (DFFRQX2M)     0.00       0.00 r
  register8_16_inst/REG_FILE_reg[10][1]/Q (DFFRQX2M)      0.61       0.61 f
  register8_16_inst/U172/Y (OAI2BB2X1M)                   0.40       1.02 f
  register8_16_inst/REG_FILE_reg[10][1]/D (DFFRQX2M)      0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register8_16_inst/REG_FILE_reg[10][1]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: register8_16_inst/REG_FILE_reg[10][0]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[10][0]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[10][0]/CK (DFFRQX2M)     0.00       0.00 r
  register8_16_inst/REG_FILE_reg[10][0]/Q (DFFRQX2M)      0.61       0.61 f
  register8_16_inst/U171/Y (OAI2BB2X1M)                   0.40       1.02 f
  register8_16_inst/REG_FILE_reg[10][0]/D (DFFRQX2M)      0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register8_16_inst/REG_FILE_reg[10][0]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: register8_16_inst/REG_FILE_reg[6][7]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[6][7]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[6][7]/CK (DFFRQX2M)      0.00       0.00 r
  register8_16_inst/REG_FILE_reg[6][7]/Q (DFFRQX2M)       0.61       0.61 f
  register8_16_inst/U149/Y (OAI2BB2X1M)                   0.40       1.02 f
  register8_16_inst/REG_FILE_reg[6][7]/D (DFFRQX2M)       0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register8_16_inst/REG_FILE_reg[6][7]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: register8_16_inst/REG_FILE_reg[6][6]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[6][6]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[6][6]/CK (DFFRQX2M)      0.00       0.00 r
  register8_16_inst/REG_FILE_reg[6][6]/Q (DFFRQX2M)       0.61       0.61 f
  register8_16_inst/U102/Y (OAI2BB2X1M)                   0.40       1.02 f
  register8_16_inst/REG_FILE_reg[6][6]/D (DFFRQX2M)       0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register8_16_inst/REG_FILE_reg[6][6]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: register8_16_inst/REG_FILE_reg[6][5]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[6][5]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[6][5]/CK (DFFRQX2M)      0.00       0.00 r
  register8_16_inst/REG_FILE_reg[6][5]/Q (DFFRQX2M)       0.61       0.61 f
  register8_16_inst/U148/Y (OAI2BB2X1M)                   0.40       1.02 f
  register8_16_inst/REG_FILE_reg[6][5]/D (DFFRQX2M)       0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register8_16_inst/REG_FILE_reg[6][5]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: register8_16_inst/REG_FILE_reg[6][4]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[6][4]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[6][4]/CK (DFFRQX2M)      0.00       0.00 r
  register8_16_inst/REG_FILE_reg[6][4]/Q (DFFRQX2M)       0.61       0.61 f
  register8_16_inst/U147/Y (OAI2BB2X1M)                   0.40       1.02 f
  register8_16_inst/REG_FILE_reg[6][4]/D (DFFRQX2M)       0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register8_16_inst/REG_FILE_reg[6][4]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: register8_16_inst/REG_FILE_reg[6][3]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[6][3]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[6][3]/CK (DFFRQX2M)      0.00       0.00 r
  register8_16_inst/REG_FILE_reg[6][3]/Q (DFFRQX2M)       0.61       0.61 f
  register8_16_inst/U146/Y (OAI2BB2X1M)                   0.40       1.02 f
  register8_16_inst/REG_FILE_reg[6][3]/D (DFFRQX2M)       0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register8_16_inst/REG_FILE_reg[6][3]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: register8_16_inst/REG_FILE_reg[6][2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[6][2]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[6][2]/CK (DFFRQX2M)      0.00       0.00 r
  register8_16_inst/REG_FILE_reg[6][2]/Q (DFFRQX2M)       0.61       0.61 f
  register8_16_inst/U145/Y (OAI2BB2X1M)                   0.40       1.02 f
  register8_16_inst/REG_FILE_reg[6][2]/D (DFFRQX2M)       0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register8_16_inst/REG_FILE_reg[6][2]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: register8_16_inst/REG_FILE_reg[6][1]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[6][1]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[6][1]/CK (DFFRQX2M)      0.00       0.00 r
  register8_16_inst/REG_FILE_reg[6][1]/Q (DFFRQX2M)       0.61       0.61 f
  register8_16_inst/U144/Y (OAI2BB2X1M)                   0.40       1.02 f
  register8_16_inst/REG_FILE_reg[6][1]/D (DFFRQX2M)       0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register8_16_inst/REG_FILE_reg[6][1]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: register8_16_inst/REG_FILE_reg[6][0]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[6][0]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[6][0]/CK (DFFRQX2M)      0.00       0.00 r
  register8_16_inst/REG_FILE_reg[6][0]/Q (DFFRQX2M)       0.61       0.61 f
  register8_16_inst/U143/Y (OAI2BB2X1M)                   0.40       1.02 f
  register8_16_inst/REG_FILE_reg[6][0]/D (DFFRQX2M)       0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register8_16_inst/REG_FILE_reg[6][0]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[5][7]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[5][7]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[5][7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[5][7]/Q (DFFRQX2M)
                                                          0.61       0.61 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/U56/Y (OAI2BB2X1M)        0.40       1.02 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[5][7]/D (DFFRQX2M)
                                                          0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[5][7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[5][6]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[5][6]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[5][6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[5][6]/Q (DFFRQX2M)
                                                          0.61       0.61 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/U55/Y (OAI2BB2X1M)        0.40       1.02 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[5][6]/D (DFFRQX2M)
                                                          0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[5][6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[5][5]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[5][5]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[5][5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[5][5]/Q (DFFRQX2M)
                                                          0.61       0.61 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/U54/Y (OAI2BB2X1M)        0.40       1.02 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[5][5]/D (DFFRQX2M)
                                                          0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[5][5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[5][4]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[5][4]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[5][4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[5][4]/Q (DFFRQX2M)
                                                          0.61       0.61 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/U53/Y (OAI2BB2X1M)        0.40       1.02 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[5][4]/D (DFFRQX2M)
                                                          0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[5][4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[5][3]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[5][3]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[5][3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[5][3]/Q (DFFRQX2M)
                                                          0.61       0.61 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/U52/Y (OAI2BB2X1M)        0.40       1.02 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[5][3]/D (DFFRQX2M)
                                                          0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[5][3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[5][2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[5][2]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[5][2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[5][2]/Q (DFFRQX2M)
                                                          0.61       0.61 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/U51/Y (OAI2BB2X1M)        0.40       1.02 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[5][2]/D (DFFRQX2M)
                                                          0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[5][2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[5][1]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[5][1]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[5][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[5][1]/Q (DFFRQX2M)
                                                          0.61       0.61 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/U50/Y (OAI2BB2X1M)        0.40       1.02 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[5][1]/D (DFFRQX2M)
                                                          0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[5][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[5][0]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[5][0]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[5][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[5][0]/Q (DFFRQX2M)
                                                          0.61       0.61 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/U49/Y (OAI2BB2X1M)        0.40       1.02 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[5][0]/D (DFFRQX2M)
                                                          0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[5][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[1][7]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[1][7]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[1][7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[1][7]/Q (DFFRQX2M)
                                                          0.61       0.61 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/U32/Y (OAI2BB2X1M)        0.40       1.02 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[1][7]/D (DFFRQX2M)
                                                          0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[1][7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[1][6]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[1][6]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[1][6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[1][6]/Q (DFFRQX2M)
                                                          0.61       0.61 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/U31/Y (OAI2BB2X1M)        0.40       1.02 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[1][6]/D (DFFRQX2M)
                                                          0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[1][6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[1][5]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[1][5]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[1][5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[1][5]/Q (DFFRQX2M)
                                                          0.61       0.61 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/U30/Y (OAI2BB2X1M)        0.40       1.02 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[1][5]/D (DFFRQX2M)
                                                          0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[1][5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[1][4]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[1][4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[1][4]/Q (DFFRQX2M)
                                                          0.61       0.61 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/U29/Y (OAI2BB2X1M)        0.40       1.02 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[1][4]/D (DFFRQX2M)
                                                          0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[1][4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[1][3]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[1][3]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[1][3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[1][3]/Q (DFFRQX2M)
                                                          0.61       0.61 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/U28/Y (OAI2BB2X1M)        0.40       1.02 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[1][3]/D (DFFRQX2M)
                                                          0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[1][3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[1][2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[1][2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[1][2]/Q (DFFRQX2M)
                                                          0.61       0.61 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/U27/Y (OAI2BB2X1M)        0.40       1.02 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[1][2]/D (DFFRQX2M)
                                                          0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[1][2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[1][1]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[1][1]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[1][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[1][1]/Q (DFFRQX2M)
                                                          0.61       0.61 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/U26/Y (OAI2BB2X1M)        0.40       1.02 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[1][1]/D (DFFRQX2M)
                                                          0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[1][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[1][0]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[1][0]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[1][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[1][0]/Q (DFFRQX2M)
                                                          0.61       0.61 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/U25/Y (OAI2BB2X1M)        0.40       1.02 f
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[1][0]/D (DFFRQX2M)
                                                          0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO_inst/fifo_mem_ctrl/mem_reg[1][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: register8_16_inst/REG_FILE_reg[13][2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[13][2]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[13][2]/CK (DFFRQX2M)     0.00       0.00 r
  register8_16_inst/REG_FILE_reg[13][2]/Q (DFFRQX2M)      0.61       0.61 f
  register8_16_inst/U194/Y (OAI2BB2X1M)                   0.40       1.02 f
  register8_16_inst/REG_FILE_reg[13][2]/D (DFFRQX2M)      0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register8_16_inst/REG_FILE_reg[13][2]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: register8_16_inst/REG_FILE_reg[13][1]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[13][1]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[13][1]/CK (DFFRQX2M)     0.00       0.00 r
  register8_16_inst/REG_FILE_reg[13][1]/Q (DFFRQX2M)      0.61       0.61 f
  register8_16_inst/U193/Y (OAI2BB2X1M)                   0.40       1.02 f
  register8_16_inst/REG_FILE_reg[13][1]/D (DFFRQX2M)      0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register8_16_inst/REG_FILE_reg[13][1]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: register8_16_inst/REG_FILE_reg[13][0]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[13][0]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[13][0]/CK (DFFRQX2M)     0.00       0.00 r
  register8_16_inst/REG_FILE_reg[13][0]/Q (DFFRQX2M)      0.61       0.61 f
  register8_16_inst/U192/Y (OAI2BB2X1M)                   0.40       1.02 f
  register8_16_inst/REG_FILE_reg[13][0]/D (DFFRQX2M)      0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register8_16_inst/REG_FILE_reg[13][0]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: register8_16_inst/REG_FILE_reg[9][7]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[9][7]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[9][7]/CK (DFFRQX2M)      0.00       0.00 r
  register8_16_inst/REG_FILE_reg[9][7]/Q (DFFRQX2M)       0.61       0.61 f
  register8_16_inst/U170/Y (OAI2BB2X1M)                   0.40       1.02 f
  register8_16_inst/REG_FILE_reg[9][7]/D (DFFRQX2M)       0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register8_16_inst/REG_FILE_reg[9][7]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: register8_16_inst/REG_FILE_reg[9][6]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[9][6]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[9][6]/CK (DFFRQX2M)      0.00       0.00 r
  register8_16_inst/REG_FILE_reg[9][6]/Q (DFFRQX2M)       0.61       0.61 f
  register8_16_inst/U105/Y (OAI2BB2X1M)                   0.40       1.02 f
  register8_16_inst/REG_FILE_reg[9][6]/D (DFFRQX2M)       0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register8_16_inst/REG_FILE_reg[9][6]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: register8_16_inst/REG_FILE_reg[9][5]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[9][5]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[9][5]/CK (DFFRQX2M)      0.00       0.00 r
  register8_16_inst/REG_FILE_reg[9][5]/Q (DFFRQX2M)       0.61       0.61 f
  register8_16_inst/U169/Y (OAI2BB2X1M)                   0.40       1.02 f
  register8_16_inst/REG_FILE_reg[9][5]/D (DFFRQX2M)       0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register8_16_inst/REG_FILE_reg[9][5]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: register8_16_inst/REG_FILE_reg[9][4]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[9][4]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[9][4]/CK (DFFRQX2M)      0.00       0.00 r
  register8_16_inst/REG_FILE_reg[9][4]/Q (DFFRQX2M)       0.61       0.61 f
  register8_16_inst/U168/Y (OAI2BB2X1M)                   0.40       1.02 f
  register8_16_inst/REG_FILE_reg[9][4]/D (DFFRQX2M)       0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register8_16_inst/REG_FILE_reg[9][4]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: register8_16_inst/REG_FILE_reg[9][3]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[9][3]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[9][3]/CK (DFFRQX2M)      0.00       0.00 r
  register8_16_inst/REG_FILE_reg[9][3]/Q (DFFRQX2M)       0.61       0.61 f
  register8_16_inst/U167/Y (OAI2BB2X1M)                   0.40       1.02 f
  register8_16_inst/REG_FILE_reg[9][3]/D (DFFRQX2M)       0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register8_16_inst/REG_FILE_reg[9][3]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: register8_16_inst/REG_FILE_reg[9][2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[9][2]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[9][2]/CK (DFFRQX2M)      0.00       0.00 r
  register8_16_inst/REG_FILE_reg[9][2]/Q (DFFRQX2M)       0.61       0.61 f
  register8_16_inst/U166/Y (OAI2BB2X1M)                   0.40       1.02 f
  register8_16_inst/REG_FILE_reg[9][2]/D (DFFRQX2M)       0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register8_16_inst/REG_FILE_reg[9][2]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: register8_16_inst/REG_FILE_reg[9][1]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[9][1]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[9][1]/CK (DFFRQX2M)      0.00       0.00 r
  register8_16_inst/REG_FILE_reg[9][1]/Q (DFFRQX2M)       0.61       0.61 f
  register8_16_inst/U165/Y (OAI2BB2X1M)                   0.40       1.02 f
  register8_16_inst/REG_FILE_reg[9][1]/D (DFFRQX2M)       0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register8_16_inst/REG_FILE_reg[9][1]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: register8_16_inst/REG_FILE_reg[9][0]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[9][0]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[9][0]/CK (DFFRQX2M)      0.00       0.00 r
  register8_16_inst/REG_FILE_reg[9][0]/Q (DFFRQX2M)       0.61       0.61 f
  register8_16_inst/U164/Y (OAI2BB2X1M)                   0.40       1.02 f
  register8_16_inst/REG_FILE_reg[9][0]/D (DFFRQX2M)       0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register8_16_inst/REG_FILE_reg[9][0]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: register8_16_inst/REG_FILE_reg[5][7]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[5][7]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[5][7]/CK (DFFRQX2M)      0.00       0.00 r
  register8_16_inst/REG_FILE_reg[5][7]/Q (DFFRQX2M)       0.61       0.61 f
  register8_16_inst/U142/Y (OAI2BB2X1M)                   0.40       1.02 f
  register8_16_inst/REG_FILE_reg[5][7]/D (DFFRQX2M)       0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register8_16_inst/REG_FILE_reg[5][7]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: register8_16_inst/REG_FILE_reg[5][6]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[5][6]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[5][6]/CK (DFFRQX2M)      0.00       0.00 r
  register8_16_inst/REG_FILE_reg[5][6]/Q (DFFRQX2M)       0.61       0.61 f
  register8_16_inst/U101/Y (OAI2BB2X1M)                   0.40       1.02 f
  register8_16_inst/REG_FILE_reg[5][6]/D (DFFRQX2M)       0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register8_16_inst/REG_FILE_reg[5][6]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: register8_16_inst/REG_FILE_reg[5][5]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[5][5]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[5][5]/CK (DFFRQX2M)      0.00       0.00 r
  register8_16_inst/REG_FILE_reg[5][5]/Q (DFFRQX2M)       0.61       0.61 f
  register8_16_inst/U141/Y (OAI2BB2X1M)                   0.40       1.02 f
  register8_16_inst/REG_FILE_reg[5][5]/D (DFFRQX2M)       0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register8_16_inst/REG_FILE_reg[5][5]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: register8_16_inst/REG_FILE_reg[5][4]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[5][4]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[5][4]/CK (DFFRQX2M)      0.00       0.00 r
  register8_16_inst/REG_FILE_reg[5][4]/Q (DFFRQX2M)       0.61       0.61 f
  register8_16_inst/U140/Y (OAI2BB2X1M)                   0.40       1.02 f
  register8_16_inst/REG_FILE_reg[5][4]/D (DFFRQX2M)       0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register8_16_inst/REG_FILE_reg[5][4]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: register8_16_inst/REG_FILE_reg[5][3]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[5][3]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[5][3]/CK (DFFRQX2M)      0.00       0.00 r
  register8_16_inst/REG_FILE_reg[5][3]/Q (DFFRQX2M)       0.61       0.61 f
  register8_16_inst/U139/Y (OAI2BB2X1M)                   0.40       1.02 f
  register8_16_inst/REG_FILE_reg[5][3]/D (DFFRQX2M)       0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register8_16_inst/REG_FILE_reg[5][3]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: register8_16_inst/REG_FILE_reg[5][2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[5][2]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[5][2]/CK (DFFRQX2M)      0.00       0.00 r
  register8_16_inst/REG_FILE_reg[5][2]/Q (DFFRQX2M)       0.61       0.61 f
  register8_16_inst/U138/Y (OAI2BB2X1M)                   0.40       1.02 f
  register8_16_inst/REG_FILE_reg[5][2]/D (DFFRQX2M)       0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register8_16_inst/REG_FILE_reg[5][2]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: register8_16_inst/REG_FILE_reg[5][1]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[5][1]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[5][1]/CK (DFFRQX2M)      0.00       0.00 r
  register8_16_inst/REG_FILE_reg[5][1]/Q (DFFRQX2M)       0.61       0.61 f
  register8_16_inst/U137/Y (OAI2BB2X1M)                   0.40       1.02 f
  register8_16_inst/REG_FILE_reg[5][1]/D (DFFRQX2M)       0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register8_16_inst/REG_FILE_reg[5][1]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: register8_16_inst/REG_FILE_reg[5][0]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[5][0]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[5][0]/CK (DFFRQX2M)      0.00       0.00 r
  register8_16_inst/REG_FILE_reg[5][0]/Q (DFFRQX2M)       0.61       0.61 f
  register8_16_inst/U136/Y (OAI2BB2X1M)                   0.40       1.02 f
  register8_16_inst/REG_FILE_reg[5][0]/D (DFFRQX2M)       0.00       1.02 f
  data arrival time                                                  1.02

  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register8_16_inst/REG_FILE_reg[5][0]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: RST_SYNC_uart/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: RST_SYNC_uart/sync_rst_reg
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RST_SYNC_uart/out_reg[1]/CK (DFFRQX2M)                  0.00       0.00 r
  RST_SYNC_uart/out_reg[1]/Q (DFFRQX2M)                   0.54       0.54 f
  RST_SYNC_uart/sync_rst_reg/D (DFFRQX2M)                 0.00       0.54 f
  data arrival time                                                  0.54

  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RST_SYNC_uart/sync_rst_reg/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: RST_SYNC_uart/out_reg[0]/CK
              (internal path startpoint clocked by clk2)
  Endpoint: RST_SYNC_uart/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  RST_SYNC_uart/out_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  RST_SYNC_uart/out_reg[0]/Q (DFFRQX2M)                   0.54       0.54 f
  RST_SYNC_uart/out_reg[1]/D (DFFRQX2M)                   0.00       0.54 f
  data arrival time                                                  0.54

  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RST_SYNC_uart/out_reg[1]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: int_clk_div_tx/div_clk_reg_reg
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: int_clk_div_tx/div_clk_reg_reg
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  int_clk_div_tx/div_clk_reg_reg/CK (DFFRX1M)             0.00       0.00 r
  int_clk_div_tx/div_clk_reg_reg/QN (DFFRX1M)             0.67       0.67 r
  int_clk_div_tx/U19/Y (OAI2B2X1M)                        0.36       1.03 f
  int_clk_div_tx/div_clk_reg_reg/D (DFFRX1M)              0.00       1.03 f
  data arrival time                                                  1.03

  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  int_clk_div_tx/div_clk_reg_reg/CK (DFFRX1M)             0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: int_clk_div_rx/div_clk_reg_reg
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: int_clk_div_rx/div_clk_reg_reg
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  int_clk_div_rx/div_clk_reg_reg/CK (DFFRX1M)             0.00       0.00 r
  int_clk_div_rx/div_clk_reg_reg/QN (DFFRX1M)             0.67       0.67 r
  int_clk_div_rx/U22/Y (OAI2B2X1M)                        0.36       1.03 f
  int_clk_div_rx/div_clk_reg_reg/D (DFFRX1M)              0.00       1.03 f
  data arrival time                                                  1.03

  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  int_clk_div_rx/div_clk_reg_reg/CK (DFFRX1M)             0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: int_clk_div_rx/flag_reg
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: int_clk_div_rx/flag_reg
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  int_clk_div_rx/flag_reg/CK (DFFRQX2M)                   0.00       0.00 r
  int_clk_div_rx/flag_reg/Q (DFFRQX2M)                    0.67       0.67 f
  int_clk_div_rx/U31/Y (XNOR2X2M)                         0.38       1.05 r
  int_clk_div_rx/U30/Y (NOR2X2M)                          0.19       1.24 f
  int_clk_div_rx/flag_reg/D (DFFRQX2M)                    0.00       1.24 f
  data arrival time                                                  1.24

  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  int_clk_div_rx/flag_reg/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: int_clk_div_rx/counter_reg[6]
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: int_clk_div_rx/counter_reg[6]
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  int_clk_div_rx/counter_reg[6]/CK (DFFRQX2M)             0.00       0.00 r
  int_clk_div_rx/counter_reg[6]/Q (DFFRQX2M)              0.72       0.72 r
  int_clk_div_rx/add_38/A[6] (int_clk_div_1_DW01_inc_0)
                                                          0.00       0.72 r
  int_clk_div_rx/add_38/U1_1_6/S (ADDHX1M)                0.34       1.07 f
  int_clk_div_rx/add_38/SUM[6] (int_clk_div_1_DW01_inc_0)
                                                          0.00       1.07 f
  int_clk_div_rx/U20/Y (NOR2BX2M)                         0.27       1.34 f
  int_clk_div_rx/counter_reg[6]/D (DFFRQX2M)              0.00       1.34 f
  data arrival time                                                  1.34

  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  int_clk_div_rx/counter_reg[6]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: int_clk_div_rx/counter_reg[5]
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: int_clk_div_rx/counter_reg[5]
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  int_clk_div_rx/counter_reg[5]/CK (DFFRQX2M)             0.00       0.00 r
  int_clk_div_rx/counter_reg[5]/Q (DFFRQX2M)              0.72       0.72 r
  int_clk_div_rx/add_38/A[5] (int_clk_div_1_DW01_inc_0)
                                                          0.00       0.72 r
  int_clk_div_rx/add_38/U1_1_5/S (ADDHX1M)                0.34       1.07 f
  int_clk_div_rx/add_38/SUM[5] (int_clk_div_1_DW01_inc_0)
                                                          0.00       1.07 f
  int_clk_div_rx/U19/Y (NOR2BX2M)                         0.27       1.34 f
  int_clk_div_rx/counter_reg[5]/D (DFFRQX2M)              0.00       1.34 f
  data arrival time                                                  1.34

  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  int_clk_div_rx/counter_reg[5]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: int_clk_div_rx/counter_reg[4]
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: int_clk_div_rx/counter_reg[4]
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  int_clk_div_rx/counter_reg[4]/CK (DFFRQX2M)             0.00       0.00 r
  int_clk_div_rx/counter_reg[4]/Q (DFFRQX2M)              0.72       0.72 r
  int_clk_div_rx/add_38/A[4] (int_clk_div_1_DW01_inc_0)
                                                          0.00       0.72 r
  int_clk_div_rx/add_38/U1_1_4/S (ADDHX1M)                0.34       1.07 f
  int_clk_div_rx/add_38/SUM[4] (int_clk_div_1_DW01_inc_0)
                                                          0.00       1.07 f
  int_clk_div_rx/U18/Y (NOR2BX2M)                         0.27       1.34 f
  int_clk_div_rx/counter_reg[4]/D (DFFRQX2M)              0.00       1.34 f
  data arrival time                                                  1.34

  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  int_clk_div_rx/counter_reg[4]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: int_clk_div_rx/counter_reg[3]
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: int_clk_div_rx/counter_reg[3]
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  int_clk_div_rx/counter_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  int_clk_div_rx/counter_reg[3]/Q (DFFRQX2M)              0.72       0.72 r
  int_clk_div_rx/add_38/A[3] (int_clk_div_1_DW01_inc_0)
                                                          0.00       0.72 r
  int_clk_div_rx/add_38/U1_1_3/S (ADDHX1M)                0.34       1.07 f
  int_clk_div_rx/add_38/SUM[3] (int_clk_div_1_DW01_inc_0)
                                                          0.00       1.07 f
  int_clk_div_rx/U17/Y (NOR2BX2M)                         0.27       1.34 f
  int_clk_div_rx/counter_reg[3]/D (DFFRQX2M)              0.00       1.34 f
  data arrival time                                                  1.34

  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  int_clk_div_rx/counter_reg[3]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: int_clk_div_rx/counter_reg[2]
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: int_clk_div_rx/counter_reg[2]
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  int_clk_div_rx/counter_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  int_clk_div_rx/counter_reg[2]/Q (DFFRQX2M)              0.72       0.72 r
  int_clk_div_rx/add_38/A[2] (int_clk_div_1_DW01_inc_0)
                                                          0.00       0.72 r
  int_clk_div_rx/add_38/U1_1_2/S (ADDHX1M)                0.34       1.07 f
  int_clk_div_rx/add_38/SUM[2] (int_clk_div_1_DW01_inc_0)
                                                          0.00       1.07 f
  int_clk_div_rx/U16/Y (NOR2BX2M)                         0.27       1.34 f
  int_clk_div_rx/counter_reg[2]/D (DFFRQX2M)              0.00       1.34 f
  data arrival time                                                  1.34

  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  int_clk_div_rx/counter_reg[2]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: int_clk_div_rx/counter_reg[7]
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: int_clk_div_rx/counter_reg[7]
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  int_clk_div_rx/counter_reg[7]/CK (DFFRQX2M)             0.00       0.00 r
  int_clk_div_rx/counter_reg[7]/Q (DFFRQX2M)              0.67       0.67 f
  int_clk_div_rx/add_38/A[7] (int_clk_div_1_DW01_inc_0)
                                                          0.00       0.67 f
  int_clk_div_rx/add_38/U2/Y (CLKXOR2X2M)                 0.42       1.10 f
  int_clk_div_rx/add_38/SUM[7] (int_clk_div_1_DW01_inc_0)
                                                          0.00       1.10 f
  int_clk_div_rx/U25/Y (NOR2BX2M)                         0.25       1.35 f
  int_clk_div_rx/counter_reg[7]/D (DFFRQX2M)              0.00       1.35 f
  data arrival time                                                  1.35

  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  int_clk_div_rx/counter_reg[7]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: int_clk_div_rx/counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: int_clk_div_rx/counter_reg[0]
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  int_clk_div_rx/counter_reg[0]/CK (DFFRQX2M)             0.00       0.00 r
  int_clk_div_rx/counter_reg[0]/Q (DFFRQX2M)              0.95       0.95 r
  int_clk_div_rx/add_38/A[0] (int_clk_div_1_DW01_inc_0)
                                                          0.00       0.95 r
  int_clk_div_rx/add_38/U1/Y (INVX2M)                     0.26       1.21 f
  int_clk_div_rx/add_38/SUM[0] (int_clk_div_1_DW01_inc_0)
                                                          0.00       1.21 f
  int_clk_div_rx/U26/Y (NOR2BX2M)                         0.26       1.48 f
  int_clk_div_rx/counter_reg[0]/D (DFFRQX2M)              0.00       1.48 f
  data arrival time                                                  1.48

  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  int_clk_div_rx/counter_reg[0]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: int_clk_div_tx/flag_reg
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: int_clk_div_tx/flag_reg
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  int_clk_div_tx/flag_reg/CK (DFFRX1M)                    0.00       0.00 r
  int_clk_div_tx/flag_reg/Q (DFFRX1M)                     0.84       0.84 f
  int_clk_div_tx/U27/Y (XNOR2X2M)                         0.45       1.29 r
  int_clk_div_tx/U26/Y (NOR2X2M)                          0.19       1.48 f
  int_clk_div_tx/flag_reg/D (DFFRX1M)                     0.00       1.48 f
  data arrival time                                                  1.48

  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  int_clk_div_tx/flag_reg/CK (DFFRX1M)                    0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (MET)                                                        1.42


  Startpoint: int_clk_div_rx/counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: int_clk_div_rx/counter_reg[1]
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  int_clk_div_rx/counter_reg[0]/CK (DFFRQX2M)             0.00       0.00 r
  int_clk_div_rx/counter_reg[0]/Q (DFFRQX2M)              0.80       0.80 f
  int_clk_div_rx/add_38/A[0] (int_clk_div_1_DW01_inc_0)
                                                          0.00       0.80 f
  int_clk_div_rx/add_38/U1_1_1/S (ADDHX1M)                0.41       1.21 f
  int_clk_div_rx/add_38/SUM[1] (int_clk_div_1_DW01_inc_0)
                                                          0.00       1.21 f
  int_clk_div_rx/U15/Y (NOR2BX2M)                         0.29       1.50 f
  int_clk_div_rx/counter_reg[1]/D (DFFRQX2M)              0.00       1.50 f
  data arrival time                                                  1.50

  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  int_clk_div_rx/counter_reg[1]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.50
  --------------------------------------------------------------------------
  slack (MET)                                                        1.43


  Startpoint: int_clk_div_tx/counter_reg[7]
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: int_clk_div_tx/counter_reg[7]
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  int_clk_div_tx/counter_reg[7]/CK (DFFRX1M)              0.00       0.00 r
  int_clk_div_tx/counter_reg[7]/Q (DFFRX1M)               0.84       0.84 f
  int_clk_div_tx/add_38/A[7] (int_clk_div_0_DW01_inc_0)
                                                          0.00       0.84 f
  int_clk_div_tx/add_38/U2/Y (CLKXOR2X2M)                 0.48       1.32 f
  int_clk_div_tx/add_38/SUM[7] (int_clk_div_0_DW01_inc_0)
                                                          0.00       1.32 f
  int_clk_div_tx/U22/Y (NOR2BX2M)                         0.25       1.57 f
  int_clk_div_tx/counter_reg[7]/D (DFFRX1M)               0.00       1.57 f
  data arrival time                                                  1.57

  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  int_clk_div_tx/counter_reg[7]/CK (DFFRX1M)              0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.57
  --------------------------------------------------------------------------
  slack (MET)                                                        1.50


  Startpoint: int_clk_div_tx/counter_reg[6]
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: int_clk_div_tx/counter_reg[6]
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  int_clk_div_tx/counter_reg[6]/CK (DFFRX1M)              0.00       0.00 r
  int_clk_div_tx/counter_reg[6]/Q (DFFRX1M)               0.85       0.85 f
  int_clk_div_tx/add_38/A[6] (int_clk_div_0_DW01_inc_0)
                                                          0.00       0.85 f
  int_clk_div_tx/add_38/U1_1_6/S (ADDHX1M)                0.46       1.31 f
  int_clk_div_tx/add_38/SUM[6] (int_clk_div_0_DW01_inc_0)
                                                          0.00       1.31 f
  int_clk_div_tx/U16/Y (NOR2BX2M)                         0.27       1.58 f
  int_clk_div_tx/counter_reg[6]/D (DFFRX1M)               0.00       1.58 f
  data arrival time                                                  1.58

  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  int_clk_div_tx/counter_reg[6]/CK (DFFRX1M)              0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.58
  --------------------------------------------------------------------------
  slack (MET)                                                        1.51


  Startpoint: int_clk_div_tx/counter_reg[5]
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: int_clk_div_tx/counter_reg[5]
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  int_clk_div_tx/counter_reg[5]/CK (DFFRX1M)              0.00       0.00 r
  int_clk_div_tx/counter_reg[5]/Q (DFFRX1M)               0.85       0.85 f
  int_clk_div_tx/add_38/A[5] (int_clk_div_0_DW01_inc_0)
                                                          0.00       0.85 f
  int_clk_div_tx/add_38/U1_1_5/S (ADDHX1M)                0.46       1.31 f
  int_clk_div_tx/add_38/SUM[5] (int_clk_div_0_DW01_inc_0)
                                                          0.00       1.31 f
  int_clk_div_tx/U15/Y (NOR2BX2M)                         0.27       1.58 f
  int_clk_div_tx/counter_reg[5]/D (DFFRX1M)               0.00       1.58 f
  data arrival time                                                  1.58

  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  int_clk_div_tx/counter_reg[5]/CK (DFFRX1M)              0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.58
  --------------------------------------------------------------------------
  slack (MET)                                                        1.51


  Startpoint: int_clk_div_tx/counter_reg[4]
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: int_clk_div_tx/counter_reg[4]
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  int_clk_div_tx/counter_reg[4]/CK (DFFRX1M)              0.00       0.00 r
  int_clk_div_tx/counter_reg[4]/Q (DFFRX1M)               0.85       0.85 f
  int_clk_div_tx/add_38/A[4] (int_clk_div_0_DW01_inc_0)
                                                          0.00       0.85 f
  int_clk_div_tx/add_38/U1_1_4/S (ADDHX1M)                0.46       1.31 f
  int_clk_div_tx/add_38/SUM[4] (int_clk_div_0_DW01_inc_0)
                                                          0.00       1.31 f
  int_clk_div_tx/U14/Y (NOR2BX2M)                         0.27       1.58 f
  int_clk_div_tx/counter_reg[4]/D (DFFRX1M)               0.00       1.58 f
  data arrival time                                                  1.58

  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  int_clk_div_tx/counter_reg[4]/CK (DFFRX1M)              0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.58
  --------------------------------------------------------------------------
  slack (MET)                                                        1.51


  Startpoint: int_clk_div_tx/counter_reg[3]
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: int_clk_div_tx/counter_reg[3]
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  int_clk_div_tx/counter_reg[3]/CK (DFFRX1M)              0.00       0.00 r
  int_clk_div_tx/counter_reg[3]/Q (DFFRX1M)               0.85       0.85 f
  int_clk_div_tx/add_38/A[3] (int_clk_div_0_DW01_inc_0)
                                                          0.00       0.85 f
  int_clk_div_tx/add_38/U1_1_3/S (ADDHX1M)                0.46       1.31 f
  int_clk_div_tx/add_38/SUM[3] (int_clk_div_0_DW01_inc_0)
                                                          0.00       1.31 f
  int_clk_div_tx/U13/Y (NOR2BX2M)                         0.27       1.58 f
  int_clk_div_tx/counter_reg[3]/D (DFFRX1M)               0.00       1.58 f
  data arrival time                                                  1.58

  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  int_clk_div_tx/counter_reg[3]/CK (DFFRX1M)              0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.58
  --------------------------------------------------------------------------
  slack (MET)                                                        1.51


  Startpoint: int_clk_div_tx/counter_reg[2]
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: int_clk_div_tx/counter_reg[2]
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  int_clk_div_tx/counter_reg[2]/CK (DFFRX1M)              0.00       0.00 r
  int_clk_div_tx/counter_reg[2]/Q (DFFRX1M)               0.85       0.85 f
  int_clk_div_tx/add_38/A[2] (int_clk_div_0_DW01_inc_0)
                                                          0.00       0.85 f
  int_clk_div_tx/add_38/U1_1_2/S (ADDHX1M)                0.46       1.31 f
  int_clk_div_tx/add_38/SUM[2] (int_clk_div_0_DW01_inc_0)
                                                          0.00       1.31 f
  int_clk_div_tx/U12/Y (NOR2BX2M)                         0.27       1.58 f
  int_clk_div_tx/counter_reg[2]/D (DFFRX1M)               0.00       1.58 f
  data arrival time                                                  1.58

  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  int_clk_div_tx/counter_reg[2]/CK (DFFRX1M)              0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.58
  --------------------------------------------------------------------------
  slack (MET)                                                        1.51


  Startpoint: int_clk_div_tx/counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: int_clk_div_tx/counter_reg[1]
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  int_clk_div_tx/counter_reg[1]/CK (DFFRX2M)              0.00       0.00 r
  int_clk_div_tx/counter_reg[1]/Q (DFFRX2M)               0.84       0.84 f
  int_clk_div_tx/add_38/A[1] (int_clk_div_0_DW01_inc_0)
                                                          0.00       0.84 f
  int_clk_div_tx/add_38/U1_1_1/S (ADDHX1M)                0.45       1.30 f
  int_clk_div_tx/add_38/SUM[1] (int_clk_div_0_DW01_inc_0)
                                                          0.00       1.30 f
  int_clk_div_tx/U10/Y (NOR2BX2M)                         0.29       1.59 f
  int_clk_div_tx/counter_reg[1]/D (DFFRX2M)               0.00       1.59 f
  data arrival time                                                  1.59

  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  int_clk_div_tx/counter_reg[1]/CK (DFFRX2M)              0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.59
  --------------------------------------------------------------------------
  slack (MET)                                                        1.51


  Startpoint: int_clk_div_tx/counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: int_clk_div_tx/counter_reg[0]
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  int_clk_div_tx/counter_reg[0]/CK (DFFRX1M)              0.00       0.00 r
  int_clk_div_tx/counter_reg[0]/Q (DFFRX1M)               1.18       1.18 r
  int_clk_div_tx/add_38/A[0] (int_clk_div_0_DW01_inc_0)
                                                          0.00       1.18 r
  int_clk_div_tx/add_38/U1/Y (INVX2M)                     0.28       1.45 f
  int_clk_div_tx/add_38/SUM[0] (int_clk_div_0_DW01_inc_0)
                                                          0.00       1.45 f
  int_clk_div_tx/U23/Y (NOR2BX2M)                         0.27       1.73 f
  int_clk_div_tx/counter_reg[0]/D (DFFRX1M)               0.00       1.73 f
  data arrival time                                                  1.73

  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  int_clk_div_tx/counter_reg[0]/CK (DFFRX1M)              0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.73
  --------------------------------------------------------------------------
  slack (MET)                                                        1.65


  Startpoint: register8_16_inst/REG_FILE_reg[0][6]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ALU_INST/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by gated_clk)
  Path Group: gated_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[0][6]/CK (DFFRHQX8M)     0.00       0.00 r
  register8_16_inst/REG_FILE_reg[0][6]/Q (DFFRHQX8M)      0.58       0.58 f
  register8_16_inst/REG0[6] (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       0.58 f
  ALU_INST/A[6] (ALU_OPER_WIDTH8_OUT_WIDTH16)             0.00       0.58 f
  ALU_INST/U10/Y (AOI222X1M)                              0.65       1.23 r
  ALU_INST/U80/Y (AOI31X2M)                               0.35       1.58 f
  ALU_INST/ALU_OUT_reg[6]/D (DFFRQX2M)                    0.00       1.58 f
  data arrival time                                                  1.58

  clock gated_clk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_INST/ALU_OUT_reg[6]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.58
  --------------------------------------------------------------------------
  slack (MET)                                                        1.56


  Startpoint: register8_16_inst/REG_FILE_reg[1][7]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ALU_INST/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by gated_clk)
  Path Group: gated_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[1][7]/CK (DFFRHQX8M)     0.00       0.00 r
  register8_16_inst/REG_FILE_reg[1][7]/Q (DFFRHQX8M)      0.52       0.52 f
  register8_16_inst/REG1[7] (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       0.52 f
  ALU_INST/B[7] (ALU_OPER_WIDTH8_OUT_WIDTH16)             0.00       0.52 f
  ALU_INST/add_43/B[7] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_0)
                                                          0.00       0.52 f
  ALU_INST/add_43/U1_7/CO (ADDFX2M)                       0.48       1.00 f
  ALU_INST/add_43/SUM[8] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_0)
                                                          0.00       1.00 f
  ALU_INST/U76/Y (AOI21X2M)                               0.38       1.38 r
  ALU_INST/U75/Y (AOI21X2M)                               0.23       1.61 f
  ALU_INST/ALU_OUT_reg[8]/D (DFFRQX2M)                    0.00       1.61 f
  data arrival time                                                  1.61

  clock gated_clk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_INST/ALU_OUT_reg[8]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: register8_16_inst/REG_FILE_reg[0][6]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ALU_INST/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by gated_clk)
  Path Group: gated_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[0][6]/CK (DFFRHQX8M)     0.00       0.00 r
  register8_16_inst/REG_FILE_reg[0][6]/Q (DFFRHQX8M)      0.58       0.58 f
  register8_16_inst/REG0[6] (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       0.58 f
  ALU_INST/A[6] (ALU_OPER_WIDTH8_OUT_WIDTH16)             0.00       0.58 f
  ALU_INST/U66/Y (AOI221X1M)                              0.72       1.30 r
  ALU_INST/U64/Y (AOI31X2M)                               0.32       1.62 f
  ALU_INST/ALU_OUT_reg[5]/D (DFFRQX2M)                    0.00       1.62 f
  data arrival time                                                  1.62

  clock gated_clk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_INST/ALU_OUT_reg[5]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: register8_16_inst/REG_FILE_reg[1][0]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ALU_INST/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by gated_clk)
  Path Group: gated_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[1][0]/CK (DFFRHQX8M)     0.00       0.00 r
  register8_16_inst/REG_FILE_reg[1][0]/Q (DFFRHQX8M)      0.52       0.52 f
  register8_16_inst/REG1[0] (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       0.52 f
  ALU_INST/B[0] (ALU_OPER_WIDTH8_OUT_WIDTH16)             0.00       0.52 f
  ALU_INST/U140/Y (OAI2B2X1M)                             0.42       0.94 f
  ALU_INST/U46/Y (AOI211X2M)                              0.53       1.47 r
  ALU_INST/U18/Y (AOI31X4M)                               0.24       1.71 f
  ALU_INST/ALU_OUT_reg[0]/D (DFFRQX2M)                    0.00       1.71 f
  data arrival time                                                  1.71

  clock gated_clk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_INST/ALU_OUT_reg[0]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.71
  --------------------------------------------------------------------------
  slack (MET)                                                        1.66


  Startpoint: register8_16_inst/REG_FILE_reg[1][7]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ALU_INST/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by gated_clk)
  Path Group: gated_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[1][7]/CK (DFFRHQX8M)     0.00       0.00 r
  register8_16_inst/REG_FILE_reg[1][7]/Q (DFFRHQX8M)      0.52       0.52 f
  register8_16_inst/REG1[7] (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       0.52 f
  ALU_INST/B[7] (ALU_OPER_WIDTH8_OUT_WIDTH16)             0.00       0.52 f
  ALU_INST/add_43/B[7] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_0)
                                                          0.00       0.52 f
  ALU_INST/add_43/U1_7/S (ADDFX2M)                        0.63       1.15 f
  ALU_INST/add_43/SUM[7] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_0)
                                                          0.00       1.15 f
  ALU_INST/U73/Y (AOI22X1M)                               0.43       1.58 r
  ALU_INST/U71/Y (AOI31X2M)                               0.32       1.90 f
  ALU_INST/ALU_OUT_reg[7]/D (DFFRQX2M)                    0.00       1.90 f
  data arrival time                                                  1.90

  clock gated_clk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_INST/ALU_OUT_reg[7]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (MET)                                                        1.87


  Startpoint: register8_16_inst/REG_FILE_reg[1][4]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ALU_INST/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by gated_clk)
  Path Group: gated_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[1][4]/CK (DFFRQX4M)      0.00       0.00 r
  register8_16_inst/REG_FILE_reg[1][4]/Q (DFFRQX4M)       0.45       0.45 r
  register8_16_inst/U3/Y (CLKINVX8M)                      0.15       0.60 f
  register8_16_inst/U20/Y (INVX24M)                       0.17       0.78 r
  register8_16_inst/REG1[4] (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       0.78 r
  ALU_INST/B[4] (ALU_OPER_WIDTH8_OUT_WIDTH16)             0.00       0.78 r
  ALU_INST/U130/Y (OAI222X1M)                             0.33       1.11 f
  ALU_INST/U61/Y (AOI221X1M)                              0.52       1.63 r
  ALU_INST/U59/Y (AOI31X2M)                               0.32       1.95 f
  ALU_INST/ALU_OUT_reg[4]/D (DFFRQX2M)                    0.00       1.95 f
  data arrival time                                                  1.95

  clock gated_clk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_INST/ALU_OUT_reg[4]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.93


  Startpoint: register8_16_inst/REG_FILE_reg[1][0]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ALU_INST/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by gated_clk)
  Path Group: gated_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[1][0]/CK (DFFRHQX8M)     0.00       0.00 r
  register8_16_inst/REG_FILE_reg[1][0]/Q (DFFRHQX8M)      0.52       0.52 f
  register8_16_inst/REG1[0] (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       0.52 f
  ALU_INST/B[0] (ALU_OPER_WIDTH8_OUT_WIDTH16)             0.00       0.52 f
  ALU_INST/add_43/B[0] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_0)
                                                          0.00       0.52 f
  ALU_INST/add_43/U1/Y (AND2X2M)                          0.29       0.81 f
  ALU_INST/add_43/U1_1/S (ADDFX2M)                        0.31       1.13 f
  ALU_INST/add_43/SUM[1] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_0)
                                                          0.00       1.13 f
  ALU_INST/U48/Y (AOI222X1M)                              0.49       1.62 r
  ALU_INST/U47/Y (AOI31X2M)                               0.36       1.98 f
  ALU_INST/ALU_OUT_reg[1]/D (DFFRQX1M)                    0.00       1.98 f
  data arrival time                                                  1.98

  clock gated_clk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_INST/ALU_OUT_reg[1]/CK (DFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.94


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ALU_INST/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by gated_clk)
  Path Group: gated_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)              0.87       0.87 f
  SYS_CTRL/U57/Y (NAND3X2M)                               0.62       1.48 r
  SYS_CTRL/U37/Y (NAND2X2M)                               0.65       2.13 f
  SYS_CTRL/ALU_EN (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       2.13 f
  ALU_INST/EN (ALU_OPER_WIDTH8_OUT_WIDTH16)               0.00       2.13 f
  ALU_INST/OUT_VALID_reg/D (DFFRQX2M)                     0.00       2.13 f
  data arrival time                                                  2.13

  clock gated_clk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_INST/OUT_VALID_reg/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -2.13
  --------------------------------------------------------------------------
  slack (MET)                                                        2.16


  Startpoint: SYS_CTRL/ALU_FUN_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ALU_INST/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by gated_clk)
  Path Group: gated_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/ALU_FUN_reg_reg[2]/CK (DFFRQX4M)               0.00       0.00 r
  SYS_CTRL/ALU_FUN_reg_reg[2]/Q (DFFRQX4M)                0.86       0.86 r
  SYS_CTRL/ALU_FUN[2] (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       0.86 r
  ALU_INST/ALU_FUN[2] (ALU_OPER_WIDTH8_OUT_WIDTH16)       0.00       0.86 r
  ALU_INST/U148/Y (NOR3X2M)                               0.26       1.13 f
  ALU_INST/U147/Y (BUFX4M)                                0.47       1.60 f
  ALU_INST/U90/Y (NOR2BX8M)                               0.34       1.94 f
  ALU_INST/U32/Y (OAI2BB1X2M)                             0.29       2.22 f
  ALU_INST/ALU_OUT_reg[15]/D (DFFRQX2M)                   0.00       2.22 f
  data arrival time                                                  2.22

  clock gated_clk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_INST/ALU_OUT_reg[15]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (MET)                                                        2.18


  Startpoint: SYS_CTRL/ALU_FUN_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ALU_INST/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by gated_clk)
  Path Group: gated_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/ALU_FUN_reg_reg[2]/CK (DFFRQX4M)               0.00       0.00 r
  SYS_CTRL/ALU_FUN_reg_reg[2]/Q (DFFRQX4M)                0.86       0.86 r
  SYS_CTRL/ALU_FUN[2] (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       0.86 r
  ALU_INST/ALU_FUN[2] (ALU_OPER_WIDTH8_OUT_WIDTH16)       0.00       0.86 r
  ALU_INST/U148/Y (NOR3X2M)                               0.26       1.13 f
  ALU_INST/U147/Y (BUFX4M)                                0.47       1.60 f
  ALU_INST/U90/Y (NOR2BX8M)                               0.34       1.94 f
  ALU_INST/U33/Y (OAI2BB1X2M)                             0.29       2.22 f
  ALU_INST/ALU_OUT_reg[14]/D (DFFRQX2M)                   0.00       2.22 f
  data arrival time                                                  2.22

  clock gated_clk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_INST/ALU_OUT_reg[14]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (MET)                                                        2.18


  Startpoint: SYS_CTRL/ALU_FUN_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ALU_INST/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by gated_clk)
  Path Group: gated_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/ALU_FUN_reg_reg[2]/CK (DFFRQX4M)               0.00       0.00 r
  SYS_CTRL/ALU_FUN_reg_reg[2]/Q (DFFRQX4M)                0.86       0.86 r
  SYS_CTRL/ALU_FUN[2] (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       0.86 r
  ALU_INST/ALU_FUN[2] (ALU_OPER_WIDTH8_OUT_WIDTH16)       0.00       0.86 r
  ALU_INST/U148/Y (NOR3X2M)                               0.26       1.13 f
  ALU_INST/U147/Y (BUFX4M)                                0.47       1.60 f
  ALU_INST/U90/Y (NOR2BX8M)                               0.34       1.94 f
  ALU_INST/U34/Y (OAI2BB1X2M)                             0.29       2.22 f
  ALU_INST/ALU_OUT_reg[13]/D (DFFRQX2M)                   0.00       2.22 f
  data arrival time                                                  2.22

  clock gated_clk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_INST/ALU_OUT_reg[13]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (MET)                                                        2.18


  Startpoint: SYS_CTRL/ALU_FUN_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ALU_INST/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by gated_clk)
  Path Group: gated_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/ALU_FUN_reg_reg[2]/CK (DFFRQX4M)               0.00       0.00 r
  SYS_CTRL/ALU_FUN_reg_reg[2]/Q (DFFRQX4M)                0.86       0.86 r
  SYS_CTRL/ALU_FUN[2] (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       0.86 r
  ALU_INST/ALU_FUN[2] (ALU_OPER_WIDTH8_OUT_WIDTH16)       0.00       0.86 r
  ALU_INST/U148/Y (NOR3X2M)                               0.26       1.13 f
  ALU_INST/U147/Y (BUFX4M)                                0.47       1.60 f
  ALU_INST/U90/Y (NOR2BX8M)                               0.34       1.94 f
  ALU_INST/U35/Y (OAI2BB1X2M)                             0.29       2.22 f
  ALU_INST/ALU_OUT_reg[12]/D (DFFRQX2M)                   0.00       2.22 f
  data arrival time                                                  2.22

  clock gated_clk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_INST/ALU_OUT_reg[12]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (MET)                                                        2.18


  Startpoint: SYS_CTRL/ALU_FUN_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ALU_INST/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by gated_clk)
  Path Group: gated_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/ALU_FUN_reg_reg[2]/CK (DFFRQX4M)               0.00       0.00 r
  SYS_CTRL/ALU_FUN_reg_reg[2]/Q (DFFRQX4M)                0.86       0.86 r
  SYS_CTRL/ALU_FUN[2] (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       0.86 r
  ALU_INST/ALU_FUN[2] (ALU_OPER_WIDTH8_OUT_WIDTH16)       0.00       0.86 r
  ALU_INST/U148/Y (NOR3X2M)                               0.26       1.13 f
  ALU_INST/U147/Y (BUFX4M)                                0.47       1.60 f
  ALU_INST/U90/Y (NOR2BX8M)                               0.34       1.94 f
  ALU_INST/U37/Y (OAI2BB1X2M)                             0.29       2.22 f
  ALU_INST/ALU_OUT_reg[11]/D (DFFRQX2M)                   0.00       2.22 f
  data arrival time                                                  2.22

  clock gated_clk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_INST/ALU_OUT_reg[11]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (MET)                                                        2.18


  Startpoint: SYS_CTRL/ALU_FUN_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ALU_INST/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by gated_clk)
  Path Group: gated_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/ALU_FUN_reg_reg[2]/CK (DFFRQX4M)               0.00       0.00 r
  SYS_CTRL/ALU_FUN_reg_reg[2]/Q (DFFRQX4M)                0.86       0.86 r
  SYS_CTRL/ALU_FUN[2] (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       0.86 r
  ALU_INST/ALU_FUN[2] (ALU_OPER_WIDTH8_OUT_WIDTH16)       0.00       0.86 r
  ALU_INST/U148/Y (NOR3X2M)                               0.26       1.13 f
  ALU_INST/U147/Y (BUFX4M)                                0.47       1.60 f
  ALU_INST/U90/Y (NOR2BX8M)                               0.34       1.94 f
  ALU_INST/U36/Y (OAI2BB1X2M)                             0.29       2.22 f
  ALU_INST/ALU_OUT_reg[10]/D (DFFRQX2M)                   0.00       2.22 f
  data arrival time                                                  2.22

  clock gated_clk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_INST/ALU_OUT_reg[10]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (MET)                                                        2.18


  Startpoint: SYS_CTRL/ALU_FUN_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ALU_INST/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by gated_clk)
  Path Group: gated_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/ALU_FUN_reg_reg[2]/CK (DFFRQX4M)               0.00       0.00 r
  SYS_CTRL/ALU_FUN_reg_reg[2]/Q (DFFRQX4M)                0.86       0.86 r
  SYS_CTRL/ALU_FUN[2] (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       0.86 r
  ALU_INST/ALU_FUN[2] (ALU_OPER_WIDTH8_OUT_WIDTH16)       0.00       0.86 r
  ALU_INST/U148/Y (NOR3X2M)                               0.26       1.13 f
  ALU_INST/U147/Y (BUFX4M)                                0.47       1.60 f
  ALU_INST/U90/Y (NOR2BX8M)                               0.34       1.94 f
  ALU_INST/U38/Y (OAI2BB1X2M)                             0.29       2.22 f
  ALU_INST/ALU_OUT_reg[9]/D (DFFRQX2M)                    0.00       2.22 f
  data arrival time                                                  2.22

  clock gated_clk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_INST/ALU_OUT_reg[9]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (MET)                                                        2.18


  Startpoint: register8_16_inst/REG_FILE_reg[1][3]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ALU_INST/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by gated_clk)
  Path Group: gated_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[1][3]/CK (DFFRQX4M)      0.00       0.00 r
  register8_16_inst/REG_FILE_reg[1][3]/Q (DFFRQX4M)       0.81       0.81 f
  register8_16_inst/REG1[3] (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       0.81 f
  ALU_INST/B[3] (ALU_OPER_WIDTH8_OUT_WIDTH16)             0.00       0.81 f
  ALU_INST/add_43/B[3] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_0)
                                                          0.00       0.81 f
  ALU_INST/add_43/U1_3/S (ADDFX2M)                        0.66       1.47 f
  ALU_INST/add_43/SUM[3] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_0)
                                                          0.00       1.47 f
  ALU_INST/U56/Y (AOI22X1M)                               0.43       1.90 r
  ALU_INST/U55/Y (AOI31X2M)                               0.32       2.21 f
  ALU_INST/ALU_OUT_reg[3]/D (DFFRQX2M)                    0.00       2.21 f
  data arrival time                                                  2.21

  clock gated_clk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_INST/ALU_OUT_reg[3]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                        2.19


  Startpoint: register8_16_inst/REG_FILE_reg[1][2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ALU_INST/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by gated_clk)
  Path Group: gated_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[1][2]/CK (DFFRQX4M)      0.00       0.00 r
  register8_16_inst/REG_FILE_reg[1][2]/Q (DFFRQX4M)       0.81       0.81 f
  register8_16_inst/REG1[2] (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       0.81 f
  ALU_INST/B[2] (ALU_OPER_WIDTH8_OUT_WIDTH16)             0.00       0.81 f
  ALU_INST/add_43/B[2] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_0)
                                                          0.00       0.81 f
  ALU_INST/add_43/U1_2/S (ADDFX2M)                        0.66       1.47 f
  ALU_INST/add_43/SUM[2] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_0)
                                                          0.00       1.47 f
  ALU_INST/U52/Y (AOI22X1M)                               0.43       1.90 r
  ALU_INST/U51/Y (AOI31X2M)                               0.32       2.21 f
  ALU_INST/ALU_OUT_reg[2]/D (DFFRQX2M)                    0.00       2.21 f
  data arrival time                                                  2.21

  clock gated_clk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_INST/ALU_OUT_reg[2]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                        2.19


  Startpoint: UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/bit_count_reg[3]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/bit_count_reg[3]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/bit_count_reg[3]/CK (DFFRX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/bit_count_reg[3]/QN (DFFRX2M)
                                                          0.56       0.56 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/U24/Y (OAI32X1M)
                                                          0.28       0.84 f
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/bit_count_reg[3]/D (DFFRX2M)
                                                          0.00       0.84 f
  data arrival time                                                  0.84

  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/bit_count_reg[3]/CK (DFFRX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: UART_TOP_inst/UART_RX_inst/U0_strt_chk/strt_glitch_reg
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: UART_TOP_inst/UART_RX_inst/U0_strt_chk/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_RX_inst/U0_strt_chk/strt_glitch_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_RX_inst/U0_strt_chk/strt_glitch_reg/Q (DFFRQX2M)
                                                          0.66       0.66 f
  UART_TOP_inst/UART_RX_inst/U0_strt_chk/U2/Y (AO2B2X2M)
                                                          0.34       1.00 f
  UART_TOP_inst/UART_RX_inst/U0_strt_chk/strt_glitch_reg/D (DFFRQX2M)
                                                          0.00       1.00 f
  data arrival time                                                  1.00

  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TOP_inst/UART_RX_inst/U0_strt_chk/strt_glitch_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.94


  Startpoint: UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[0]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[0]/Q (DFFRQX2M)
                                                          0.66       0.66 f
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U15/Y (OAI2BB2X1M)
                                                          0.43       1.09 f
  UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[0]/D (DFFRQX2M)
                                                          0.00       1.09 f
  data arrival time                                                  1.09

  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: UART_TOP_inst/UART_RX_inst/U0_data_sampling/sampled_bit_reg
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_RX_inst/U0_data_sampling/sampled_bit_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_RX_inst/U0_data_sampling/sampled_bit_reg/Q (DFFRQX2M)
                                                          0.72       0.72 f
  UART_TOP_inst/UART_RX_inst/U0_data_sampling/sampled_bit (data_sampling)
                                                          0.00       0.72 f
  UART_TOP_inst/UART_RX_inst/U0_deserializer/sampled_bit (deserializer_DATA_WIDTH8)
                                                          0.00       0.72 f
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U14/Y (OAI2BB2X1M)
                                                          0.46       1.18 f
  UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[7]/D (DFFRQX2M)
                                                          0.00       1.18 f
  data arrival time                                                  1.18

  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: UART_TOP_inst/UART_RX_inst/U0_data_sampling/Samples_reg[1]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: UART_TOP_inst/UART_RX_inst/U0_data_sampling/Samples_reg[1]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_RX_inst/U0_data_sampling/Samples_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_RX_inst/U0_data_sampling/Samples_reg[1]/Q (DFFRQX2M)
                                                          0.66       0.66 f
  UART_TOP_inst/UART_RX_inst/U0_data_sampling/U46/Y (CLKNAND2X2M)
                                                          0.24       0.90 r
  UART_TOP_inst/UART_RX_inst/U0_data_sampling/U40/Y (MXI2X1M)
                                                          0.27       1.17 f
  UART_TOP_inst/UART_RX_inst/U0_data_sampling/Samples_reg[1]/D (DFFRQX2M)
                                                          0.00       1.17 f
  data arrival time                                                  1.17

  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TOP_inst/UART_RX_inst/U0_data_sampling/Samples_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: UART_TOP_inst/UART_RX_inst/U0_data_sampling/Samples_reg[0]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: UART_TOP_inst/UART_RX_inst/U0_data_sampling/Samples_reg[0]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_RX_inst/U0_data_sampling/Samples_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_RX_inst/U0_data_sampling/Samples_reg[0]/Q (DFFRQX2M)
                                                          0.66       0.66 f
  UART_TOP_inst/UART_RX_inst/U0_data_sampling/U53/Y (CLKNAND2X2M)
                                                          0.24       0.90 r
  UART_TOP_inst/UART_RX_inst/U0_data_sampling/U47/Y (MXI2X1M)
                                                          0.27       1.17 f
  UART_TOP_inst/UART_RX_inst/U0_data_sampling/Samples_reg[0]/D (DFFRQX2M)
                                                          0.00       1.17 f
  data arrival time                                                  1.17

  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TOP_inst/UART_RX_inst/U0_data_sampling/Samples_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: UART_TOP_inst/UART_RX_inst/U0_par_chk/Parity_Error_reg
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: UART_TOP_inst/UART_RX_inst/U0_par_chk/Parity_Error_reg
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_RX_inst/U0_par_chk/Parity_Error_reg/CK (DFFRQX4M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_RX_inst/U0_par_chk/Parity_Error_reg/Q (DFFRQX4M)
                                                          0.74       0.74 f
  UART_TOP_inst/UART_RX_inst/U0_par_chk/U2/Y (OAI2BB2X1M)
                                                          0.45       1.20 f
  UART_TOP_inst/UART_RX_inst/U0_par_chk/Parity_Error_reg/D (DFFRQX4M)
                                                          0.00       1.20 f
  data arrival time                                                  1.20

  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TOP_inst/UART_RX_inst/U0_par_chk/Parity_Error_reg/CK (DFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: UART_TOP_inst/UART_RX_inst/U0_stp_chk/Stop_Error_reg
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: UART_TOP_inst/UART_RX_inst/U0_stp_chk/Stop_Error_reg
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_RX_inst/U0_stp_chk/Stop_Error_reg/CK (DFFRQX4M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_RX_inst/U0_stp_chk/Stop_Error_reg/Q (DFFRQX4M)
                                                          0.74       0.74 f
  UART_TOP_inst/UART_RX_inst/U0_stp_chk/U2/Y (OAI2BB2X1M)
                                                          0.45       1.20 f
  UART_TOP_inst/UART_RX_inst/U0_stp_chk/Stop_Error_reg/D (DFFRQX4M)
                                                          0.00       1.20 f
  data arrival time                                                  1.20

  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TOP_inst/UART_RX_inst/U0_stp_chk/Stop_Error_reg/CK (DFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/bit_count_reg[0]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/bit_count_reg[0]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/bit_count_reg[0]/Q (DFFRQX4M)
                                                          0.84       0.84 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/U16/Y (OAI32X1M)
                                                          0.39       1.23 f
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/bit_count_reg[0]/D (DFFRQX4M)
                                                          0.00       1.23 f
  data arrival time                                                  1.23

  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/bit_count_reg[0]/CK (DFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: UART_TOP_inst/UART_RX_inst/U0_data_sampling/Samples_reg[2]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: UART_TOP_inst/UART_RX_inst/U0_data_sampling/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_RX_inst/U0_data_sampling/Samples_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_RX_inst/U0_data_sampling/Samples_reg[2]/Q (DFFRQX2M)
                                                          0.60       0.60 f
  UART_TOP_inst/UART_RX_inst/U0_data_sampling/U55/Y (OAI21X1M)
                                                          0.26       0.86 r
  UART_TOP_inst/UART_RX_inst/U0_data_sampling/U54/Y (AOI21BX1M)
                                                          0.38       1.25 f
  UART_TOP_inst/UART_RX_inst/U0_data_sampling/sampled_bit_reg/D (DFFRQX2M)
                                                          0.00       1.25 f
  data arrival time                                                  1.25

  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TOP_inst/UART_RX_inst/U0_data_sampling/sampled_bit_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[0]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRQX4M)
                                                          1.01       1.01 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/U23/Y (NOR2X2M)
                                                          0.26       1.27 f
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[0]/D (DFFRQX4M)
                                                          0.00       1.27 f
  data arrival time                                                  1.27

  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[1]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[1]/Q (DFFRQX2M)
                                                          0.66       0.66 f
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U21/Y (INVX2M)
                                                          0.34       1.01 r
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U8/Y (OAI22X1M)
                                                          0.29       1.29 f
  UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[1]/D (DFFRQX2M)
                                                          0.00       1.29 f
  data arrival time                                                  1.29

  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[5]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[5]/Q (DFFRQX2M)
                                                          0.66       0.66 f
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U22/Y (INVX2M)
                                                          0.34       1.01 r
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U12/Y (OAI22X1M)
                                                          0.29       1.29 f
  UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[5]/D (DFFRQX2M)
                                                          0.00       1.29 f
  data arrival time                                                  1.29

  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[4]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[4]/Q (DFFRQX2M)
                                                          0.66       0.66 f
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U23/Y (INVX2M)
                                                          0.34       1.01 r
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U11/Y (OAI22X1M)
                                                          0.29       1.29 f
  UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[4]/D (DFFRQX2M)
                                                          0.00       1.29 f
  data arrival time                                                  1.29

  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[3]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[3]/Q (DFFRQX2M)
                                                          0.66       0.66 f
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U20/Y (INVX2M)
                                                          0.34       1.01 r
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U10/Y (OAI22X1M)
                                                          0.29       1.30 f
  UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[3]/D (DFFRQX2M)
                                                          0.00       1.30 f
  data arrival time                                                  1.30

  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[6]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[6]/Q (DFFRQX2M)
                                                          0.66       0.66 f
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U19/Y (INVX2M)
                                                          0.34       1.01 r
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U13/Y (OAI22X1M)
                                                          0.29       1.30 f
  UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[6]/D (DFFRQX2M)
                                                          0.00       1.30 f
  data arrival time                                                  1.30

  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[2]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[2]/Q (DFFRQX2M)
                                                          0.66       0.66 f
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U18/Y (INVX2M)
                                                          0.34       1.01 r
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U9/Y (OAI22X1M)
                                                          0.29       1.30 f
  UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[2]/D (DFFRQX2M)
                                                          0.00       1.30 f
  data arrival time                                                  1.30

  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/bit_count_reg[2]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/bit_count_reg[2]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/bit_count_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/bit_count_reg[2]/Q (DFFRQX2M)
                                                          0.92       0.92 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/U17/Y (OAI32X1M)
                                                          0.41       1.34 f
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/bit_count_reg[2]/D (DFFRQX2M)
                                                          0.00       1.34 f
  data arrival time                                                  1.34

  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/bit_count_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.30


  Startpoint: UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[5]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[5]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[5]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[5]/Q (DFFRQX4M)
                                                          0.77       0.77 f
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/U22/Y (XNOR2X2M)
                                                          0.41       1.18 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/U21/Y (NOR2X2M)
                                                          0.19       1.37 f
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[5]/D (DFFRQX4M)
                                                          0.00       1.37 f
  data arrival time                                                  1.37

  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[5]/CK (DFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: UART_TOP_inst/UART_RX_inst/U0_data_sampling/Samples_reg[2]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: UART_TOP_inst/UART_RX_inst/U0_data_sampling/Samples_reg[2]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_RX_inst/U0_data_sampling/Samples_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_RX_inst/U0_data_sampling/Samples_reg[2]/Q (DFFRQX2M)
                                                          0.60       0.60 f
  UART_TOP_inst/UART_RX_inst/U0_data_sampling/U14/Y (NAND2XLM)
                                                          0.39       0.99 r
  UART_TOP_inst/UART_RX_inst/U0_data_sampling/U31/Y (MXI2X1M)
                                                          0.34       1.33 f
  UART_TOP_inst/UART_RX_inst/U0_data_sampling/Samples_reg[2]/D (DFFRQX2M)
                                                          0.00       1.33 f
  data arrival time                                                  1.33

  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TOP_inst/UART_RX_inst/U0_data_sampling/Samples_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.95       0.95 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U37/Y (OAI21X1M)
                                                          0.41       1.35 f
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[1]/D (DFFRQX2M)
                                                          0.00       1.35 f
  data arrival time                                                  1.35

  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[3]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[3]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[3]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[3]/Q (DFFRQX4M)
                                                          0.77       0.77 f
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/U34/S (ADDHX1M)
                                                          0.43       1.20 f
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/U13/Y (NOR2BX2M)
                                                          0.27       1.47 f
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[3]/D (DFFRQX4M)
                                                          0.00       1.47 f
  data arrival time                                                  1.47

  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[3]/CK (DFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[2]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[2]/Q (DFFRQX4M)
                                                          0.77       0.77 f
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/U33/S (ADDHX1M)
                                                          0.43       1.20 f
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/U12/Y (NOR2BX2M)
                                                          0.27       1.47 f
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[2]/D (DFFRQX4M)
                                                          0.00       1.47 f
  data arrival time                                                  1.47

  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/bit_count_reg[1]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/bit_count_reg[1]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/bit_count_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/bit_count_reg[1]/Q (DFFRQX2M)
                                                          1.05       1.05 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/U20/Y (OAI22X1M)
                                                          0.42       1.47 f
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/bit_count_reg[1]/D (DFFRQX2M)
                                                          0.00       1.47 f
  data arrival time                                                  1.47

  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/bit_count_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                        1.45


  Startpoint: UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[1]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRQX4M)
                                                          0.85       0.85 f
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/U32/S (ADDHX1M)
                                                          0.42       1.28 f
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/U11/Y (NOR2BX2M)
                                                          0.29       1.57 f
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[1]/D (DFFRQX4M)
                                                          0.00       1.57 f
  data arrival time                                                  1.57

  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[1]/CK (DFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.57
  --------------------------------------------------------------------------
  slack (MET)                                                        1.50


  Startpoint: UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[4]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[4]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[4]/Q (DFFRQX2M)
                                                          0.89       0.89 f
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/U35/S (ADDHX1M)
                                                          0.49       1.38 f
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/U14/Y (NOR2BX2M)
                                                          0.27       1.65 f
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[4]/D (DFFRQX2M)
                                                          0.00       1.65 f
  data arrival time                                                  1.65

  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        1.59


  Startpoint: UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/bit_count_reg[0]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/bit_count_reg[0]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/bit_count_reg[0]/Q (DFFRQX4M)
                                                          0.77       0.77 f
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/bit_count[0] (edge_bit_counter)
                                                          0.00       0.77 f
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/bit_count[0] (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00       0.77 f
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U36/Y (NAND4X1M)
                                                          0.35       1.12 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U13/Y (NAND3BXLM)
                                                          0.56       1.68 f
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[2]/D (DFFRQX2M)
                                                          0.00       1.68 f
  data arrival time                                                  1.68

  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.14      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.84       0.84 f
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U54/Y (MXI2X1M)
                                                          0.50       1.34 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U40/Y (OAI211X1M)
                                                          0.44       1.78 f
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[0]/D (DFFRQX2M)
                                                          0.00       1.78 f
  data arrival time                                                  1.78

  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                        1.78


  Startpoint: ASYNC_FIFO_inst/DF_SYNC_r/out1_reg[3]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: ASYNC_FIFO_inst/DF_SYNC_r/out2_reg[3]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/DF_SYNC_r/out1_reg[3]/CK (DFFRQX2M)     0.00       0.00 r
  ASYNC_FIFO_inst/DF_SYNC_r/out1_reg[3]/Q (DFFRQX2M)      0.53       0.53 f
  ASYNC_FIFO_inst/DF_SYNC_r/out2_reg[3]/D (DFFRQX2M)      0.00       0.53 f
  data arrival time                                                  0.53

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO_inst/DF_SYNC_r/out2_reg[3]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: ASYNC_FIFO_inst/DF_SYNC_r/out1_reg[2]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: ASYNC_FIFO_inst/DF_SYNC_r/out2_reg[2]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/DF_SYNC_r/out1_reg[2]/CK (DFFRQX2M)     0.00       0.00 r
  ASYNC_FIFO_inst/DF_SYNC_r/out1_reg[2]/Q (DFFRQX2M)      0.53       0.53 f
  ASYNC_FIFO_inst/DF_SYNC_r/out2_reg[2]/D (DFFRQX2M)      0.00       0.53 f
  data arrival time                                                  0.53

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO_inst/DF_SYNC_r/out2_reg[2]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: ASYNC_FIFO_inst/DF_SYNC_r/out1_reg[1]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: ASYNC_FIFO_inst/DF_SYNC_r/out2_reg[1]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/DF_SYNC_r/out1_reg[1]/CK (DFFRQX2M)     0.00       0.00 r
  ASYNC_FIFO_inst/DF_SYNC_r/out1_reg[1]/Q (DFFRQX2M)      0.53       0.53 f
  ASYNC_FIFO_inst/DF_SYNC_r/out2_reg[1]/D (DFFRQX2M)      0.00       0.53 f
  data arrival time                                                  0.53

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO_inst/DF_SYNC_r/out2_reg[1]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: ASYNC_FIFO_inst/DF_SYNC_r/out1_reg[0]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: ASYNC_FIFO_inst/DF_SYNC_r/out2_reg[0]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/DF_SYNC_r/out1_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  ASYNC_FIFO_inst/DF_SYNC_r/out1_reg[0]/Q (DFFRQX2M)      0.53       0.53 f
  ASYNC_FIFO_inst/DF_SYNC_r/out2_reg[0]/D (DFFRQX2M)      0.00       0.53 f
  data arrival time                                                  0.53

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO_inst/DF_SYNC_r/out2_reg[0]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: PULSE_GEN/out_reg[0]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: PULSE_GEN/out_reg[1]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock tx_clk (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  PULSE_GEN/out_reg[0]/CK (DFFRQX2M)       0.00       0.00 r
  PULSE_GEN/out_reg[0]/Q (DFFRQX2M)        0.60       0.60 f
  PULSE_GEN/out_reg[1]/D (DFFRQX2M)        0.00       0.60 f
  data arrival time                                   0.60

  clock tx_clk (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  PULSE_GEN/out_reg[1]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: UART_TOP_inst/UART_TX_inst/U0_fsm/BUSY_reg
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: PULSE_GEN/out_reg[0]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_TX_inst/U0_fsm/BUSY_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/BUSY_reg/Q (DFFRQX2M)
                                                          0.66       0.66 f
  UART_TOP_inst/UART_TX_inst/U0_fsm/BUSY (uart_tx_fsm)
                                                          0.00       0.66 f
  UART_TOP_inst/UART_TX_inst/BUSY (UART_TX_DATA_WIDTH8)
                                                          0.00       0.66 f
  UART_TOP_inst/BUSY (UART_TOP_DATA_WIDTH8)               0.00       0.66 f
  PULSE_GEN/LVL_SIG (PULSE_GEN)                           0.00       0.66 f
  PULSE_GEN/out_reg[0]/D (DFFRQX2M)                       0.00       0.66 f
  data arrival time                                                  0.66

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  PULSE_GEN/out_reg[0]/CK (DFFRQX2M)                      0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[3]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[3]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[3]/Q (DFFRQX2M)
                                                          0.66       0.66 f
  ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[3]/D (DFFRQX2M)
                                                          0.00       0.66 f
  data arrival time                                                  0.66

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[6]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[6]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[6]/Q (DFFRQX2M)
                                                          0.60       0.60 f
  UART_TOP_inst/UART_TX_inst/U0_Serializer/U25/Y (OAI2BB1X2M)
                                                          0.30       0.90 f
  UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[6]/D (DFFRQX2M)
                                                          0.00       0.90 f
  data arrival time                                                  0.90

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[5]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[5]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[5]/Q (DFFRQX2M)
                                                          0.60       0.60 f
  UART_TOP_inst/UART_TX_inst/U0_Serializer/U23/Y (OAI2BB1X2M)
                                                          0.30       0.90 f
  UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[5]/D (DFFRQX2M)
                                                          0.00       0.90 f
  data arrival time                                                  0.90

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[4]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[4]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[4]/Q (DFFRQX2M)
                                                          0.60       0.60 f
  UART_TOP_inst/UART_TX_inst/U0_Serializer/U21/Y (OAI2BB1X2M)
                                                          0.30       0.90 f
  UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[4]/D (DFFRQX2M)
                                                          0.00       0.90 f
  data arrival time                                                  0.90

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[3]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[3]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[3]/Q (DFFRQX2M)
                                                          0.60       0.60 f
  UART_TOP_inst/UART_TX_inst/U0_Serializer/U19/Y (OAI2BB1X2M)
                                                          0.30       0.90 f
  UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[3]/D (DFFRQX2M)
                                                          0.00       0.90 f
  data arrival time                                                  0.90

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[2]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[2]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[2]/Q (DFFRQX2M)
                                                          0.60       0.60 f
  UART_TOP_inst/UART_TX_inst/U0_Serializer/U17/Y (OAI2BB1X2M)
                                                          0.30       0.90 f
  UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[2]/D (DFFRQX2M)
                                                          0.00       0.90 f
  data arrival time                                                  0.90

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[6]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[6]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[6]/Q (DFFRQX2M)
                                                          0.60       0.60 f
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/U12/Y (AO2B2X2M)
                                                          0.31       0.91 f
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[6]/D (DFFRQX2M)
                                                          0.00       0.91 f
  data arrival time                                                  0.91

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[5]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[5]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[5]/Q (DFFRQX2M)
                                                          0.60       0.60 f
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/U11/Y (AO2B2X2M)
                                                          0.31       0.91 f
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[5]/D (DFFRQX2M)
                                                          0.00       0.91 f
  data arrival time                                                  0.91

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[1]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[1]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[1]/Q (DFFRQX2M)
                                                          0.60       0.60 f
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/U7/Y (AO2B2X2M)
                                                          0.31       0.91 f
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[1]/D (DFFRQX2M)
                                                          0.00       0.91 f
  data arrival time                                                  0.91

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[4]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[4]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[4]/Q (DFFRQX2M)
                                                          0.60       0.60 f
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/U10/Y (AO2B2X2M)
                                                          0.31       0.91 f
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[4]/D (DFFRQX2M)
                                                          0.00       0.91 f
  data arrival time                                                  0.91

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[0]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[0]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[0]/Q (DFFRQX2M)
                                                          0.60       0.60 f
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/U6/Y (AO2B2X2M)
                                                          0.31       0.91 f
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[0]/D (DFFRQX2M)
                                                          0.00       0.91 f
  data arrival time                                                  0.91

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[2]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[2]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[2]/Q (DFFRQX2M)
                                                          0.60       0.60 f
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/U8/Y (AO2B2X2M)
                                                          0.31       0.92 f
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[2]/D (DFFRQX2M)
                                                          0.00       0.92 f
  data arrival time                                                  0.92

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[3]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[3]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[3]/Q (DFFRQX2M)
                                                          0.60       0.60 f
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/U9/Y (AO2B2X2M)
                                                          0.31       0.92 f
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[3]/D (DFFRQX2M)
                                                          0.00       0.92 f
  data arrival time                                                  0.92

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[7]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[7]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[7]/Q (DFFRQX2M)
                                                          0.60       0.60 f
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/U13/Y (AO2B2X2M)
                                                          0.32       0.92 f
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[7]/D (DFFRQX2M)
                                                          0.00       0.92 f
  data arrival time                                                  0.92

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[0]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[0]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[0]/Q (DFFRQX2M)
                                                          0.60       0.60 f
  UART_TOP_inst/UART_TX_inst/U0_Serializer/U13/Y (OAI2BB1X2M)
                                                          0.32       0.92 f
  UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[0]/D (DFFRQX2M)
                                                          0.00       0.92 f
  data arrival time                                                  0.92

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[1]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[1]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[1]/Q (DFFRQX2M)
                                                          0.60       0.60 f
  UART_TOP_inst/UART_TX_inst/U0_Serializer/U15/Y (OAI2BB1X2M)
                                                          0.32       0.92 f
  UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[1]/D (DFFRQX2M)
                                                          0.00       0.92 f
  data arrival time                                                  0.92

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[3]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[3]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[3]/Q (DFFRQX2M)
                                                          0.66       0.66 f
  ASYNC_FIFO_inst/sync_w2r/U21/Y (XNOR2X2M)               0.27       0.94 f
  ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[3]/D (DFFRQX2M)
                                                          0.00       0.94 f
  data arrival time                                                  0.94

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[0]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[0]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[0]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  ASYNC_FIFO_inst/sync_w2r/U16/Y (XNOR2X2M)               0.28       0.94 f
  ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[0]/D (DFFRQX2M)
                                                          0.00       0.94 f
  data arrival time                                                  0.94

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: UART_TOP_inst/UART_TX_inst/U0_parity_calc/parity_reg
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: UART_TOP_inst/UART_TX_inst/U0_parity_calc/parity_reg
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/parity_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/parity_reg/Q (DFFRQX2M)
                                                          0.60       0.60 f
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/U17/Y (OAI2BB2X1M)
                                                          0.40       1.00 f
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/parity_reg/D (DFFRQX2M)
                                                          0.00       1.00 f
  data arrival time                                                  1.00

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/parity_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[3]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[2]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[3]/Q (DFFRQX2M)
                                                          0.66       0.66 f
  ASYNC_FIFO_inst/sync_w2r/U12/Y (CLKXOR2X2M)             0.36       1.02 f
  ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[2]/D (DFFRQX2M)
                                                          0.00       1.02 f
  data arrival time                                                  1.02

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[7]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[7]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[7]/Q (DFFRQX2M)
                                                          0.60       0.60 f
  UART_TOP_inst/UART_TX_inst/U0_Serializer/U27/Y (AO22X1M)
                                                          0.44       1.04 f
  UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[7]/D (DFFRQX2M)
                                                          0.00       1.04 f
  data arrival time                                                  1.04

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: UART_TOP_inst/UART_TX_inst/U0_Serializer/ser_count_reg[0]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: UART_TOP_inst/UART_TX_inst/U0_Serializer/ser_count_reg[0]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_TX_inst/U0_Serializer/ser_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/ser_count_reg[0]/Q (DFFRQX2M)
                                                          0.71       0.71 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/U12/Y (NOR2X2M)
                                                          0.32       1.03 f
  UART_TOP_inst/UART_TX_inst/U0_Serializer/ser_count_reg[0]/D (DFFRQX2M)
                                                          0.00       1.03 f
  data arrival time                                                  1.03

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TOP_inst/UART_TX_inst/U0_Serializer/ser_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[2]/Q (DFFRQX4M)
                                                          0.87       0.87 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/U17/Y (AOI21X2M)      0.24       1.11 f
  UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[0]/D (DFFRQX2M)
                                                          0.00       1.11 f
  data arrival time                                                  1.11

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[2]/Q (DFFRQX4M)
                                                          0.87       0.87 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/U13/Y (AOI21X2M)      0.24       1.11 f
  UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[1]/D (DFFRQX2M)
                                                          0.00       1.11 f
  data arrival time                                                  1.11

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[2]/Q (DFFRQX4M)
                                                          0.87       0.87 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/U14/Y (NOR3X2M)       0.26       1.13 f
  UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[2]/D (DFFRQX4M)
                                                          0.00       1.13 f
  data arrival time                                                  1.13

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: UART_TOP_inst/UART_TX_inst/U0_Serializer/ser_count_reg[1]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: UART_TOP_inst/UART_TX_inst/U0_Serializer/ser_count_reg[1]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_TX_inst/U0_Serializer/ser_count_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/ser_count_reg[1]/Q (DFFRQX2M)
                                                          0.61       0.61 f
  UART_TOP_inst/UART_TX_inst/U0_Serializer/U33/Y (XNOR2X2M)
                                                          0.36       0.96 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/U32/Y (NOR2X2M)
                                                          0.19       1.15 f
  UART_TOP_inst/UART_TX_inst/U0_Serializer/ser_count_reg[1]/D (DFFRQX2M)
                                                          0.00       1.15 f
  data arrival time                                                  1.15

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TOP_inst/UART_TX_inst/U0_Serializer/ser_count_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.11


  Startpoint: UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: UART_TOP_inst/UART_TX_inst/U0_fsm/BUSY_reg
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[2]/Q (DFFRQX4M)
                                                          0.87       0.87 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/U16/Y (OAI21X2M)      0.28       1.15 f
  UART_TOP_inst/UART_TX_inst/U0_fsm/BUSY_reg/D (DFFRQX2M)
                                                          0.00       1.15 f
  data arrival time                                                  1.15

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TOP_inst/UART_TX_inst/U0_fsm/BUSY_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[1]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[0]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[1]/Q (DFFRQX2M)
                                                          0.85       0.85 f
  ASYNC_FIFO_inst/sync_w2r/U17/Y (XNOR2X2M)               0.35       1.19 f
  ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[0]/D (DFFRQX2M)
                                                          0.00       1.19 f
  data arrival time                                                  1.19

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[2]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[2]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[2]/Q (DFFRQX4M)
                                                          0.91       0.91 f
  ASYNC_FIFO_inst/sync_w2r/U15/Y (XNOR2X2M)               0.35       1.26 f
  ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[2]/D (DFFRQX4M)
                                                          0.00       1.26 f
  data arrival time                                                  1.26

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: UART_TOP_inst/UART_TX_inst/U0_Serializer/ser_count_reg[2]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: UART_TOP_inst/UART_TX_inst/U0_Serializer/ser_count_reg[2]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_TX_inst/U0_Serializer/ser_count_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/ser_count_reg[2]/QN (DFFRX1M)
                                                          0.87       0.87 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/U9/Y (OAI32X1M)
                                                          0.39       1.26 f
  UART_TOP_inst/UART_TX_inst/U0_Serializer/ser_count_reg[2]/D (DFFRX1M)
                                                          0.00       1.26 f
  data arrival time                                                  1.26

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TOP_inst/UART_TX_inst/U0_Serializer/ser_count_reg[2]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[1]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[1]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[1]/Q (DFFRQX2M)
                                                          0.85       0.85 f
  ASYNC_FIFO_inst/sync_w2r/U14/Y (CLKXOR2X2M)             0.42       1.27 f
  ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[1]/D (DFFRQX2M)
                                                          0.00       1.27 f
  data arrival time                                                  1.27

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[2]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[1]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[2]/Q (DFFRQX4M)
                                                          0.91       0.91 f
  ASYNC_FIFO_inst/sync_w2r/U13/Y (CLKXOR2X2M)             0.42       1.33 f
  ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[1]/D (DFFRQX2M)
                                                          0.00       1.33 f
  data arrival time                                                  1.33

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.30


  Startpoint: UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[0]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: UART_TOP_inst/UART_TX_inst/U0_mux/OUT_reg
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[0]/Q (DFFRQX2M)
                                                          0.60       0.60 f
  UART_TOP_inst/UART_TX_inst/U0_Serializer/ser_out (Serializer_WIDTH8)
                                                          0.00       0.60 f
  UART_TOP_inst/UART_TX_inst/U0_mux/IN_1 (mux)            0.00       0.60 f
  UART_TOP_inst/UART_TX_inst/U0_mux/U5/Y (AOI22X1M)       0.43       1.03 r
  UART_TOP_inst/UART_TX_inst/U0_mux/U4/Y (OAI2B2X1M)      0.34       1.37 f
  UART_TOP_inst/UART_TX_inst/U0_mux/OUT_reg/D (DFFRQX2M)
                                                          0.00       1.37 f
  data arrival time                                                  1.37

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TOP_inst/UART_TX_inst/U0_mux/OUT_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


1
