<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Mon Apr 25 05:48:44 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     REU
Constraint file: REU_temp_lse.sdc 
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 976.000000 -waveform { 0.000000 488.000000 } -name PHI2 [ get_ports { PHI2 } ]
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 954.748ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \dmaseq/DMA_115  (from PHI2 +)
   Destination:    FD1S3IX    D              \reureg/REUA[18]_665  (to PHI2 -)

   Delay:                  21.092ns  (27.8% logic, 72.2% route), 12 logic levels.

 Constraint Details:

     21.092ns data_path \dmaseq/DMA_115 to \reureg/REUA[18]_665 meets
    976.000ns delay constraint less
      0.160ns L_S requirement (totaling 975.840ns) by 954.748ns

 Path Details: \dmaseq/DMA_115 to \reureg/REUA[18]_665

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \dmaseq/DMA_115 (from PHI2)
Route        33   e 2.099                                  DMA
LUT4        ---     0.493              A to Z              \glue/i2105_2_lut_rep_97
Route         5   e 1.405                                  \glue/n4052
LUT4        ---     0.493              A to Z              \glue/i2_3_lut_rep_86_4_lut
Route        17   e 1.819                                  n4041
LUT4        ---     0.493              D to Z              \reureg/DF01WR_I_0_841_2_lut_rep_71_3_lut_4_lut
Route         6   e 1.457                                  \reureg/n4026
LUT4        ---     0.493              C to Z              \reureg/i2054_2_lut_4_lut
Route         2   e 1.141                                  XferVerify
LUT4        ---     0.493              D to Z              \dmaseq/i1_4_lut_adj_176
Route         2   e 1.141                                  IncREUA
LUT4        ---     0.493              B to Z              \reureg/i1_2_lut
Route         1   e 0.941                                  \reureg/n11
LUT4        ---     0.493              C to Z              \reureg/i9_4_lut
Route         3   e 1.258                                  \reureg/REUAOut_15__N_58
LUT4        ---     0.493              B to Z              \reureg/i1_3_lut_rep_62
Route         2   e 1.141                                  \reureg/n4017
LUT4        ---     0.493              B to Z              \reureg/i660_2_lut_3_lut
Route         1   e 0.941                                  \reureg/n964
LUT4        ---     0.493              D to Z              \reureg/mux_192_i3_4_lut
Route         1   e 0.941                                  \reureg/REUAOut_18__N_36
LUT4        ---     0.493              D to Z              \reureg/mux_201_i3_3_lut_4_lut
Route         1   e 0.941                                  \reureg/REUAOut_18__N_35
                  --------
                   21.092  (27.8% logic, 72.2% route), 12 logic levels.


Passed:  The following path meets requirements by 954.748ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \dmaseq/DMA_115  (from PHI2 +)
   Destination:    FD1S3IX    D              \reureg/REUA[18]_665  (to PHI2 -)

   Delay:                  21.092ns  (27.8% logic, 72.2% route), 12 logic levels.

 Constraint Details:

     21.092ns data_path \dmaseq/DMA_115 to \reureg/REUA[18]_665 meets
    976.000ns delay constraint less
      0.160ns L_S requirement (totaling 975.840ns) by 954.748ns

 Path Details: \dmaseq/DMA_115 to \reureg/REUA[18]_665

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \dmaseq/DMA_115 (from PHI2)
Route        33   e 2.099                                  DMA
LUT4        ---     0.493              A to Z              \glue/i2105_2_lut_rep_97
Route         5   e 1.405                                  \glue/n4052
LUT4        ---     0.493              A to Z              \glue/i2_3_lut_rep_86_4_lut
Route        17   e 1.819                                  n4041
LUT4        ---     0.493              D to Z              \reureg/DF01WR_I_0_841_2_lut_rep_71_3_lut_4_lut
Route         6   e 1.457                                  \reureg/n4026
LUT4        ---     0.493              C to Z              \reureg/XferType_1__I_0_136_i3_2_lut_rep_68_4_lut
Route         2   e 1.141                                  n4023
LUT4        ---     0.493              A to Z              \dmaseq/i1_4_lut_adj_176
Route         2   e 1.141                                  IncREUA
LUT4        ---     0.493              B to Z              \reureg/i1_2_lut
Route         1   e 0.941                                  \reureg/n11
LUT4        ---     0.493              C to Z              \reureg/i9_4_lut
Route         3   e 1.258                                  \reureg/REUAOut_15__N_58
LUT4        ---     0.493              B to Z              \reureg/i1_3_lut_rep_62
Route         2   e 1.141                                  \reureg/n4017
LUT4        ---     0.493              B to Z              \reureg/i660_2_lut_3_lut
Route         1   e 0.941                                  \reureg/n964
LUT4        ---     0.493              D to Z              \reureg/mux_192_i3_4_lut
Route         1   e 0.941                                  \reureg/REUAOut_18__N_36
LUT4        ---     0.493              D to Z              \reureg/mux_201_i3_3_lut_4_lut
Route         1   e 0.941                                  \reureg/REUAOut_18__N_35
                  --------
                   21.092  (27.8% logic, 72.2% route), 12 logic levels.


Passed:  The following path meets requirements by 955.082ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \dmaseq/DMA_115  (from PHI2 +)
   Destination:    FD1S3IX    D              \reureg/REUA[18]_665  (to PHI2 -)

   Delay:                  20.758ns  (28.3% logic, 71.7% route), 12 logic levels.

 Constraint Details:

     20.758ns data_path \dmaseq/DMA_115 to \reureg/REUA[18]_665 meets
    976.000ns delay constraint less
      0.160ns L_S requirement (totaling 975.840ns) by 955.082ns

 Path Details: \dmaseq/DMA_115 to \reureg/REUA[18]_665

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \dmaseq/DMA_115 (from PHI2)
Route        33   e 2.099                                  DMA
LUT4        ---     0.493              A to Z              \glue/i2107_2_lut_rep_90_3_lut
Route         9   e 1.574                                  n4045
LUT4        ---     0.493              C to Z              \reureg/i2176_2_lut_rep_80_4_lut
Route         2   e 1.141                                  \reureg/n4035
LUT4        ---     0.493              A to Z              \reureg/XferType_1__I_0_i1_3_lut_4_lut
Route        11   e 1.632                                  XferType[0]
LUT4        ---     0.493              D to Z              \reureg/i2054_2_lut_4_lut
Route         2   e 1.141                                  XferVerify
LUT4        ---     0.493              D to Z              \dmaseq/i1_4_lut_adj_176
Route         2   e 1.141                                  IncREUA
LUT4        ---     0.493              B to Z              \reureg/i1_2_lut
Route         1   e 0.941                                  \reureg/n11
LUT4        ---     0.493              C to Z              \reureg/i9_4_lut
Route         3   e 1.258                                  \reureg/REUAOut_15__N_58
LUT4        ---     0.493              B to Z              \reureg/i1_3_lut_rep_62
Route         2   e 1.141                                  \reureg/n4017
LUT4        ---     0.493              B to Z              \reureg/i660_2_lut_3_lut
Route         1   e 0.941                                  \reureg/n964
LUT4        ---     0.493              D to Z              \reureg/mux_192_i3_4_lut
Route         1   e 0.941                                  \reureg/REUAOut_18__N_36
LUT4        ---     0.493              D to Z              \reureg/mux_201_i3_3_lut_4_lut
Route         1   e 0.941                                  \reureg/REUAOut_18__N_35
                  --------
                   20.758  (28.3% logic, 71.7% route), 12 logic levels.

Report: 21.252 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 122.000000 -waveform { 0.000000 61.000000 } -name C8M [ get_ports { C8M } ]
            201 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 56.213ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \ram/PHI2r_i0  (from C8M +)
   Destination:    FD1S3IX    D              \ram/S__i0  (to C8M +)

   Delay:                   4.627ns  (30.9% logic, 69.1% route), 3 logic levels.

 Constraint Details:

      4.627ns data_path \ram/PHI2r_i0 to \ram/S__i0 meets
     61.000ns delay constraint less
      0.160ns L_S requirement (totaling 60.840ns) by 56.213ns

 Path Details: \ram/PHI2r_i0 to \ram/S__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \ram/PHI2r_i0 (from C8M)
Route         3   e 1.315                                  \ram/PHI2r[0]
LUT4        ---     0.493              C to Z              \ram/i2_3_lut_rep_85_4_lut
Route         1   e 0.941                                  \ram/n4040
LUT4        ---     0.493              B to Z              \ram/i2090_4_lut
Route         1   e 0.941                                  \ram/S_2__N_518[0]
                  --------
                    4.627  (30.9% logic, 69.1% route), 3 logic levels.


Passed:  The following path meets requirements by 56.330ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \ram/PHI2r_i1  (from C8M +)
   Destination:    FD1S3IX    D              \ram/S__i0  (to C8M +)

   Delay:                   4.510ns  (31.7% logic, 68.3% route), 3 logic levels.

 Constraint Details:

      4.510ns data_path \ram/PHI2r_i1 to \ram/S__i0 meets
     61.000ns delay constraint less
      0.160ns L_S requirement (totaling 60.840ns) by 56.330ns

 Path Details: \ram/PHI2r_i1 to \ram/S__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \ram/PHI2r_i1 (from C8M)
Route         2   e 1.198                                  \ram/PHI2r[1]
LUT4        ---     0.493              D to Z              \ram/i2_3_lut_rep_85_4_lut
Route         1   e 0.941                                  \ram/n4040
LUT4        ---     0.493              B to Z              \ram/i2090_4_lut
Route         1   e 0.941                                  \ram/S_2__N_518[0]
                  --------
                    4.510  (31.7% logic, 68.3% route), 3 logic levels.


Passed:  The following path meets requirements by 57.447ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \ram/PHI2r_i0  (from C8M +)
   Destination:    FD1P3IX    CD             \ram/S__i1  (to C8M +)

   Delay:                   3.393ns  (27.6% logic, 72.4% route), 2 logic levels.

 Constraint Details:

      3.393ns data_path \ram/PHI2r_i0 to \ram/S__i1 meets
     61.000ns delay constraint less
      0.160ns L_S requirement (totaling 60.840ns) by 57.447ns

 Path Details: \ram/PHI2r_i0 to \ram/S__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \ram/PHI2r_i0 (from C8M)
Route         3   e 1.315                                  \ram/PHI2r[0]
LUT4        ---     0.493              B to Z              \ram/i903_2_lut_4_lut_4_lut
Route         2   e 1.141                                  \ram/n1250
                  --------
                    3.393  (27.6% logic, 72.4% route), 2 logic levels.

Report: 4.787 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 976.000000         |             |             |
-waveform { 0.000000 488.000000 } -name |             |             |
PHI2 [ get_ports { PHI2 } ]             |   976.000 ns|    21.252 ns|    12  
                                        |             |             |
create_clock -period 122.000000         |             |             |
-waveform { 0.000000 61.000000 } -name  |             |             |
C8M [ get_ports { C8M } ]               |   122.000 ns|     9.574 ns|     3  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 0  Score: 0

Constraints cover  17682 paths, 434 nets, and 1206 connections (62.6% coverage)


Peak memory: 66232320 bytes, TRCE: 7426048 bytes, DLYMAN: 163840 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
