# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:26 on Feb 26,2020
# vlog -reportprogress 300 ./alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:59:26 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:26 on Feb 26,2020
# vlog -reportprogress 300 ./find_next_pc.v 
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# End time: 16:59:27 on Feb 26,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:27 on Feb 26,2020
# vlog -reportprogress 300 ./Instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 16:59:27 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:27 on Feb 26,2020
# vlog -reportprogress 300 ./instruction_decoder.v 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 16:59:27 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:27 on Feb 26,2020
# vlog -reportprogress 300 ./memory_file.v 
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# End time: 16:59:27 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:27 on Feb 26,2020
# vlog -reportprogress 300 ./reg_file.v 
# -- Compiling module reg_file
# ** Warning: ./reg_file.v(43): (vlog-2182) 'regfile' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	reg_file
# End time: 16:59:27 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:27 on Feb 26,2020
# vlog -reportprogress 300 ./cpu.v 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 16:59:28 on Feb 26,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 16:59:28 on Feb 26,2020
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.find_next_pc
# Loading work.instruction_memory
# Loading work.instruction_decoder
# Loading work.reg_file
# Loading work.memory_file
# Loading work.alu
# ** Warning: (vsim-3015) ./cpu.v(146): [PCDPC] - Port size (4) does not match connection size (32) for port 'addr'. The port definition is at: ./memory_file.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/mem File: ./memory_file.v
# ** Error: (vsim-3063) ./cpu.v(149): Port 'B' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/my_alu File: ./alu.v
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 18
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:55 on Feb 26,2020
# vlog -reportprogress 300 ./alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:59:55 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:55 on Feb 26,2020
# vlog -reportprogress 300 ./find_next_pc.v 
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# End time: 16:59:55 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:55 on Feb 26,2020
# vlog -reportprogress 300 ./Instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 16:59:56 on Feb 26,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:56 on Feb 26,2020
# vlog -reportprogress 300 ./instruction_decoder.v 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 16:59:56 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:56 on Feb 26,2020
# vlog -reportprogress 300 ./memory_file.v 
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# End time: 16:59:56 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:56 on Feb 26,2020
# vlog -reportprogress 300 ./reg_file.v 
# -- Compiling module reg_file
# ** Warning: ./reg_file.v(43): (vlog-2182) 'regfile' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	reg_file
# End time: 16:59:56 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:56 on Feb 26,2020
# vlog -reportprogress 300 ./cpu.v 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 16:59:56 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 16:59:28 on Feb 26,2020
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.find_next_pc
# Loading work.instruction_memory
# Loading work.instruction_decoder
# Loading work.reg_file
# Loading work.memory_file
# Loading work.alu
# ** Warning: (vsim-3015) ./cpu.v(146): [PCDPC] - Port size (4) does not match connection size (32) for port 'addr'. The port definition is at: ./memory_file.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/mem File: ./memory_file.v
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Ameer  Hostname: DESKTOP-KK0N0Q1  ProcessID: 14432
#           Attempting to use alternate WLF file "./wlftnbjt48".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftnbjt48
# ** Error: (vish-4014) No objects found matching '/cpu_testbench/dut/mem/read_addr'.
# Executing ONERROR command at macro ./cpu_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/cpu_testbench/dut/mem/write_addr'.
# Executing ONERROR command at macro ./cpu_wave.do line 105
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./cpu.v(186)
#    Time: 5 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.v line 186
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:24 on Feb 26,2020
# vlog -reportprogress 300 ./alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:00:24 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:24 on Feb 26,2020
# vlog -reportprogress 300 ./find_next_pc.v 
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# End time: 17:00:24 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:24 on Feb 26,2020
# vlog -reportprogress 300 ./Instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 17:00:24 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:24 on Feb 26,2020
# vlog -reportprogress 300 ./instruction_decoder.v 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 17:00:24 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:24 on Feb 26,2020
# vlog -reportprogress 300 ./memory_file.v 
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# End time: 17:00:24 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:24 on Feb 26,2020
# vlog -reportprogress 300 ./reg_file.v 
# -- Compiling module reg_file
# ** Warning: ./reg_file.v(43): (vlog-2182) 'regfile' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	reg_file
# End time: 17:00:25 on Feb 26,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:25 on Feb 26,2020
# vlog -reportprogress 300 ./cpu.v 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 17:00:25 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:00:27 on Feb 26,2020, Elapsed time: 0:00:59
# Errors: 7, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 17:00:27 on Feb 26,2020
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.find_next_pc
# Loading work.instruction_memory
# Loading work.instruction_decoder
# Loading work.reg_file
# Loading work.memory_file
# Loading work.alu
# ** Warning: (vsim-3015) ./cpu.v(146): [PCDPC] - Port size (4) does not match connection size (32) for port 'addr'. The port definition is at: ./memory_file.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/mem File: ./memory_file.v
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Ameer  Hostname: DESKTOP-KK0N0Q1  ProcessID: 14432
#           Attempting to use alternate WLF file "./wlftj66ggj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftj66ggj
# ** Error: (vish-4014) No objects found matching '/cpu_testbench/dut/mem/read_addr'.
# Executing ONERROR command at macro ./cpu_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/cpu_testbench/dut/mem/write_addr'.
# Executing ONERROR command at macro ./cpu_wave.do line 105
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./cpu.v(186)
#    Time: 5 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.v line 186
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:33 on Feb 26,2020
# vlog -reportprogress 300 ./alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:04:33 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:33 on Feb 26,2020
# vlog -reportprogress 300 ./find_next_pc.v 
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# End time: 17:04:33 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:33 on Feb 26,2020
# vlog -reportprogress 300 ./Instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 17:04:33 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:33 on Feb 26,2020
# vlog -reportprogress 300 ./instruction_decoder.v 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 17:04:34 on Feb 26,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:34 on Feb 26,2020
# vlog -reportprogress 300 ./memory_file.v 
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# End time: 17:04:34 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:34 on Feb 26,2020
# vlog -reportprogress 300 ./reg_file.v 
# -- Compiling module reg_file
# ** Warning: ./reg_file.v(43): (vlog-2182) 'regfile' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	reg_file
# End time: 17:04:34 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:34 on Feb 26,2020
# vlog -reportprogress 300 ./cpu.v 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 17:04:34 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:04:35 on Feb 26,2020, Elapsed time: 0:04:08
# Errors: 6, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 17:04:36 on Feb 26,2020
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.find_next_pc
# Loading work.instruction_memory
# Loading work.instruction_decoder
# Loading work.reg_file
# Loading work.memory_file
# Loading work.alu
# ** Warning: (vsim-3015) ./cpu.v(146): [PCDPC] - Port size (4) does not match connection size (32) for port 'addr'. The port definition is at: ./memory_file.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/mem File: ./memory_file.v
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Ameer  Hostname: DESKTOP-KK0N0Q1  ProcessID: 14432
#           Attempting to use alternate WLF file "./wlftat4wnc".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftat4wnc
# ** Error: (vish-4014) No objects found matching '/cpu_testbench/dut/mem/read_addr'.
# Executing ONERROR command at macro ./cpu_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/cpu_testbench/dut/mem/write_addr'.
# Executing ONERROR command at macro ./cpu_wave.do line 105
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./cpu.v(186)
#    Time: 5 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.v line 186
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:17 on Feb 26,2020
# vlog -reportprogress 300 ./alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:05:17 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:17 on Feb 26,2020
# vlog -reportprogress 300 ./find_next_pc.v 
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# End time: 17:05:17 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:17 on Feb 26,2020
# vlog -reportprogress 300 ./Instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 17:05:17 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:18 on Feb 26,2020
# vlog -reportprogress 300 ./instruction_decoder.v 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 17:05:18 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:18 on Feb 26,2020
# vlog -reportprogress 300 ./memory_file.v 
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# End time: 17:05:18 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:18 on Feb 26,2020
# vlog -reportprogress 300 ./reg_file.v 
# -- Compiling module reg_file
# ** Warning: ./reg_file.v(43): (vlog-2182) 'regfile' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	reg_file
# End time: 17:05:18 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:18 on Feb 26,2020
# vlog -reportprogress 300 ./cpu.v 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 17:05:18 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:05:20 on Feb 26,2020, Elapsed time: 0:00:44
# Errors: 6, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 17:05:20 on Feb 26,2020
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.find_next_pc
# Loading work.instruction_memory
# Loading work.instruction_decoder
# Loading work.reg_file
# Loading work.memory_file
# Loading work.alu
# ** Warning: (vsim-3015) ./cpu.v(146): [PCDPC] - Port size (4) does not match connection size (32) for port 'addr'. The port definition is at: ./memory_file.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/mem File: ./memory_file.v
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Ameer  Hostname: DESKTOP-KK0N0Q1  ProcessID: 14432
#           Attempting to use alternate WLF file "./wlft3yx3rs".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3yx3rs
# ** Error: (vish-4014) No objects found matching '/cpu_testbench/dut/mem/read_addr'.
# Executing ONERROR command at macro ./cpu_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/cpu_testbench/dut/mem/write_addr'.
# Executing ONERROR command at macro ./cpu_wave.do line 105
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./cpu.v(186)
#    Time: 5 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.v line 186
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:30 on Feb 26,2020
# vlog -reportprogress 300 ./alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:06:30 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:30 on Feb 26,2020
# vlog -reportprogress 300 ./find_next_pc.v 
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# End time: 17:06:30 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:30 on Feb 26,2020
# vlog -reportprogress 300 ./Instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 17:06:30 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:30 on Feb 26,2020
# vlog -reportprogress 300 ./instruction_decoder.v 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 17:06:30 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:30 on Feb 26,2020
# vlog -reportprogress 300 ./memory_file.v 
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# End time: 17:06:30 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:30 on Feb 26,2020
# vlog -reportprogress 300 ./reg_file.v 
# -- Compiling module reg_file
# ** Warning: ./reg_file.v(43): (vlog-2182) 'regfile' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	reg_file
# End time: 17:06:31 on Feb 26,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:31 on Feb 26,2020
# vlog -reportprogress 300 ./cpu.v 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 17:06:31 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:06:32 on Feb 26,2020, Elapsed time: 0:01:12
# Errors: 6, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 17:06:32 on Feb 26,2020
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.find_next_pc
# Loading work.instruction_memory
# Loading work.instruction_decoder
# Loading work.reg_file
# Loading work.memory_file
# Loading work.alu
# ** Warning: (vsim-3015) ./cpu.v(146): [PCDPC] - Port size (4) does not match connection size (32) for port 'addr'. The port definition is at: ./memory_file.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/mem File: ./memory_file.v
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Ameer  Hostname: DESKTOP-KK0N0Q1  ProcessID: 14432
#           Attempting to use alternate WLF file "./wlftk4ymtb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftk4ymtb
# ** Error: (vish-4014) No objects found matching '/cpu_testbench/dut/mem/read_addr'.
# Executing ONERROR command at macro ./cpu_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/cpu_testbench/dut/mem/write_addr'.
# Executing ONERROR command at macro ./cpu_wave.do line 105
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./cpu.v(186)
#    Time: 5 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.v line 186
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:04 on Feb 26,2020
# vlog -reportprogress 300 ./alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:07:04 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:04 on Feb 26,2020
# vlog -reportprogress 300 ./find_next_pc.v 
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# End time: 17:07:05 on Feb 26,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:05 on Feb 26,2020
# vlog -reportprogress 300 ./Instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 17:07:05 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:05 on Feb 26,2020
# vlog -reportprogress 300 ./instruction_decoder.v 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 17:07:05 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:05 on Feb 26,2020
# vlog -reportprogress 300 ./memory_file.v 
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# End time: 17:07:05 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:05 on Feb 26,2020
# vlog -reportprogress 300 ./reg_file.v 
# -- Compiling module reg_file
# ** Warning: ./reg_file.v(43): (vlog-2182) 'regfile' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	reg_file
# End time: 17:07:06 on Feb 26,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:06 on Feb 26,2020
# vlog -reportprogress 300 ./cpu.v 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 17:07:06 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:07:07 on Feb 26,2020, Elapsed time: 0:00:35
# Errors: 6, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 17:07:07 on Feb 26,2020
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.find_next_pc
# Loading work.instruction_memory
# Loading work.instruction_decoder
# Loading work.reg_file
# Loading work.memory_file
# Loading work.alu
# ** Warning: (vsim-3015) ./cpu.v(146): [PCDPC] - Port size (4) does not match connection size (32) for port 'addr'. The port definition is at: ./memory_file.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/mem File: ./memory_file.v
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Ameer  Hostname: DESKTOP-KK0N0Q1  ProcessID: 14432
#           Attempting to use alternate WLF file "./wlft8ttwmk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8ttwmk
# ** Error: (vish-4014) No objects found matching '/cpu_testbench/dut/mem/read_addr'.
# Executing ONERROR command at macro ./cpu_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/cpu_testbench/dut/mem/write_addr'.
# Executing ONERROR command at macro ./cpu_wave.do line 105
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./cpu.v(186)
#    Time: 5 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.v line 186
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:50 on Feb 26,2020
# vlog -reportprogress 300 ./alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:09:50 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:50 on Feb 26,2020
# vlog -reportprogress 300 ./find_next_pc.v 
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# End time: 17:09:50 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:50 on Feb 26,2020
# vlog -reportprogress 300 ./Instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 17:09:50 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:50 on Feb 26,2020
# vlog -reportprogress 300 ./instruction_decoder.v 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 17:09:51 on Feb 26,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:51 on Feb 26,2020
# vlog -reportprogress 300 ./memory_file.v 
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# End time: 17:09:51 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:51 on Feb 26,2020
# vlog -reportprogress 300 ./reg_file.v 
# -- Compiling module reg_file
# ** Warning: ./reg_file.v(43): (vlog-2182) 'regfile' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	reg_file
# End time: 17:09:51 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:51 on Feb 26,2020
# vlog -reportprogress 300 ./cpu.v 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 17:09:51 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:09:53 on Feb 26,2020, Elapsed time: 0:02:46
# Errors: 6, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 17:09:53 on Feb 26,2020
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.find_next_pc
# Loading work.instruction_memory
# Loading work.instruction_decoder
# Loading work.reg_file
# Loading work.memory_file
# Loading work.alu
# ** Warning: (vsim-3015) ./cpu.v(146): [PCDPC] - Port size (4) does not match connection size (32) for port 'addr'. The port definition is at: ./memory_file.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/mem File: ./memory_file.v
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Ameer  Hostname: DESKTOP-KK0N0Q1  ProcessID: 14432
#           Attempting to use alternate WLF file "./wlftc4ghzv".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftc4ghzv
# ** Error: (vish-4014) No objects found matching '/cpu_testbench/dut/mem/read_addr'.
# Executing ONERROR command at macro ./cpu_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/cpu_testbench/dut/mem/write_addr'.
# Executing ONERROR command at macro ./cpu_wave.do line 105
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./cpu.v(186)
#    Time: 5 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.v line 186
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:38 on Feb 26,2020
# vlog -reportprogress 300 ./alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:12:38 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:38 on Feb 26,2020
# vlog -reportprogress 300 ./find_next_pc.v 
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# End time: 17:12:38 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:38 on Feb 26,2020
# vlog -reportprogress 300 ./Instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 17:12:38 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:38 on Feb 26,2020
# vlog -reportprogress 300 ./instruction_decoder.v 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 17:12:39 on Feb 26,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:39 on Feb 26,2020
# vlog -reportprogress 300 ./memory_file.v 
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# End time: 17:12:39 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:39 on Feb 26,2020
# vlog -reportprogress 300 ./reg_file.v 
# -- Compiling module reg_file
# ** Warning: ./reg_file.v(43): (vlog-2182) 'regfile' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	reg_file
# End time: 17:12:39 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:39 on Feb 26,2020
# vlog -reportprogress 300 ./cpu.v 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 17:12:39 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:12:41 on Feb 26,2020, Elapsed time: 0:02:48
# Errors: 6, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 17:12:41 on Feb 26,2020
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.find_next_pc
# Loading work.instruction_memory
# Loading work.instruction_decoder
# Loading work.reg_file
# Loading work.memory_file
# Loading work.alu
# ** Warning: (vsim-3015) ./cpu.v(146): [PCDPC] - Port size (4) does not match connection size (32) for port 'addr'. The port definition is at: ./memory_file.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/mem File: ./memory_file.v
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Ameer  Hostname: DESKTOP-KK0N0Q1  ProcessID: 14432
#           Attempting to use alternate WLF file "./wlftqerzvc".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqerzvc
# ** Error: (vish-4014) No objects found matching '/cpu_testbench/dut/mem/read_addr'.
# Executing ONERROR command at macro ./cpu_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/cpu_testbench/dut/mem/write_addr'.
# Executing ONERROR command at macro ./cpu_wave.do line 105
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./cpu.v(186)
#    Time: 5 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.v line 186
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:22 on Feb 26,2020
# vlog -reportprogress 300 ./alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:14:22 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:22 on Feb 26,2020
# vlog -reportprogress 300 ./find_next_pc.v 
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# End time: 17:14:22 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:22 on Feb 26,2020
# vlog -reportprogress 300 ./Instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 17:14:23 on Feb 26,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:23 on Feb 26,2020
# vlog -reportprogress 300 ./instruction_decoder.v 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 17:14:23 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:23 on Feb 26,2020
# vlog -reportprogress 300 ./memory_file.v 
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# End time: 17:14:23 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:23 on Feb 26,2020
# vlog -reportprogress 300 ./reg_file.v 
# -- Compiling module reg_file
# ** Warning: ./reg_file.v(43): (vlog-2182) 'regfile' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	reg_file
# End time: 17:14:23 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:23 on Feb 26,2020
# vlog -reportprogress 300 ./cpu.v 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 17:14:23 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:14:25 on Feb 26,2020, Elapsed time: 0:01:44
# Errors: 6, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 17:14:25 on Feb 26,2020
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.find_next_pc
# Loading work.instruction_memory
# Loading work.instruction_decoder
# Loading work.reg_file
# Loading work.memory_file
# Loading work.alu
# ** Warning: (vsim-3015) ./cpu.v(146): [PCDPC] - Port size (4) does not match connection size (32) for port 'addr'. The port definition is at: ./memory_file.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/mem File: ./memory_file.v
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Ameer  Hostname: DESKTOP-KK0N0Q1  ProcessID: 14432
#           Attempting to use alternate WLF file "./wlftsinzkm".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftsinzkm
# ** Error: (vish-4014) No objects found matching '/cpu_testbench/dut/mem/read_addr'.
# Executing ONERROR command at macro ./cpu_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/cpu_testbench/dut/mem/write_addr'.
# Executing ONERROR command at macro ./cpu_wave.do line 105
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./cpu.v(186)
#    Time: 5 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.v line 186
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:08 on Feb 26,2020
# vlog -reportprogress 300 ./alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:31:08 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:08 on Feb 26,2020
# vlog -reportprogress 300 ./find_next_pc.v 
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# End time: 17:31:09 on Feb 26,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:09 on Feb 26,2020
# vlog -reportprogress 300 ./Instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 17:31:09 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:09 on Feb 26,2020
# vlog -reportprogress 300 ./instruction_decoder.v 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 17:31:09 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:09 on Feb 26,2020
# vlog -reportprogress 300 ./memory_file.v 
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# End time: 17:31:09 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:09 on Feb 26,2020
# vlog -reportprogress 300 ./reg_file.v 
# -- Compiling module reg_file
# ** Warning: ./reg_file.v(43): (vlog-2182) 'regfile' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	reg_file
# End time: 17:31:09 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:09 on Feb 26,2020
# vlog -reportprogress 300 ./cpu.v 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 17:31:09 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:31:11 on Feb 26,2020, Elapsed time: 0:16:46
# Errors: 6, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 17:31:11 on Feb 26,2020
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.find_next_pc
# Loading work.instruction_memory
# Loading work.instruction_decoder
# Loading work.reg_file
# Loading work.memory_file
# Loading work.alu
# ** Warning: (vsim-3015) ./cpu.v(146): [PCDPC] - Port size (4) does not match connection size (32) for port 'addr'. The port definition is at: ./memory_file.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/mem File: ./memory_file.v
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Ameer  Hostname: DESKTOP-KK0N0Q1  ProcessID: 14432
#           Attempting to use alternate WLF file "./wlftn0zstf".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftn0zstf
# ** Error: (vish-4014) No objects found matching '/cpu_testbench/dut/mem/read_addr'.
# Executing ONERROR command at macro ./cpu_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/cpu_testbench/dut/mem/write_addr'.
# Executing ONERROR command at macro ./cpu_wave.do line 105
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./cpu.v(186)
#    Time: 5 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.v line 186
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:55 on Feb 26,2020
# vlog -reportprogress 300 ./alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:36:55 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:55 on Feb 26,2020
# vlog -reportprogress 300 ./find_next_pc.v 
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# End time: 17:36:55 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:55 on Feb 26,2020
# vlog -reportprogress 300 ./Instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 17:36:56 on Feb 26,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:56 on Feb 26,2020
# vlog -reportprogress 300 ./instruction_decoder.v 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 17:36:56 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:56 on Feb 26,2020
# vlog -reportprogress 300 ./memory_file.v 
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# End time: 17:36:56 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:56 on Feb 26,2020
# vlog -reportprogress 300 ./reg_file.v 
# -- Compiling module reg_file
# ** Warning: ./reg_file.v(43): (vlog-2182) 'regfile' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	reg_file
# End time: 17:36:56 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:56 on Feb 26,2020
# vlog -reportprogress 300 ./cpu.v 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 17:36:56 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:36:58 on Feb 26,2020, Elapsed time: 0:05:47
# Errors: 6, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 17:36:58 on Feb 26,2020
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.find_next_pc
# Loading work.instruction_memory
# Loading work.instruction_decoder
# Loading work.reg_file
# Loading work.memory_file
# Loading work.alu
# ** Warning: (vsim-3015) ./cpu.v(147): [PCDPC] - Port size (4) does not match connection size (32) for port 'addr'. The port definition is at: ./memory_file.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/mem File: ./memory_file.v
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Ameer  Hostname: DESKTOP-KK0N0Q1  ProcessID: 14432
#           Attempting to use alternate WLF file "./wlftmgw4r3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftmgw4r3
# ** Error: (vish-4014) No objects found matching '/cpu_testbench/dut/mem/read_addr'.
# Executing ONERROR command at macro ./cpu_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/cpu_testbench/dut/mem/write_addr'.
# Executing ONERROR command at macro ./cpu_wave.do line 105
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./cpu.v(187)
#    Time: 5 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.v line 187
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:39:25 on Feb 26,2020
# vlog -reportprogress 300 ./alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:39:25 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:39:25 on Feb 26,2020
# vlog -reportprogress 300 ./find_next_pc.v 
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# End time: 17:39:25 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:39:25 on Feb 26,2020
# vlog -reportprogress 300 ./Instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 17:39:25 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:39:25 on Feb 26,2020
# vlog -reportprogress 300 ./instruction_decoder.v 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 17:39:26 on Feb 26,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:39:26 on Feb 26,2020
# vlog -reportprogress 300 ./memory_file.v 
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# End time: 17:39:26 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:39:26 on Feb 26,2020
# vlog -reportprogress 300 ./reg_file.v 
# -- Compiling module reg_file
# ** Warning: ./reg_file.v(43): (vlog-2182) 'regfile' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	reg_file
# End time: 17:39:26 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:39:26 on Feb 26,2020
# vlog -reportprogress 300 ./cpu.v 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 17:39:26 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:39:32 on Feb 26,2020, Elapsed time: 0:02:34
# Errors: 6, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 17:39:32 on Feb 26,2020
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.find_next_pc
# Loading work.instruction_memory
# Loading work.instruction_decoder
# Loading work.reg_file
# Loading work.memory_file
# Loading work.alu
# ** Warning: (vsim-3015) ./cpu.v(150): [PCDPC] - Port size (4) does not match connection size (32) for port 'addr'. The port definition is at: ./memory_file.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/mem File: ./memory_file.v
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Ameer  Hostname: DESKTOP-KK0N0Q1  ProcessID: 14432
#           Attempting to use alternate WLF file "./wlftar406y".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftar406y
# ** Error: (vish-4014) No objects found matching '/cpu_testbench/dut/mem/read_addr'.
# Executing ONERROR command at macro ./cpu_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/cpu_testbench/dut/mem/write_addr'.
# Executing ONERROR command at macro ./cpu_wave.do line 105
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./cpu.v(190)
#    Time: 5 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.v line 190
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:39:40 on Feb 26,2020
# vlog -reportprogress 300 ./alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:39:40 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:39:40 on Feb 26,2020
# vlog -reportprogress 300 ./find_next_pc.v 
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# End time: 17:39:41 on Feb 26,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:39:41 on Feb 26,2020
# vlog -reportprogress 300 ./Instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 17:39:41 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:39:41 on Feb 26,2020
# vlog -reportprogress 300 ./instruction_decoder.v 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 17:39:41 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:39:41 on Feb 26,2020
# vlog -reportprogress 300 ./memory_file.v 
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# End time: 17:39:41 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:39:41 on Feb 26,2020
# vlog -reportprogress 300 ./reg_file.v 
# -- Compiling module reg_file
# ** Warning: ./reg_file.v(43): (vlog-2182) 'regfile' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	reg_file
# End time: 17:39:41 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:39:41 on Feb 26,2020
# vlog -reportprogress 300 ./cpu.v 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 17:39:42 on Feb 26,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 17:39:43 on Feb 26,2020, Elapsed time: 0:00:11
# Errors: 6, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 17:39:43 on Feb 26,2020
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.find_next_pc
# Loading work.instruction_memory
# Loading work.instruction_decoder
# Loading work.reg_file
# Loading work.memory_file
# Loading work.alu
# ** Warning: (vsim-3015) ./cpu.v(150): [PCDPC] - Port size (4) does not match connection size (32) for port 'addr'. The port definition is at: ./memory_file.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/mem File: ./memory_file.v
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Ameer  Hostname: DESKTOP-KK0N0Q1  ProcessID: 14432
#           Attempting to use alternate WLF file "./wlft2rm7vw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2rm7vw
# ** Error: (vish-4014) No objects found matching '/cpu_testbench/dut/mem/read_addr'.
# Executing ONERROR command at macro ./cpu_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/cpu_testbench/dut/mem/write_addr'.
# Executing ONERROR command at macro ./cpu_wave.do line 105
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./cpu.v(190)
#    Time: 5 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.v line 190
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:59 on Feb 26,2020
# vlog -reportprogress 300 ./alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:51:59 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:59 on Feb 26,2020
# vlog -reportprogress 300 ./find_next_pc.v 
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# End time: 17:52:00 on Feb 26,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:00 on Feb 26,2020
# vlog -reportprogress 300 ./Instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 17:52:00 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:00 on Feb 26,2020
# vlog -reportprogress 300 ./instruction_decoder.v 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 17:52:00 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:00 on Feb 26,2020
# vlog -reportprogress 300 ./memory_file.v 
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# End time: 17:52:00 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:00 on Feb 26,2020
# vlog -reportprogress 300 ./reg_file.v 
# -- Compiling module reg_file
# ** Warning: ./reg_file.v(43): (vlog-2182) 'regfile' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	reg_file
# End time: 17:52:00 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:00 on Feb 26,2020
# vlog -reportprogress 300 ./cpu.v 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 17:52:00 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:52:04 on Feb 26,2020, Elapsed time: 0:12:21
# Errors: 6, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 17:52:04 on Feb 26,2020
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.find_next_pc
# Loading work.instruction_memory
# Loading work.instruction_decoder
# Loading work.reg_file
# Loading work.memory_file
# Loading work.alu
# ** Warning: (vsim-3015) ./cpu.v(150): [PCDPC] - Port size (4) does not match connection size (32) for port 'addr'. The port definition is at: ./memory_file.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/mem File: ./memory_file.v
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Ameer  Hostname: DESKTOP-KK0N0Q1  ProcessID: 14432
#           Attempting to use alternate WLF file "./wlfttyadwg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfttyadwg
# ** Error: (vish-4014) No objects found matching '/cpu_testbench/dut/mem/read_addr'.
# Executing ONERROR command at macro ./cpu_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/cpu_testbench/dut/mem/write_addr'.
# Executing ONERROR command at macro ./cpu_wave.do line 105
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./cpu.v(190)
#    Time: 5 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.v line 190
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:50 on Feb 26,2020
# vlog -reportprogress 300 ./alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:52:50 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:50 on Feb 26,2020
# vlog -reportprogress 300 ./find_next_pc.v 
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# End time: 17:52:50 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:50 on Feb 26,2020
# vlog -reportprogress 300 ./Instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 17:52:51 on Feb 26,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:51 on Feb 26,2020
# vlog -reportprogress 300 ./instruction_decoder.v 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 17:52:51 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:51 on Feb 26,2020
# vlog -reportprogress 300 ./memory_file.v 
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# End time: 17:52:51 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:51 on Feb 26,2020
# vlog -reportprogress 300 ./reg_file.v 
# -- Compiling module reg_file
# ** Warning: ./reg_file.v(43): (vlog-2182) 'regfile' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	reg_file
# End time: 17:52:51 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:51 on Feb 26,2020
# vlog -reportprogress 300 ./cpu.v 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 17:52:51 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:52:53 on Feb 26,2020, Elapsed time: 0:00:49
# Errors: 6, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 17:52:53 on Feb 26,2020
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.find_next_pc
# Loading work.instruction_memory
# Loading work.instruction_decoder
# Loading work.reg_file
# Loading work.memory_file
# Loading work.alu
# ** Warning: (vsim-3015) ./cpu.v(150): [PCDPC] - Port size (4) does not match connection size (32) for port 'addr'. The port definition is at: ./memory_file.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/mem File: ./memory_file.v
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Ameer  Hostname: DESKTOP-KK0N0Q1  ProcessID: 14432
#           Attempting to use alternate WLF file "./wlftxxnc4t".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxxnc4t
# ** Error: (vish-4014) No objects found matching '/cpu_testbench/dut/mem/read_addr'.
# Executing ONERROR command at macro ./cpu_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/cpu_testbench/dut/mem/write_addr'.
# Executing ONERROR command at macro ./cpu_wave.do line 105
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./cpu.v(190)
#    Time: 5 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.v line 190
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:17 on Feb 26,2020
# vlog -reportprogress 300 ./alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:55:18 on Feb 26,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:18 on Feb 26,2020
# vlog -reportprogress 300 ./find_next_pc.v 
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# End time: 17:55:18 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:18 on Feb 26,2020
# vlog -reportprogress 300 ./Instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 17:55:18 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:18 on Feb 26,2020
# vlog -reportprogress 300 ./instruction_decoder.v 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 17:55:18 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:18 on Feb 26,2020
# vlog -reportprogress 300 ./memory_file.v 
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# End time: 17:55:18 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:18 on Feb 26,2020
# vlog -reportprogress 300 ./reg_file.v 
# -- Compiling module reg_file
# ** Warning: ./reg_file.v(43): (vlog-2182) 'regfile' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	reg_file
# End time: 17:55:19 on Feb 26,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:19 on Feb 26,2020
# vlog -reportprogress 300 ./cpu.v 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 17:55:19 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:55:20 on Feb 26,2020, Elapsed time: 0:02:27
# Errors: 6, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 17:55:20 on Feb 26,2020
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.find_next_pc
# Loading work.instruction_memory
# Loading work.instruction_decoder
# Loading work.reg_file
# Loading work.memory_file
# Loading work.alu
# ** Warning: (vsim-3015) ./cpu.v(150): [PCDPC] - Port size (4) does not match connection size (32) for port 'addr'. The port definition is at: ./memory_file.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/mem File: ./memory_file.v
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Ameer  Hostname: DESKTOP-KK0N0Q1  ProcessID: 14432
#           Attempting to use alternate WLF file "./wlft0mw7xt".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0mw7xt
# ** Error: (vish-4014) No objects found matching '/cpu_testbench/dut/mem/read_addr'.
# Executing ONERROR command at macro ./cpu_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/cpu_testbench/dut/mem/write_addr'.
# Executing ONERROR command at macro ./cpu_wave.do line 105
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./cpu.v(190)
#    Time: 5 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.v line 190
