****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Fri Feb 14 03:48:16 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /home/azureuser/btreeBlock/vivado/synthesis.tcl
# create_project put /home/azureuser/btreeBlock/verilog/put/2/vivado -part XC7Z007S -force
# add_files /home/azureuser/btreeBlock/verilog/put/2/put.v
# add_files -norecurse /home/azureuser/btreeBlock/verilog/put/2/includes/M.vh
# add_files -norecurse /home/azureuser/btreeBlock/verilog/put/2/includes/T.vh
# set_property include_dirs [list /home/azureuser/btreeBlock/verilog/put/2/includes] [current_fileset]
# set_param general.maxThreads 1
# launch_runs synth_1
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Fri Feb 14 03:48:24 2025] Launched synth_1...
Run output will be captured here: /home/azureuser/btreeBlock/verilog/put/2/vivado/put.runs/synth_1/runme.log
# wait_on_runs synth_1
[Fri Feb 14 03:48:24 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log put.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source put.tcl


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Fri Feb 14 03:48:28 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source put.tcl -notrace
Command: synth_design -top put -part xc7z007sclg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12464
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1736.852 ; gain = 361.859 ; free physical = 13080 ; free virtual = 145043
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'put' [/home/azureuser/btreeBlock/verilog/put/2/put.v:6]
WARNING: [Synth 8-11581] system function call 'fopen' not supported [/home/azureuser/btreeBlock/verilog/put/2/put.v:77]
WARNING: [Synth 8-11581] system task call 'fdisplay' not supported [/home/azureuser/btreeBlock/verilog/put/2/put.v:83]
INFO: [Synth 8-6155] done synthesizing module 'put' (0#1) [/home/azureuser/btreeBlock/verilog/put/2/put.v:6]
WARNING: [Synth 8-6014] Unused sequential element steps_reg was removed.  [/home/azureuser/btreeBlock/verilog/put/2/put.v:73]
WARNING: [Synth 8-6014] Unused sequential element traceFile_reg was removed.  [/home/azureuser/btreeBlock/verilog/put/2/put.v:77]
WARNING: [Synth 8-6014] Unused sequential element branch_0_StuckSA_Copy_80_reg was removed.  [/home/azureuser/btreeBlock/verilog/put/2/put.v:79]
WARNING: [Synth 8-6014] Unused sequential element branch_2_StuckSA_Copy_86_reg was removed.  [/home/azureuser/btreeBlock/verilog/put/2/put.v:79]
WARNING: [Synth 8-6014] Unused sequential element leaf_0_StuckSA_Copy_92_reg was removed.  [/home/azureuser/btreeBlock/verilog/put/2/put.v:79]
WARNING: [Synth 8-6014] Unused sequential element leaf_2_StuckSA_Copy_98_reg was removed.  [/home/azureuser/btreeBlock/verilog/put/2/put.v:79]
WARNING: [Synth 8-6014] Unused sequential element leaf_3_StuckSA_Copy_101_reg was removed.  [/home/azureuser/btreeBlock/verilog/put/2/put.v:79]
WARNING: [Synth 8-6014] Unused sequential element copyLength_leaf_3_StuckSA_Memory_Based_100_base_offset_reg was removed.  [/home/azureuser/btreeBlock/verilog/put/2/put.v:271]
WARNING: [Synth 8-6014] Unused sequential element index_leaf_1_StuckSA_Memory_Based_94_base_offset_reg was removed.  [/home/azureuser/btreeBlock/verilog/put/2/put.v:272]
WARNING: [Synth 8-6014] Unused sequential element index_leaf_3_StuckSA_Memory_Based_100_base_offset_reg was removed.  [/home/azureuser/btreeBlock/verilog/put/2/put.v:273]
WARNING: [Synth 8-6014] Unused sequential element copyLength_branch_3_StuckSA_Memory_Based_88_base_offset_reg was removed.  [/home/azureuser/btreeBlock/verilog/put/2/put.v:463]
WARNING: [Synth 8-6014] Unused sequential element index_branch_1_StuckSA_Memory_Based_82_base_offset_reg was removed.  [/home/azureuser/btreeBlock/verilog/put/2/put.v:464]
WARNING: [Synth 8-6014] Unused sequential element index_branch_3_StuckSA_Memory_Based_88_base_offset_reg was removed.  [/home/azureuser/btreeBlock/verilog/put/2/put.v:465]
WARNING: [Synth 8-6014] Unused sequential element index_leaf_2_StuckSA_Memory_Based_97_base_offset_reg was removed.  [/home/azureuser/btreeBlock/verilog/put/2/put.v:808]
WARNING: [Synth 8-6014] Unused sequential element copyLength_leaf_1_StuckSA_Memory_Based_94_base_offset_reg was removed.  [/home/azureuser/btreeBlock/verilog/put/2/put.v:1170]
WARNING: [Synth 8-6014] Unused sequential element copyLength_branch_1_StuckSA_Memory_Based_82_base_offset_reg was removed.  [/home/azureuser/btreeBlock/verilog/put/2/put.v:1460]
WARNING: [Synth 8-6014] Unused sequential element index_branch_2_StuckSA_Memory_Based_85_base_offset_reg was removed.  [/home/azureuser/btreeBlock/verilog/put/2/put.v:1461]
WARNING: [Synth 8-6014] Unused sequential element copyLength_leaf_2_StuckSA_Memory_Based_97_base_offset_reg was removed.  [/home/azureuser/btreeBlock/verilog/put/2/put.v:1802]
WARNING: [Synth 8-6014] Unused sequential element copyLength_branch_2_StuckSA_Memory_Based_85_base_offset_reg was removed.  [/home/azureuser/btreeBlock/verilog/put/2/put.v:2001]
WARNING: [Synth 8-3917] design put has port data[4] driven by constant 0
WARNING: [Synth 8-7129] Port pfd[2] in module put is either unconnected or has no load
WARNING: [Synth 8-7129] Port pfd[1] in module put is either unconnected or has no load
WARNING: [Synth 8-7129] Port pfd[0] in module put is either unconnected or has no load
WARNING: [Synth 8-7129] Port Key[5] in module put is either unconnected or has no load
WARNING: [Synth 8-7129] Port Key[4] in module put is either unconnected or has no load
WARNING: [Synth 8-7129] Port Key[3] in module put is either unconnected or has no load
WARNING: [Synth 8-7129] Port Key[2] in module put is either unconnected or has no load
WARNING: [Synth 8-7129] Port Key[1] in module put is either unconnected or has no load
WARNING: [Synth 8-7129] Port Key[0] in module put is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data[4] in module put is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data[3] in module put is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data[2] in module put is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data[1] in module put is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data[0] in module put is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2243.352 ; gain = 868.359 ; free physical = 12648 ; free virtual = 144619
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2243.352 ; gain = 868.359 ; free physical = 12678 ; free virtual = 144649
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-2
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z007sclg400-2
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2251.355 ; gain = 876.363 ; free physical = 12677 ; free virtual = 144649
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:03 ; elapsed = 00:03:01 . Memory (MB): peak = 4785.699 ; gain = 3410.707 ; free physical = 10140 ; free virtual = 142120
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics
---------------------------------------------------------------------------------
Detailed RTL Component Info :
+---Adders :
           2 Input   32 Bit       Adders := 1
           3 Input   13 Bit       Adders := 8
           2 Input   12 Bit       Adders := 18
           3 Input   11 Bit       Adders := 24
           2 Input   11 Bit       Adders := 254
           3 Input   10 Bit       Adders := 2
           2 Input   10 Bit       Adders := 16
           2 Input    6 Bit       Adders := 2
           3 Input    5 Bit       Adders := 1
           2 Input    4 Bit       Adders := 3
           2 Input    3 Bit       Adders := 22
+---Registers :
                      182 Bit    Registers := 1
                       48 Bit    Registers := 8
                       39 Bit    Registers := 2
                       21 Bit    Registers := 1
                       11 Bit    Registers := 8
                        1 Bit    Registers := 1
+---Muxes :
           2 Input  708 Bit        Muxes := 303
         573 Input  708 Bit        Muxes := 1
           2 Input  182 Bit        Muxes := 2
         573 Input  182 Bit        Muxes := 2
           2 Input  138 Bit        Muxes := 1
           4 Input  128 Bit        Muxes := 6
           4 Input   64 Bit        Muxes := 16
           2 Input   48 Bit        Muxes := 7
         573 Input   48 Bit        Muxes := 6
           4 Input   39 Bit        Muxes := 3
           2 Input   36 Bit        Muxes := 2
           4 Input   32 Bit        Muxes := 20
           2 Input   32 Bit        Muxes := 1
           2 Input   27 Bit        Muxes := 1
           4 Input   21 Bit        Muxes := 3
           4 Input   20 Bit        Muxes := 2
           2 Input   18 Bit        Muxes := 1
           4 Input   16 Bit        Muxes := 22
           2 Input   11 Bit        Muxes := 147
           2 Input   10 Bit        Muxes := 15
           4 Input   10 Bit        Muxes := 1
           2 Input    9 Bit        Muxes := 12
           4 Input    8 Bit        Muxes := 21
           2 Input    8 Bit        Muxes := 2
           2 Input    7 Bit        Muxes := 4
           2 Input    6 Bit        Muxes := 1
           4 Input    5 Bit        Muxes := 11
           2 Input    5 Bit        Muxes := 1
           2 Input    4 Bit        Muxes := 2
           4 Input    4 Bit        Muxes := 32
           2 Input    3 Bit        Muxes := 6
           4 Input    3 Bit        Muxes := 8
           5 Input    3 Bit        Muxes := 1
           2 Input    2 Bit        Muxes := 1
           4 Input    2 Bit        Muxes := 20
           4 Input    1 Bit        Muxes := 20
           2 Input    1 Bit        Muxes := 9
---------------------------------------------------------------------------------
Finished RTL Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design put has port data[4] driven by constant 0
WARNING: [Synth 8-7129] Port pfd[2] in module put is either unconnected or has no load
WARNING: [Synth 8-7129] Port pfd[1] in module put is either unconnected or has no load
WARNING: [Synth 8-7129] Port pfd[0] in module put is either unconnected or has no load
WARNING: [Synth 8-7129] Port Key[5] in module put is either unconnected or has no load
WARNING: [Synth 8-7129] Port Key[4] in module put is either unconnected or has no load
WARNING: [Synth 8-7129] Port Key[3] in module put is either unconnected or has no load
WARNING: [Synth 8-7129] Port Key[2] in module put is either unconnected or has no load
WARNING: [Synth 8-7129] Port Key[1] in module put is either unconnected or has no load
WARNING: [Synth 8-7129] Port Key[0] in module put is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data[4] in module put is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data[3] in module put is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data[2] in module put is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data[1] in module put is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data[0] in module put is either unconnected or has no load
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\branch_2_StuckSA_Memory_Based_85_base_offset_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leaf_2_StuckSA_Memory_Based_97_base_offset_reg[10] )
WARNING: [Synth 8-3917] design put__GB2 has port O48[5] driven by constant 0
WARNING: [Synth 8-3917] design put__GB2 has port O48[1] driven by constant 0
WARNING: [Synth 8-3917] design put__GB2 has port O48[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'leaf_3_StuckSA_Memory_Based_100_base_offset_reg[10]' (FDCE) to 'leaf_3_StuckSA_Memory_Based_100_base_offset_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leaf_3_StuckSA_Memory_Based_100_base_offset_reg[1] )
INFO: [Synth 8-3886] merging instance 'branch_3_StuckSA_Memory_Based_88_base_offset_reg[10]' (FDCE) to 'branch_3_StuckSA_Memory_Based_88_base_offset_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\branch_3_StuckSA_Memory_Based_88_base_offset_reg[1] )
WARNING: [Synth 8-3917] design put__GB4 has port O102[5] driven by constant 0
WARNING: [Synth 8-3917] design put__GB4 has port O102[1] driven by constant 0
WARNING: [Synth 8-3917] design put__GB4 has port O102[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'T_78_reg[145]' (FDPE) to 'T_78_reg[149]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[146]' (FDPE) to 'T_78_reg[149]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[165]' (FDCE) to 'T_78_reg[147]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[164]' (FDCE) to 'T_78_reg[147]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[163]' (FDCE) to 'T_78_reg[147]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[162]' (FDCE) to 'T_78_reg[147]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[147]' (FDCE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[112]' (FDCE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[111]' (FDCE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[110]' (FDCE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[109]' (FDCE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[92]' (FDCE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[69]' (FDCE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[68]' (FDCE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[67]' (FDCE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[66]' (FDCE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[65]' (FDCE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[64]' (FDCE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[63]' (FDCE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[62]' (FDCE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[61]' (FDCE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[60]' (FDCE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[59]' (FDCE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[58]' (FDCE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[57]' (FDCE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[56]' (FDCE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[55]' (FDCE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[54]' (FDCE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[53]' (FDCE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[52]' (FDCE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[27]' (FDCE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[26]' (FDCE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[25]' (FDCE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[24]' (FDCE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[23]' (FDCE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[7]' (FDCE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[6]' (FDCE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[5]' (FDCE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[4]' (FDCE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'leaf_1_StuckSA_Transaction_96_reg[0]' (FDCE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'leaf_1_StuckSA_Transaction_96_reg[1]' (FDCE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'leaf_1_StuckSA_Transaction_96_reg[2]' (FDCE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'leaf_1_StuckSA_Transaction_96_reg[3]' (FDCE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'leaf_1_StuckSA_Transaction_96_reg[4]' (FDCE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'leaf_1_StuckSA_Transaction_96_reg[5]' (FDCE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'leaf_1_StuckSA_Transaction_96_reg[6]' (FDCE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'leaf_1_StuckSA_Transaction_96_reg[7]' (FDCE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'leaf_1_StuckSA_Transaction_96_reg[8]' (FDCE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'leaf_1_StuckSA_Transaction_96_reg[18]' (FDCE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'leaf_1_StuckSA_Transaction_96_reg[19]' (FDCE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'leaf_1_StuckSA_Transaction_96_reg[20]' (FDCE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'leaf_1_StuckSA_Transaction_96_reg[27]' (FDCE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'leaf_1_StuckSA_Transaction_96_reg[28]' (FDCE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'leaf_1_StuckSA_Transaction_96_reg[29]' (FDCE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[148]' (FDCE) to 'T_78_reg[150]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\T_78_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\branch_1_StuckSA_Memory_Based_82_base_offset_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\T_78_reg[114] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\T_78_reg[117] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leaf_1_StuckSA_Transaction_96_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leaf_1_StuckSA_Memory_Based_94_base_offset_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leaf_1_StuckSA_Transaction_96_reg[17] )
INFO: [Synth 8-3886] merging instance 'branch_1_StuckSA_Transaction_84_reg[34]' (FDCE) to 'branch_1_StuckSA_Transaction_84_reg[44]'
INFO: [Synth 8-3886] merging instance 'branch_1_StuckSA_Transaction_84_reg[33]' (FDCE) to 'branch_1_StuckSA_Transaction_84_reg[43]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leaf_3_StuckSA_Transaction_102_reg[31] )
INFO: [Synth 8-3886] merging instance 'leaf_3_StuckSA_Transaction_102_reg[34]' (FDCE) to 'leaf_3_StuckSA_Transaction_102_reg[41]'
INFO: [Synth 8-3886] merging instance 'leaf_3_StuckSA_Transaction_102_reg[44]' (FDCE) to 'leaf_3_StuckSA_Transaction_102_reg[41]'
INFO: [Synth 8-3886] merging instance 'leaf_3_StuckSA_Transaction_102_reg[33]' (FDCE) to 'leaf_3_StuckSA_Transaction_102_reg[43]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leaf_3_StuckSA_Transaction_102_reg[32] )
INFO: [Synth 8-3886] merging instance 'leaf_3_StuckSA_Transaction_102_reg[45]' (FDCE) to 'leaf_3_StuckSA_Transaction_102_reg[41]'
INFO: [Synth 8-3886] merging instance 'leaf_2_StuckSA_Transaction_99_reg[39]' (FDCE) to 'leaf_2_StuckSA_Transaction_99_reg[40]'
INFO: [Synth 8-3886] merging instance 'leaf_2_StuckSA_Transaction_99_reg[40]' (FDCE) to 'leaf_2_StuckSA_Transaction_99_reg[41]'
INFO: [Synth 8-3886] merging instance 'leaf_2_StuckSA_Transaction_99_reg[41]' (FDCE) to 'leaf_2_StuckSA_Transaction_99_reg[42]'
INFO: [Synth 8-3886] merging instance 'leaf_2_StuckSA_Transaction_99_reg[42]' (FDCE) to 'leaf_2_StuckSA_Transaction_99_reg[46]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leaf_2_StuckSA_Transaction_99_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leaf_2_StuckSA_Transaction_99_reg[47] )
INFO: [Synth 8-3886] merging instance 'leaf_3_StuckSA_Transaction_102_reg[21]' (FDCE) to 'leaf_3_StuckSA_Transaction_102_reg[22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leaf_3_StuckSA_Transaction_102_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leaf_3_StuckSA_Transaction_102_reg[23] )
INFO: [Synth 8-3886] merging instance 'leaf_2_StuckSA_Transaction_99_reg[33]' (FDCE) to 'leaf_2_StuckSA_Transaction_99_reg[43]'
INFO: [Synth 8-3886] merging instance 'leaf_2_StuckSA_Transaction_99_reg[34]' (FDCE) to 'leaf_2_StuckSA_Transaction_99_reg[44]'
INFO: [Synth 8-3886] merging instance 'leaf_3_StuckSA_Transaction_102_reg[41]' (FDCE) to 'leaf_3_StuckSA_Transaction_102_reg[42]'
INFO: [Synth 8-3886] merging instance 'leaf_3_StuckSA_Transaction_102_reg[42]' (FDCE) to 'leaf_3_StuckSA_Transaction_102_reg[46]'
INFO: [Synth 8-3886] merging instance 'leaf_3_StuckSA_Transaction_102_reg[46]' (FDCE) to 'leaf_3_StuckSA_Transaction_102_reg[39]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leaf_3_StuckSA_Transaction_102_reg[47] )
INFO: [Synth 8-3886] merging instance 'branch_1_StuckSA_Transaction_84_reg[41]' (FDCE) to 'branch_1_StuckSA_Transaction_84_reg[42]'
INFO: [Synth 8-3886] merging instance 'branch_1_StuckSA_Transaction_84_reg[42]' (FDCE) to 'branch_1_StuckSA_Transaction_84_reg[46]'
INFO: [Synth 8-3886] merging instance 'branch_1_StuckSA_Transaction_84_reg[46]' (FDCE) to 'branch_1_StuckSA_Transaction_84_reg[39]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\branch_1_StuckSA_Transaction_84_reg[47] )
INFO: [Synth 8-3886] merging instance 'branch_1_StuckSA_Transaction_84_reg[39]' (FDCE) to 'branch_1_StuckSA_Transaction_84_reg[40]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\branch_1_StuckSA_Transaction_84_reg[40] )
INFO: [Synth 8-3886] merging instance 'leaf_3_StuckSA_Transaction_102_reg[39]' (FDCE) to 'leaf_3_StuckSA_Transaction_102_reg[40]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leaf_3_StuckSA_Transaction_102_reg[40] )
INFO: [Synth 8-3886] merging instance 'leaf_3_StuckSA_Transaction_102_reg[35]' (FDCE) to 'leaf_3_StuckSA_Transaction_102_reg[43]'
INFO: [Synth 8-3886] merging instance 'leaf_3_StuckSA_Transaction_102_reg[36]' (FDCE) to 'leaf_3_StuckSA_Transaction_102_reg[38]'
INFO: [Synth 8-3886] merging instance 'leaf_3_StuckSA_Transaction_102_reg[40]' (FDCE) to 'leaf_3_StuckSA_Transaction_102_reg[38]'
INFO: [Synth 8-3886] merging instance 'leaf_3_StuckSA_Transaction_102_reg[38]' (FDCE) to 'leaf_3_StuckSA_Transaction_102_reg[37]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leaf_3_StuckSA_Transaction_102_reg[37] )
INFO: [Synth 8-3886] merging instance 'branch_3_StuckSA_Transaction_90_reg[44]' (FDCE) to 'branch_3_StuckSA_Transaction_90_reg[34]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\branch_3_StuckSA_Transaction_90_reg[32] )
INFO: [Synth 8-3886] merging instance 'branch_3_StuckSA_Transaction_90_reg[45]' (FDCE) to 'branch_3_StuckSA_Transaction_90_reg[42]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\branch_3_StuckSA_Transaction_90_reg[30] )
INFO: [Synth 8-3886] merging instance 'branch_3_StuckSA_Transaction_90_reg[43]' (FDCE) to 'branch_3_StuckSA_Transaction_90_reg[42]'
INFO: [Synth 8-3886] merging instance 'branch_3_StuckSA_Transaction_90_reg[33]' (FDCE) to 'branch_3_StuckSA_Transaction_90_reg[42]'
INFO: [Synth 8-3886] merging instance 'branch_3_StuckSA_Transaction_90_reg[42]' (FDCE) to 'branch_3_StuckSA_Transaction_90_reg[46]'
INFO: [Synth 8-3886] merging instance 'branch_3_StuckSA_Transaction_90_reg[46]' (FDCE) to 'branch_3_StuckSA_Transaction_90_reg[41]'
INFO: [Synth 8-3886] merging instance 'branch_3_StuckSA_Transaction_90_reg[41]' (FDCE) to 'branch_3_StuckSA_Transaction_90_reg[39]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\branch_3_StuckSA_Transaction_90_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\branch_3_StuckSA_Transaction_90_reg[23] )
INFO: [Synth 8-3886] merging instance 'branch_2_StuckSA_Transaction_87_reg[33]' (FDCE) to 'branch_2_StuckSA_Transaction_87_reg[43]'
INFO: [Synth 8-3886] merging instance 'branch_2_StuckSA_Transaction_87_reg[34]' (FDCE) to 'branch_2_StuckSA_Transaction_87_reg[44]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\branch_3_StuckSA_Transaction_90_reg[47] )
INFO: [Synth 8-3886] merging instance 'branch_3_StuckSA_Transaction_90_reg[39]' (FDCE) to 'branch_3_StuckSA_Transaction_90_reg[40]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\branch_3_StuckSA_Transaction_90_reg[40] )
INFO: [Synth 8-3886] merging instance 'branch_2_StuckSA_Transaction_87_reg[42]' (FDCE) to 'branch_2_StuckSA_Transaction_87_reg[41]'
INFO: [Synth 8-3886] merging instance 'branch_2_StuckSA_Transaction_87_reg[41]' (FDCE) to 'branch_2_StuckSA_Transaction_87_reg[39]'
INFO: [Synth 8-3886] merging instance 'branch_2_StuckSA_Transaction_87_reg[39]' (FDCE) to 'branch_2_StuckSA_Transaction_87_reg[40]'
INFO: [Synth 8-3886] merging instance 'branch_2_StuckSA_Transaction_87_reg[40]' (FDCE) to 'branch_2_StuckSA_Transaction_87_reg[46]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\branch_2_StuckSA_Transaction_87_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\branch_2_StuckSA_Transaction_87_reg[46] )
INFO: [Synth 8-3886] merging instance 'branch_3_StuckSA_Transaction_90_reg[36]' (FDCE) to 'branch_3_StuckSA_Transaction_90_reg[34]'
INFO: [Synth 8-3886] merging instance 'branch_3_StuckSA_Transaction_90_reg[35]' (FDCE) to 'branch_3_StuckSA_Transaction_90_reg[37]'
INFO: [Synth 8-3886] merging instance 'branch_3_StuckSA_Transaction_90_reg[40]' (FDCE) to 'branch_3_StuckSA_Transaction_90_reg[37]'
INFO: [Synth 8-3886] merging instance 'branch_3_StuckSA_Transaction_90_reg[37]' (FDCE) to 'branch_3_StuckSA_Transaction_90_reg[38]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\branch_3_StuckSA_Transaction_90_reg[38] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:51:28 ; elapsed = 00:57:26 . Memory (MB): peak = 4813.633 ; gain = 3438.641 ; free physical = 6657 ; free virtual = 139412
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:53:21 ; elapsed = 00:59:24 . Memory (MB): peak = 4813.633 ; gain = 3438.641 ; free physical = 6390 ; free virtual = 139418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:54:56 ; elapsed = 01:02:05 . Memory (MB): peak = 4821.637 ; gain = 3446.645 ; free physical = 2647 ; free virtual = 135685
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:57:31 ; elapsed = 01:04:40 . Memory (MB): peak = 4821.637 ; gain = 3446.645 ; free physical = 2408 ; free virtual = 135653
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:57:34 ; elapsed = 01:04:44 . Memory (MB): peak = 4821.637 ; gain = 3446.645 ; free physical = 2400 ; free virtual = 135645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:57:44 ; elapsed = 01:04:54 . Memory (MB): peak = 4821.637 ; gain = 3446.645 ; free physical = 2400 ; free virtual = 135645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:57:45 ; elapsed = 01:04:54 . Memory (MB): peak = 4821.637 ; gain = 3446.645 ; free physical = 2400 ; free virtual = 135645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:58:48 ; elapsed = 01:05:59 . Memory (MB): peak = 4821.637 ; gain = 3446.645 ; free physical = 2403 ; free virtual = 135648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:58:49 ; elapsed = 01:06:00 . Memory (MB): peak = 4821.637 ; gain = 3446.645 ; free physical = 2403 ; free virtual = 135648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes:
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage:
+------+-------+-------+
|      |Cell   |Count  |
+------+-------+-------+
|1     |BUFG   |      1|
|2     |CARRY4 |    385|
|3     |LUT1   |     49|
|4     |LUT2   |  15641|
|5     |LUT3   |  34182|
|6     |LUT4   |  39496|
|7     |LUT5   |  76467|
|8     |LUT6   | 217545|
|9     |MUXF7  |  12703|
|10    |MUXF8  |   2602|
|11    |FDCE   |   2131|
|12    |FDPE   |     39|
|13    |IBUF   |      2|
|14    |OBUF   |      7|
+------+-------+-------+

Report Instance Areas:
+------+---------+-------+-------+
|      |Instance |Module |Cells  |
+------+---------+-------+-------+
|1     |top      |       | 401250|
+------+---------+-------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:58:49 ; elapsed = 01:06:00 . Memory (MB): peak = 4821.637 ; gain = 3446.645 ; free physical = 2403 ; free virtual = 135648
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 57 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:58:54 ; elapsed = 01:06:03 . Memory (MB): peak = 4821.637 ; gain = 3446.645 ; free physical = 9014 ; free virtual = 142259
Synthesis Optimization Complete : Time (s): cpu = 00:58:54 ; elapsed = 01:06:03 . Memory (MB): peak = 4821.637 ; gain = 3446.645 ; free physical = 9014 ; free virtual = 142246
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4821.637 ; gain = 0.000 ; free physical = 9037 ; free virtual = 142269
INFO: [Netlist 29-17] Analyzing 15690 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'put' is not ideal for floorplanning, since the cellview 'put' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4821.637 ; gain = 0.000 ; free physical = 9037 ; free virtual = 142269
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 24a68f63
INFO: [Common 17-83] Releasing license: Synthesis
147 Infos, 58 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 01:00:05 ; elapsed = 01:07:15 . Memory (MB): peak = 4821.637 ; gain = 3446.648 ; free physical = 9037 ; free virtual = 142269
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 10705.264; main = 4036.899; forked = 6785.150
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 13114.730; main = 4817.723; forked = 8297.012
Write ShapeDB Complete: Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.51 . Memory (MB): peak = 4821.637 ; gain = 0.000 ; free physical = 8750 ; free virtual = 142280
INFO: [Common 17-1381] The checkpoint '/home/azureuser/btreeBlock/verilog/put/2/vivado/put.runs/synth_1/put.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 4821.637 ; gain = 0.000 ; free physical = 8913 ; free virtual = 142292
INFO: [Vivado 12-24828] Executing command : report_utilization -file put_utilization_synth.rpt -pb put_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 04:56:38 2025...
[Fri Feb 14 04:56:39 2025] synth_1 finished
wait_on_runs: Time (s): cpu = 01:01:05 ; elapsed = 01:08:15 . Memory (MB): peak = 1373.891 ; gain = 0.000 ; free physical = 13975 ; free virtual = 146102
# write_checkpoint -force /home/azureuser/btreeBlock/verilog/put/2/netlist.v
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 04:56:39 2025...
