
---------- Begin Simulation Statistics ----------
final_tick                               13804609202370                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  69632                       # Simulator instruction rate (inst/s)
host_mem_usage                               17322212                       # Number of bytes of host memory used
host_op_rate                                    95997                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9275.26                       # Real time elapsed on the host
host_tick_rate                                9224171                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   645855461                       # Number of instructions simulated
sim_ops                                     890399002                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.085557                       # Number of seconds simulated
sim_ticks                                 85556606751                       # Number of ticks simulated
system.cpu0.committedInsts                         17                       # Number of instructions committed
system.cpu0.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests     18734213                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops        22574                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests     37469447                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops        22574                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    18                       # Number of float alu accesses
system.cpu0.num_fp_insts                           18                       # number of float instructions
system.cpu0.num_fp_register_reads                  28                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 16                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   11                       # Number of integer alu accesses
system.cpu0.num_int_insts                          11                       # number of integer instructions
system.cpu0.num_int_register_reads                 33                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 2                       # number of times the integer registers were written
system.cpu0.num_load_insts                          9                       # Number of load instructions
system.cpu0.num_mem_refs                           11                       # number of memory refs
system.cpu0.num_store_insts                         2                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        1      5.00%      5.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  4     20.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 4     20.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       2     10.00%     55.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  7     35.00%     90.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 2     10.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        20                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.committedInsts                         19                       # Number of instructions committed
system.cpu1.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      5726273                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops          395                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests     11453114                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops          395                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu1.num_fp_insts                           20                       # number of float instructions
system.cpu1.num_fp_register_reads                  36                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 19                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    8                       # Number of integer alu accesses
system.cpu1.num_int_insts                           8                       # number of integer instructions
system.cpu1.num_int_register_reads                 24                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          7                       # Number of load instructions
system.cpu1.num_mem_refs                            8                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        1      5.00%      5.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  5     25.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 6     30.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  7     35.00%     95.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 1      5.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        20                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         17                       # Number of instructions committed
system.cpu2.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests          336                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops          142                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      3978514                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          389                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      7928578                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          531                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              31                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        31                       # Number of busy cycles
system.cpu2.num_cc_register_reads                  20                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   25                       # Number of integer alu accesses
system.cpu2.num_int_insts                          25                       # number of integer instructions
system.cpu2.num_int_register_reads                 59                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                17                       # number of times the integer registers were written
system.cpu2.num_load_insts                          2                       # Number of load instructions
system.cpu2.num_mem_refs                            9                       # number of memory refs
system.cpu2.num_store_insts                         7                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       16     64.00%     64.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       2      8.00%     72.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      7     28.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        25                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                2                       # Number of branches fetched
system.cpu3.committedInsts                         16                       # Number of instructions committed
system.cpu3.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests          141                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests       226958                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops          381                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests       454678                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops          381                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                  11                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  7                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   24                       # Number of integer alu accesses
system.cpu3.num_int_insts                          24                       # number of integer instructions
system.cpu3.num_int_register_reads                 50                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                22                       # number of times the integer registers were written
system.cpu3.num_load_insts                          2                       # Number of load instructions
system.cpu3.num_mem_refs                            3                       # number of memory refs
system.cpu3.num_store_insts                         1                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       20     83.33%     83.33% # Class of executed instruction
system.cpu3.op_class::IntMult                       1      4.17%     87.50% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::MemRead                       2      8.33%     95.83% # Class of executed instruction
system.cpu3.op_class::MemWrite                      1      4.17%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        24                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      5911631                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests       11844902                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4573210                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9227218                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads          4621979                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes         4378406                       # number of cc regfile writes
system.switch_cpus0.committedInsts          120872231                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            150757734                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      2.125606                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.125606                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        202246243                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       113950647                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 639794                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts          312                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches         1297452                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            0.587214                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            67450307                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores           9219944                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles           7308                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     58136549                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          214                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts      9220751                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    150781719                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     58230363                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts          831                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    150870840                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents          2203                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     58051348                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles          1494                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     58081067                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents         1198                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect          307                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect            5                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        166975000                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            150775663                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.655739                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        109491992                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              0.586843                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             150775879                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       146642454                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       26085028                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.470454                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.470454                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass           39      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     25433301     16.86%     16.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult            0      0.00%     16.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     16.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd       547011      0.36%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu       405182      0.27%     17.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     17.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     17.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc       243108      0.16%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     31729368     21.03%     38.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp        40518      0.03%     38.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt       223133      0.15%     38.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv        60777      0.04%     38.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     24738637     16.40%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13444098      8.91%     64.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      1601398      1.06%     65.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     44786472     29.69%     94.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite      7618629      5.05%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     150871671                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      123637381                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    245740778                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    122034989                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    122057199                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            2240075                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.014848                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          16306      0.73%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd          274      0.01%      0.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult       132501      5.92%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        671744     29.99%     36.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        20985      0.94%     37.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      1298223     57.95%     95.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       100042      4.47%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses      29474326                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    314529607                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     28740674                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes     28749643                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         150781719                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        150871671                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        23925                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued           46                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined        17268                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    256286922                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.588683                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.266641                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    190833804     74.46%     74.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     27764716     10.83%     85.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     14878836      5.81%     91.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8604883      3.36%     94.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7548512      2.95%     97.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3964576      1.55%     98.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1672960      0.65%     99.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       669134      0.26%     99.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       349501      0.14%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    256286922                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  0.587217                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads       112168                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        15790                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     58136549                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9220751                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads       75738550                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               256926716                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                 110486                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads          5741249                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes         2728047                       # number of cc regfile writes
system.switch_cpus1.committedInsts          155467601                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            171081505                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.652606                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.652606                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        283531428                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       128309962                       # number of floating regfile writes
system.switch_cpus1.idleCycles                   8528                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts         3367                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches         1023498                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            0.786857                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            98766211                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          19396910                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       46336688                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     48398259                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts          190                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     19426044                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    171236891                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     79369301                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         1769                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    202164534                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        387136                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents     54338053                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles          3984                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles     54808747                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         1262                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect         3331                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect           36                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        233859115                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            171158211                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.535923                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        125330417                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              0.666175                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             171159243                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       219819054                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       22428966                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.605105                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.605105                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     25035503     12.38%     12.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult            0      0.00%     12.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     12.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     12.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     12.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     12.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     12.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     12.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     12.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     12.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     12.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     12.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     12.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu        18634      0.01%     12.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     12.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     12.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     12.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     12.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     12.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     12.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     12.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     12.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     12.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     48174699     23.83%     36.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     36.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     36.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     36.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv       932349      0.46%     36.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     36.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     29237316     14.46%     51.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     51.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     51.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     51.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     51.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     51.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     51.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     51.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     51.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     51.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     51.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     51.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     51.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     51.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     51.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     51.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     51.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     26652062     13.18%     64.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        64573      0.03%     64.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     52718781     26.08%     90.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite     19332386      9.56%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     202166303                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      182598078                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    347577167                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    147641894                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    147807057                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           22528147                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.111434                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         305762      1.36%      1.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      1.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      1.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      1.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      1.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      1.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      1.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%      1.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      1.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%      1.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      1.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      1.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      1.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      1.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      1.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      1.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      1.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      1.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      1.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      1.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      1.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%      1.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      1.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd      3816811     16.94%     18.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     18.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     18.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     18.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     18.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     18.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult      3139851     13.94%     32.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     32.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     32.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     32.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     32.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     32.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     32.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     32.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     32.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     32.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     32.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     32.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     32.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     32.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       4892304     21.72%     53.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15968      0.07%     54.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      9050723     40.18%     94.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite      1306728      5.80%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses      42096372                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    336203165                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     23516317                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes     23586479                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         171236891                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        202166303                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       155383                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued         1391                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined       263183                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    256918188                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.786890                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.907500                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    211119458     82.17%     82.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      5055993      1.97%     84.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      5130501      2.00%     86.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      4050722      1.58%     87.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     10517541      4.09%     91.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      7005887      2.73%     94.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      5300485      2.06%     96.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      4106175      1.60%     98.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      4631426      1.80%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    256918188                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  0.786864                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      1604713                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       451128                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     48398259                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     19426044                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      104097364                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               256926716                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                     38                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        180806405                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        73523646                       # number of cc regfile writes
system.switch_cpus2.committedInsts          119515558                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            205899074                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      2.149734                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.149734                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_writes              56                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  12946                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts      2795944                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        47790823                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            1.278236                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            81614227                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          17023473                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles      134502623                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     74093869                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts       100157                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     19158865                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    374326797                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     64590754                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      8420457                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    328412948                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        360402                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents     11295523                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       2704341                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles     11971191                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents         7059                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect      1524529                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect      1271415                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        342982979                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            324467316                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.655417                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        224796708                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              1.262879                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             326681346                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       470516317                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      263757793                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.465174                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.465174                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass       138730      0.04%      0.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    250348815     74.32%     74.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       340716      0.10%     74.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv       862031      0.26%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     67436302     20.02%     94.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     17706819      5.26%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     336833413                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            6517689                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.019350                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        5738077     88.04%     88.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        719090     11.03%     99.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        60522      0.93%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     343212372                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    938342335                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    324467316                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    542761069                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         374326797                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        336833413                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined    168427623                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued      1244058                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined    178879643                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    256913770                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.311076                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.443251                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    184931873     71.98%     71.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     11000521      4.28%     76.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      7357774      2.86%     79.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      5014918      1.95%     81.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7426742      2.89%     83.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      9689087      3.77%     87.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     11715653      4.56%     92.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     10591347      4.12%     96.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      9185855      3.58%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    256913770                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  1.311010                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      6924679                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2295299                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     74093869                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     19158865                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      176940458                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               256926716                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                     59                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        214105957                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       252891789                       # number of cc regfile writes
system.switch_cpus3.committedInsts          250000002                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            362660600                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      1.027707                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.027707                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads          6303388                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes         6202006                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  98098                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      3398662                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        39379018                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            1.921195                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            85560417                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          26318261                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       58750408                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     69418157                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts         6472                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     37311596                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    623598534                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     59242156                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      6101844                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    493606432                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        129063                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents       802166                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       3309383                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles       913832                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        19348                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect      1335666                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect      2062996                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        720522677                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            488715898                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.543057                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        391284867                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              1.902161                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             492923986                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       794127669                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      427208565                       # number of integer regfile writes
system.switch_cpus3.ipc                      0.973040                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.973040                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      3115438      0.62%      0.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    399044704     79.86%     80.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      9294724      1.86%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     54022018     10.81%     93.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     21505169      4.30%     97.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead      6409898      1.28%     98.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      6316330      1.26%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     499708281                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses       15485648                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads     28232246                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses     12485586                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes     24525256                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            7853817                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.015717                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        3209052     40.86%     40.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     40.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     40.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     40.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     40.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     40.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     40.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     40.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     40.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     40.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     40.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     40.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     40.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     40.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     40.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     40.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     40.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     40.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     40.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     40.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     40.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     40.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     40.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     40.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     40.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     40.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     40.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     40.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     40.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     40.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     40.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     40.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     40.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     40.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     40.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     40.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     40.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     40.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     40.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     40.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     40.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     40.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     40.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        341641      4.35%     45.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite      1543704     19.66%     64.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      1930315     24.58%     89.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       829105     10.56%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     488961012                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   1236105220                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    476230312                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    860030170                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         623585442                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        499708281                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded        13092                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined    260937881                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       238474                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved        12496                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined    412615519                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    256828618                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.945688                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.206860                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    114956416     44.76%     44.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     21344383      8.31%     53.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     24507325      9.54%     62.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     29328877     11.42%     74.03% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     27113017     10.56%     84.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     17377773      6.77%     91.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     12213119      4.76%     96.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      7158694      2.79%     98.90% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      2829014      1.10%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    256828618                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  1.944945                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads     10524447                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       632076                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     69418157                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     37311596                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      175815996                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               256926716                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    244                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            3                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     57386803                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        57386806                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            3                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     57386803                       # number of overall hits
system.cpu0.dcache.overall_hits::total       57386806                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            8                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      9651115                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       9651123                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            8                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      9651115                       # number of overall misses
system.cpu0.dcache.overall_misses::total      9651123                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 135303418458                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 135303418458                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 135303418458                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 135303418458                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data           11                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     67037918                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     67037929                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data           11                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     67037918                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     67037929                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.727273                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.143965                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.143965                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.727273                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.143965                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.143965                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 14019.459768                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 14019.448147                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 14019.459768                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 14019.448147                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        21077                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          272                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             8778                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     2.401116                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          272                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      8847562                       # number of writebacks
system.cpu0.dcache.writebacks::total          8847562                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data       803046                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       803046                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data       803046                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       803046                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      8848069                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      8848069                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      8848069                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      8848069                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 128165331690                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 128165331690                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 128165331690                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 128165331690                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.131986                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.131986                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.131986                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.131986                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 14485.118921                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14485.118921                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 14485.118921                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14485.118921                       # average overall mshr miss latency
system.cpu0.dcache.replacements               8847562                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            3                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     48771989                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       48771992                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            6                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      9046970                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      9046976                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 117632688894                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 117632688894                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            9                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     57818959                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     57818968                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.666667                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.156471                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.156471                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 13002.440474                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 13002.431851                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data       802773                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       802773                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      8244197                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      8244197                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 110697308217                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 110697308217                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.142586                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.142586                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 13427.300223                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13427.300223                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data      8614814                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       8614814                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            2                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       604145                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       604147                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  17670729564                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  17670729564                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data      9218959                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      9218961                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data            1                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.065533                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.065533                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 29249.153041                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29249.056213                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data          273                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          273                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       603872                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       603872                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data  17468023473                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  17468023473                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.065503                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.065503                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 28926.698825                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28926.698825                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.628108                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           66234884                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          8848074                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.485797                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     13719052596285                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.036038                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.592070                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000070                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999203                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999274                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          276                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          200                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        545151506                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       545151506                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          9                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           24                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst      2417034                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2417058                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           24                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst      2417034                       # number of overall hits
system.cpu0.icache.overall_hits::total        2417058                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst      9887580                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       9887583                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst      9887580                       # number of overall misses
system.cpu0.icache.overall_misses::total      9887583                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst  49873376034                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  49873376034                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst  49873376034                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  49873376034                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           27                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     12304614                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12304641                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           27                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     12304614                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12304641                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.111111                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.803567                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.803565                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.111111                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.803567                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.803565                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst  5044.042732                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  5044.041201                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst  5044.042732                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  5044.041201                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      9886649                       # number of writebacks
system.cpu0.icache.writebacks::total          9886649                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst          424                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          424                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst          424                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          424                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst      9887156                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      9887156                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst      9887156                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      9887156                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst  46578098943                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  46578098943                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst  46578098943                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  46578098943                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.803532                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.803531                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.803532                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.803531                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst  4710.970368                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total  4710.970368                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst  4710.970368                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total  4710.970368                       # average overall mshr miss latency
system.cpu0.icache.replacements               9886649                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           24                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst      2417034                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2417058                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst      9887580                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      9887583                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst  49873376034                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  49873376034                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           27                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     12304614                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12304641                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.111111                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.803567                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.803565                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst  5044.042732                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  5044.041201                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst          424                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          424                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst      9887156                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      9887156                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst  46578098943                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  46578098943                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.803532                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.803531                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst  4710.970368                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total  4710.970368                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          508.782301                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           12304216                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          9887158                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             1.244464                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     13719052595952                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     0.002310                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   508.779991                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.000005                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.993711                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.993715                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          411                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        108324286                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       108324286                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         27                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp       18131360                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       792391                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean     18440855                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq            2                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp            2                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        603872                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       603872                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq     18131362                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port     29660966                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     26543715                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total           56204681                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port   1265523648                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port   1132520704                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total          2398044352                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                       499035                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic               31938240                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples      19234271                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.001174                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.034241                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0            19211694     99.88%     99.88% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1               22577      0.12%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total        19234271                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy     24954306714                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization          29.2                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy     9953886805                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization         11.6                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     8842556860                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization         10.3                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst      9885007                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      8369555                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total       18254562                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst      9885007                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      8369555                       # number of overall hits
system.cpu0.l2cache.overall_hits::total      18254562                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            8                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst         2149                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data       478512                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       480672                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            8                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst         2149                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data       478512                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       480672                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst    111778443                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data  80115783021                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  80227561464                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst    111778443                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data  80115783021                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  80227561464                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            8                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst      9887156                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      8848067                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total     18735234                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            8                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst      9887156                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      8848067                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total     18735234                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.000217                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.054081                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.025656                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.000217                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.054081                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.025656                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 52014.166124                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 167426.904698                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 166907.083134                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 52014.166124                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 167426.904698                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 166907.083134                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks       499035                       # number of writebacks
system.cpu0.l2cache.writebacks::total          499035                       # number of writebacks
system.cpu0.l2cache.demand_mshr_hits::.switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.overall_mshr_hits::.switch_cpus0.data            1                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst         2149                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data       478511                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       480660                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst         2149                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data       478511                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       480660                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst    111062826                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data  79956267696                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  80067330522                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst    111062826                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data  79956267696                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  80067330522                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000217                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.054081                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.025655                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000217                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.054081                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.025655                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 51681.166124                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 167093.896893                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 166577.893983                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 51681.166124                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 167093.896893                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 166577.893983                       # average overall mshr miss latency
system.cpu0.l2cache.replacements               499035                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       676889                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       676889                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       676889                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       676889                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks     18057319                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total     18057319                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks     18057319                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total     18057319                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data            2                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total            2                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data            2                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       488362                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       488362                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            2                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data       115508                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total       115510                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data  14852455011                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total  14852455011                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            2                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       603870                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       603872                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.191280                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.191282                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 128583.777842                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 128581.551476                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data       115508                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total       115508                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data  14813990847                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total  14813990847                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.191280                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.191279                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 128250.777842                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 128250.777842                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst      9885007                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      7881193                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total     17766200                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            6                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst         2149                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data       363004                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total       365162                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    111778443                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data  65263328010                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total  65375106453                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst      9887156                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      8244197                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total     18131362                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.000217                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.044031                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.020140                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 52014.166124                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 179786.801275                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 179030.420616                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_hits::.switch_cpus0.data            1                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         2149                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       363003                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       365152                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    111062826                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  65142276849                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total  65253339675                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.000217                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.044031                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.020139                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 51681.166124                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 179453.825035                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 178701.854776                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        4087.399113                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs          37469442                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          503131                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           74.472537                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    13719052595952                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks   293.076799                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     3.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     1.108623                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   203.391908                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  3586.821783                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.071552                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000732                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000271                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.049656                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.875689                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.997900                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          464                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         2617                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          759                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          212                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses       600014235                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses      600014235                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 13719052605942                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  85556596428                       # Cumulative time (in ticks) in various power states
system.cpu0.thread30339.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread30339.numOps                      0                       # Number of Ops committed
system.cpu0.thread30339.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     44203662                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        44203663                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     45939198                       # number of overall hits
system.cpu1.dcache.overall_hits::total       45939199                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            7                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      4924296                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4924303                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            7                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     15777742                       # number of overall misses
system.cpu1.dcache.overall_misses::total     15777749                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 278998354652                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 278998354652                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 278998354652                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 278998354652                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            8                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     49127958                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     49127966                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            8                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     61716940                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     61716948                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.875000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.100234                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.100234                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.875000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.255647                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.255647                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 56657.510973                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 56657.430433                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 17683.034407                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 17683.026562                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     82028046                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          2651261                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    30.939257                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      5726273                       # number of writebacks
system.cpu1.dcache.writebacks::total          5726273                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      4511026                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4511026                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      4511026                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4511026                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data       413270                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       413270                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      5726779                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      5726779                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  30036150783                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  30036150783                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 894608598564                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 894608598564                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.008412                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.008412                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.092791                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.092791                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 72679.243069                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 72679.243069                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 156214.968059                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 156214.968059                       # average overall mshr miss latency
system.cpu1.dcache.replacements               5726273                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     25572565                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       25572566                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            6                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      4161374                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4161380                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 243463963329                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 243463963329                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     29733939                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     29733946                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.857143                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.139954                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.139954                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 58505.667438                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 58505.583083                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      4123810                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4123810                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data        37564                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        37564                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data   4818428082                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4818428082                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.001263                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.001263                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 128272.497125                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 128272.497125                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     18631097                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      18631097                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       762922                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       762923                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  35534391323                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  35534391323                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     19394019                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     19394020                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data            1                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.039338                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.039338                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 46576.702891                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 46576.641841                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data       387216                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       387216                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       375706                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       375706                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  25217722701                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  25217722701                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.019372                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.019372                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 67120.894266                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 67120.894266                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data      1735536                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total      1735536                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data     10853446                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total     10853446                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data     12588982                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total     12588982                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.862138                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.862138                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data      5313509                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total      5313509                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data 864572447781                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total 864572447781                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.422076                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.422076                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 162712.145172                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 162712.145172                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.954110                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           51665984                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          5726785                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.021813                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     13719052595952                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.023345                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.930765                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000046                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999865                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999910                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          230                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          282                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        499462369                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       499462369                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           27                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     13607810                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13607837                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           27                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     13607810                       # number of overall hits
system.cpu1.icache.overall_hits::total       13607837                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst           53                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst           53                       # number of overall misses
system.cpu1.icache.overall_misses::total           55                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst      6052941                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6052941                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst      6052941                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6052941                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           29                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     13607863                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13607892                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           29                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     13607863                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13607892                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.068966                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.068966                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 114206.433962                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 110053.472727                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 114206.433962                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 110053.472727                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           53                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      6035292                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6035292                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      6035292                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6035292                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 113873.433962                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 113873.433962                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 113873.433962                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 113873.433962                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           27                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     13607810                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13607837                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst           53                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst      6052941                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6052941                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           29                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     13607863                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13607892                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.068966                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 114206.433962                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 110053.472727                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           53                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      6035292                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6035292                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 113873.433962                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 113873.433962                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           51.145840                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           13607892                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         247416.218182                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     13719052595952                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    49.145840                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.095988                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.099894                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        108863191                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       108863191                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         29                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        5351134                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      7459763                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      1734945                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        375707                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       375706                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      5351134                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          110                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     17179844                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total           17179954                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         3520                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    732995712                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           732999232                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                      3468435                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic              221979840                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       9195276                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000043                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.006554                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             9194881    100.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                 395      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         9195276                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      7627581783                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           8.9                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy          52947                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     5721051222                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          6.7                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      2254650                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        2254650                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      2254650                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       2254650                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            7                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst           53                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data      3472129                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      3472191                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            7                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst           53                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data      3472129                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      3472191                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst      5999661                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data 879292047780                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total 879298047441                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst      5999661                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data 879292047780                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total 879298047441                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            7                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst           53                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      5726779                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      5726841                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            7                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst           53                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      5726779                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      5726841                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.606297                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.606301                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.606297                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.606301                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 113201.150943                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 253242.908826                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 253240.114798                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 113201.150943                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 253242.908826                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 253240.114798                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks      3468435                       # number of writebacks
system.cpu1.l2cache.writebacks::total         3468435                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst           53                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data      3472129                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      3472182                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst           53                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data      3472129                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      3472182                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst      5982012                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data 878135828823                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total 878141810835                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst      5982012                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data 878135828823                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total 878141810835                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.606297                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.606300                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.606297                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.606300                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 112868.150943                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 252909.908826                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 252907.771204                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 112868.150943                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 252909.908826                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 252907.771204                       # average overall mshr miss latency
system.cpu1.l2cache.replacements              3468435                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      4858529                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      4858529                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      4858529                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      4858529                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       867744                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       867744                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       867744                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       867744                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       171947                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       171947                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data       203759                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       203760                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data  24111116415                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total  24111116415                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       375706                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       375707                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.542336                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.542338                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 118331.540766                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 118330.960027                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data       203759                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       203759                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data  24043264668                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total  24043264668                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.542336                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.542335                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 117998.540766                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 117998.540766                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data      2082703                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total      2082703                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            6                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst           53                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data      3268370                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total      3268431                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      5999661                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data 855180931365                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total 855186931026                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      5351073                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      5351134                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.610788                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.610792                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 113201.150943                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 261653.647343                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 261650.599638                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           53                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      3268370                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total      3268423                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      5982012                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 854092564155                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 854098546167                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.610788                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.610791                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 112868.150943                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 261320.647343                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 261318.240071                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        4094.482462                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs          11453114                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs         3472531                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            3.298204                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    13719052595952                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     0.873488                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.001267                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.004944                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst     0.042408                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  4093.560355                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.000213                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000000                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000001                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.000010                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.999404                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.999630                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          140                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         1239                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         2717                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses       186722355                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses      186722355                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 13719052605942                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  85556596428                       # Cumulative time (in ticks) in various power states
system.cpu1.thread-22834.numInsts                   0                       # Number of Instructions committed
system.cpu1.thread-22834.numOps                     0                       # Number of Ops committed
system.cpu1.thread-22834.numMemRefs                 0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            6                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     59713415                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        59713421                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            6                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     59713415                       # number of overall hits
system.cpu2.dcache.overall_hits::total       59713421                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      5539345                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5539348                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            3                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      5539346                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5539349                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 373722890678                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 373722890678                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 373722890678                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 373722890678                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            9                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     65252760                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     65252769                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            9                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     65252761                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     65252770                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.333333                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.084891                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.084891                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.333333                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.084891                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.084891                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 67466.982229                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 67466.945691                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 67466.970050                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 67466.933511                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         4380                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs   257.647059                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      3949368                       # number of writebacks
system.cpu2.dcache.writebacks::total          3949368                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      1560303                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1560303                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      1560303                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1560303                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      3979042                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      3979042                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      3979043                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      3979043                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 197448529157                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 197448529157                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 197448668351                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 197448668351                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.060979                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.060979                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.060979                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.060979                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 49622.127426                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 49622.127426                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 49622.149937                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 49622.149937                       # average overall mshr miss latency
system.cpu2.dcache.replacements               3949368                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            2                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     48793569                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       48793571                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      5031840                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      5031840                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 367708288968                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 367708288968                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     53825409                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     53825411                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.093484                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.093484                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 73076.307865                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 73076.307865                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      1560195                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1560195                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      3471645                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      3471645                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 191603177361                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 191603177361                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.064498                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.064498                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 55190.890014                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 55190.890014                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data            4                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     10919846                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      10919850                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            3                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       507505                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       507508                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   6014601710                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   6014601710                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            7                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     11427351                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     11427358                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.428571                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.044411                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.044412                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 11851.315179                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 11851.245123                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data          108                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          108                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       507397                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       507397                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   5845351796                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   5845351796                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.044402                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.044402                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 11520.272678                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 11520.272678                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data            1                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data       139194                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total       139194                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data       139194                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total       139194                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.881139                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           63713833                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          3949880                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            16.130574                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     13719052595952                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.001522                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.879617                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000003                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999765                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999768                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          305                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          207                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        525972040                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       525972040                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          7                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           20                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     51020874                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        51020894                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           20                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     51020874                       # number of overall hits
system.cpu2.icache.overall_hits::total       51020894                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          119                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           122                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          119                       # number of overall misses
system.cpu2.icache.overall_misses::total          122                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     11784537                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     11784537                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     11784537                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     11784537                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           23                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     51020993                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     51021016                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           23                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     51020993                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     51021016                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.130435                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.130435                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 99029.722689                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 96594.565574                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 99029.722689                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 96594.565574                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           37                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           37                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           37                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           37                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst           82                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           82                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst           82                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           82                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      8829162                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      8829162                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      8829162                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      8829162                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 107672.707317                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 107672.707317                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 107672.707317                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 107672.707317                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           20                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     51020874                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       51020894                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            3                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          119                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          122                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     11784537                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     11784537                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           23                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     51020993                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     51021016                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.130435                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 99029.722689                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 96594.565574                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           37                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           37                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst           82                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           82                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      8829162                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      8829162                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 107672.707317                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 107672.707317                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           80.649638                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           51020979                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               85                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         600246.811765                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     13719052595952                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     3.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst    77.649638                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.005859                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.151659                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.157519                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           81                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           81                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.158203                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        408168213                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       408168213                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         23                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        3471729                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty      2592899                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      3124601                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq        29245                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp        29245                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq        478236                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp       478236                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      3471729                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          170                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     11907618                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total           11907788                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         5440                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    505551872                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           505557312                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                      1768132                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic              113160448                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       5747342                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000176                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.014998                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             5746475     99.98%     99.98% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 725      0.01%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                 142      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         5747342                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      5270493564                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           6.2                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy          81918                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     3955666040                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          4.6                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      2177960                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        2177960                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      2177960                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       2177960                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst           82                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data      1771917                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      1772005                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst           82                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data      1771917                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      1772005                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst      8772885                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data 186097621761                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total 186106394646                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst      8772885                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data 186097621761                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total 186106394646                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst           82                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      3949877                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      3949965                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst           82                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      3949877                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      3949965                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.448601                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.448613                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.448601                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.448613                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 106986.402439                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 105026.150639                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 105025.885732                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 106986.402439                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 105026.150639                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 105025.885732                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks      1768132                       # number of writebacks
system.cpu2.l2cache.writebacks::total         1768132                       # number of writebacks
system.cpu2.l2cache.demand_mshr_hits::.switch_cpus2.data            2                       # number of demand (read+write) MSHR hits
system.cpu2.l2cache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.l2cache.overall_mshr_hits::.switch_cpus2.data            2                       # number of overall MSHR hits
system.cpu2.l2cache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst           82                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data      1771915                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      1771997                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst           82                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data      1771915                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      1771997                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst      8745579                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data 185507556084                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total 185516301663                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst      8745579                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data 185507556084                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total 185516301663                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.448600                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.448611                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.448600                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.448611                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 106653.402439                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 104693.259036                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 104693.349742                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 106653.402439                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 104693.259036                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 104693.349742                       # average overall mshr miss latency
system.cpu2.l2cache.replacements              1768132                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks      2193284                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      2193284                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks      2193284                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      2193284                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      1755991                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      1755991                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      1755991                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      1755991                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data        29245                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total        29245                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data        29245                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total        29245                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data       242666                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total       242666                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            3                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data       235567                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total       235570                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data   4431932298                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   4431932298                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            3                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data       478233                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       478236                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.492578                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.492581                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 18813.892854                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 18813.653258                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_hits::.switch_cpus2.data            1                       # number of ReadExReq MSHR hits
system.cpu2.l2cache.ReadExReq_mshr_hits::total            1                       # number of ReadExReq MSHR hits
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data       235566                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total       235566                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   4353484491                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   4353484491                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.492576                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.492573                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 18480.954344                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 18480.954344                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      1935294                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      1935294                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst           82                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data      1536350                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total      1536435                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      8772885                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data 181665689463                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total 181674462348                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst           82                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      3471644                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      3471729                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.442542                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.442556                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 106986.402439                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 118244.989399                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 118244.157643                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_hits::.switch_cpus2.data            1                       # number of ReadSharedReq MSHR hits
system.cpu2.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst           82                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      1536349                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total      1536431                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      8745579                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 181154071593                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total 181162817172                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.442542                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.442555                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 106653.402439                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 117912.057477                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 117911.456598                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        4087.024984                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           7928483                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs         1772228                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            4.473738                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    13719052595952                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     0.517622                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.014756                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.018169                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst     0.217698                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  4086.256739                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.000126                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000004                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000004                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.000053                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.997621                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.997809                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          146                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1         1854                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         2096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses       128627988                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses      128627988                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 13719052605942                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  85556596428                       # Cumulative time (in ticks) in various power states
system.cpu2.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu2.thread0.numOps                          0                       # Number of Ops committed
system.cpu2.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            1                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     66118383                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        66118384                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            1                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     67518005                       # number of overall hits
system.cpu3.dcache.overall_hits::total       67518006                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data       428454                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        428456                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            2                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data       579900                       # number of overall misses
system.cpu3.dcache.overall_misses::total       579902                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  55085428430                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  55085428430                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  55085428430                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  55085428430                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     66546837                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     66546840                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     68097905                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     68097908                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.666667                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.006438                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.006438                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.666667                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.008516                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008516                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 128567.893940                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 128567.293794                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 94991.254406                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 94990.926795                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1286684                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3581                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   359.308573                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       226874                       # number of writebacks
system.cpu3.dcache.writebacks::total           226874                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data       220549                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       220549                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data       220549                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       220549                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data       207905                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       207905                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data       227468                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       227468                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  22583502224                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  22583502224                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  25109618246                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  25109618246                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.003124                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003124                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.003340                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003340                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 108624.141911                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 108624.141911                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 110387.475364                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 110387.475364                       # average overall mshr miss latency
system.cpu3.dcache.replacements                226874                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            1                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     50225782                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       50225783                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            1                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data       339530                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       339531                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  41609858823                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  41609858823                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     50565312                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     50565314                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.500000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.006715                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006715                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 122551.346930                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 122550.985987                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data       220462                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       220462                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       119068                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       119068                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data   9144565281                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   9144565281                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.002355                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002355                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 76801.199995                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 76801.199995                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     15892601                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      15892601                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data        88924                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        88925                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  13475569607                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  13475569607                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     15981525                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     15981526                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data            1                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.005564                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.005564                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 151540.299660                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 151538.595524                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data           87                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           87                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        88837                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        88837                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  13438936943                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  13438936943                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.005559                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.005559                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 151276.348177                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 151276.348177                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data      1399622                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total      1399622                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data       151446                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total       151446                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data      1551068                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total      1551068                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.097640                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.097640                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data        19563                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        19563                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data   2526116022                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total   2526116022                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.012613                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.012613                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 129127.231100                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 129127.231100                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.496354                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           67745499                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           227386                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           297.931706                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     13719052596618                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.002929                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.493425                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000006                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999011                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999016                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          382                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          106                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        545010650                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       545010650                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           19                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     68315141                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        68315160                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           19                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     68315141                       # number of overall hits
system.cpu3.icache.overall_hits::total       68315160                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          432                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           435                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          432                       # number of overall misses
system.cpu3.icache.overall_misses::total          435                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     67564701                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     67564701                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     67564701                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     67564701                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           22                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     68315573                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     68315595                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           22                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     68315573                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     68315595                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.136364                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000006                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.136364                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000006                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 156399.770833                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 155321.151724                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 156399.770833                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 155321.151724                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst          101                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          101                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst          101                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          101                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          331                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          331                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          331                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          331                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     52637310                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     52637310                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     52637310                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     52637310                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 159025.105740                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 159025.105740                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 159025.105740                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 159025.105740                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           19                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     68315141                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       68315160                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          432                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          435                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     67564701                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     67564701                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     68315573                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     68315595                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.136364                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 156399.770833                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 155321.151724                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst          101                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          101                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          331                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          331                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     52637310                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     52637310                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 159025.105740                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 159025.105740                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          327.824810                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           68315494                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              334                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         204537.407186                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     13719052595952                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   324.824810                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.005859                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.634423                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.640283                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          334                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          334                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.652344                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        546525094                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       546525094                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp         138966                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       193626                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean       133768                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq           84                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp           84                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq         88754                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp        88754                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq       138966                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          668                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port       681814                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total             682482                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        21376                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     29072640                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total            29094016                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                       100520                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                6433280                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples        328324                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.001590                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.039842                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0              327802     99.84%     99.84% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                 522      0.16%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total          328324                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy       302504193                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           0.4                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         331333                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy      227184588                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          0.3                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       123139                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         123139                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       123139                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        123139                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          331                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data       104245                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total       104581                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          331                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data       104245                       # number of overall misses
system.cpu3.l2cache.overall_misses::total       104581                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     52413867                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data  24495319827                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  24547733694                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     52413867                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data  24495319827                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  24547733694                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          331                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data       227384                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total       227720                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          331                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data       227384                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total       227720                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.458454                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.459253                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.458454                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.459253                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 158350.051360                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 234978.366608                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 234724.602882                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 158350.051360                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 234978.366608                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 234724.602882                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks       100520                       # number of writebacks
system.cpu3.l2cache.writebacks::total          100520                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          331                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data       104245                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total       104576                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          331                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data       104245                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total       104576                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     52303644                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data  24460606242                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  24512909886                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     52303644                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data  24460606242                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  24512909886                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.458454                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.459231                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.458454                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.459231                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 158017.051360                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 234645.366608                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 234402.825562                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 158017.051360                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 234645.366608                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 234402.825562                       # average overall mshr miss latency
system.cpu3.l2cache.replacements               100520                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       138869                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       138869                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       138869                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       138869                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks        87864                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total        87864                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks        87864                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total        87864                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data           84                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total           84                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data           84                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total           84                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data        32811                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        32811                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data        55942                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total        55943                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data  13258558170                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total  13258558170                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data        88753                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        88754                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.630311                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.630315                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 237005.437239                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 237001.200686                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data        55942                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total        55942                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  13239929484                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total  13239929484                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.630311                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.630304                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 236672.437239                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 236672.437239                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data        90328                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total        90328                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          331                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data        48303                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total        48638                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     52413867                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data  11236761657                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total  11289175524                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          331                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data       138631                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total       138966                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.348429                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.349999                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 158350.051360                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 232630.719769                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 232106.080102                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          331                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        48303                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total        48634                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     52303644                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  11220676758                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total  11272980402                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.348429                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.349970                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 158017.051360                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 232297.719769                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 231792.170128                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        4042.437149                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs            454537                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs          104616                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            4.344813                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    13719052595952                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks     4.289264                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.110716                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     2.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    10.627709                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  4025.409461                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.001047                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000027                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000488                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.002595                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.982766                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.986923                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          183                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1151                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3         2245                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          508                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses         7377208                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses        7377208                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 13719052605942                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  85556596428                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             5218663                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       5873498                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       2641268                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict           1870689                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             610782                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            610782                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        5218664                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      1437802                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     10412421                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      5311743                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       309301                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                17471267                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     61256384                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    444174720                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port    226543360                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     13102080                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                745076544                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                           4573079                       # Total snoops (count)
system.l3bus.snoopTraffic                   172952960                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples           10506451                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                 10506451    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total             10506451                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           5941202292                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                6.9                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy           320761978                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.4                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy          2320147723                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               2.7                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy          1180396678                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               1.4                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy            69870388                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.1                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst         1542                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data       165764                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data           52                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.inst            3                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data      1007206                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data          770                       # number of demand (read+write) hits
system.l3cache.demand_hits::total             1175337                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst         1542                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data       165764                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data           52                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.inst            3                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data      1007206                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data          770                       # number of overall hits
system.l3cache.overall_hits::total            1175337                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            8                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            7                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          607                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data       312747                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst           53                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data      3472077                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst           79                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data       764709                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          331                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data       103475                       # number of demand (read+write) misses
system.l3cache.demand_misses::total           4654109                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            8                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            7                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            2                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          607                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data       312747                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst           53                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data      3472077                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst           79                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data       764709                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          331                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data       103475                       # number of overall misses
system.l3cache.overall_misses::total          4654109                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     80782469                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data  75556814237                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst      5768892                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data 863779809968                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst      8374950                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data 164122604606                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     50977971                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data  24025489573                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 1127630622666                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     80782469                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data  75556814237                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst      5768892                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data 863779809968                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst      8374950                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data 164122604606                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     50977971                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data  24025489573                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 1127630622666                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            8                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            7                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst         2149                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data       478511                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst           53                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data      3472129                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst           82                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data      1771915                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          331                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data       104245                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         5829446                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            8                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            7                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst         2149                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data       478511                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst           53                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data      3472129                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst           82                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data      1771915                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          331                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data       104245                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        5829446                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.282457                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.653584                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.999985                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst     0.963415                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.431572                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.992614                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.798379                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.282457                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.653584                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.999985                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst     0.963415                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.431572                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.992614                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.798379                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 133084.792422                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 241590.852149                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 108847.018868                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 248778.990203                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 106012.025316                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 214620.992568                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 154011.996979                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 232186.417714                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 242287.110737                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 133084.792422                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 241590.852149                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 108847.018868                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 248778.990203                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 106012.025316                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 214620.992568                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 154011.996979                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 232186.417714                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 242287.110737                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks        2702390                       # number of writebacks
system.l3cache.writebacks::total              2702390                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          607                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data       312747                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst           53                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data      3472077                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst           79                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data       764709                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          331                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data       103475                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total      4654078                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          607                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data       312747                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst           53                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data      3472077                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst           79                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data       764709                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          331                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data       103475                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total      4654078                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     76739849                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data  73473925877                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst      5415912                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data 840655777148                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst      7848810                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data 159029642666                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     48773511                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data  23336346073                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 1096634469846                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     76739849                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data  73473925877                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst      5415912                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data 840655777148                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst      7848810                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data 159029642666                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     48773511                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data  23336346073                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 1096634469846                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.282457                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.653584                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.999985                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.963415                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.431572                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.992614                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.798374                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.282457                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.653584                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.999985                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.963415                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.431572                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.992614                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.798374                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 126424.792422                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 234930.873444                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 102187.018868                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 242118.990203                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 99352.025316                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 207960.992568                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 147351.996979                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 225526.417714                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 235628.726000                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 126424.792422                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 234930.873444                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 102187.018868                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 242118.990203                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 99352.025316                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 207960.992568                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 147351.996979                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 225526.417714                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 235628.726000                       # average overall mshr miss latency
system.l3cache.replacements                   4573079                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks      3171108                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total      3171108                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks      3171108                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total      3171108                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      2641268                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      2641268                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      2641268                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      2641268                       # number of WritebackClean accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data        47316                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data           52                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data       235199                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data            2                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           282569                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            2                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu2.data            3                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data        68192                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data       203707                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data          367                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data        55940                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total         328213                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data  13643020286                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data  23224211821                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data     76216040                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data  13011953833                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  49955401980                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            2                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data       115508                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data       203759                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data       235566                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data        55942                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       610782                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.590366                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.999745                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.001558                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.999964                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.537365                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 200067.754077                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 114007.922266                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 207673.133515                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 232605.538666                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 152204.214885                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        68192                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data       203707                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data          367                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data        55940                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total       328206                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data  13188861566                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data  21867523201                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data     73771820                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  12639393433                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total  47769550020                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.590366                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.999745                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.001558                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.999964                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.537354                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 193407.754077                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 107347.922266                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 201013.133515                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 225945.538666                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 145547.461107                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst         1542                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data       118448                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.inst            3                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data       772007                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data          768                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       892768                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            6                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            6                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          607                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data       244555                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst           53                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data      3268370                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst           79                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data       764342                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          331                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data        47535                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total      4325896                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     80782469                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data  61913793951                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      5768892                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data 840555598147                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      8374950                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data 164046388566                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     50977971                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data  11013535740                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 1077675220686                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst         2149                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data       363003                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data      3268370                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst           82                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data      1536349                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          331                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data        48303                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      5218664                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.282457                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.673700                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.963415                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.497505                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.984100                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.828928                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 133084.792422                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 253169.201002                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 108847.018868                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 257178.837814                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 106012.025316                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 214624.328594                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 154011.996979                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 231693.189019                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 249121.851447                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          607                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       244555                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           53                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      3268370                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst           79                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       764342                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          331                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        47535                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total      4325872                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     76739849                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  60285064311                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      5415912                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 818788253947                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      7848810                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 158955870846                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     48773511                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  10696952640                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 1048864919826                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.282457                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.673700                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.963415                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.497505                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.984100                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.828923                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 126424.792422                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 246509.228235                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 102187.018868                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 250518.837814                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 99352.025316                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 207964.328594                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 147351.996979                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 225033.189019                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 242463.235118                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            64382.825092                       # Cycle average of tags in use
system.l3cache.tags.total_refs                6987713                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              5812376                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.202213                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         13719101528970                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 64382.825092                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.982404                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.982404                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        63960                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          323                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         3468                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        32359                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        27810                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.975952                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses            192081528                       # Number of tag accesses
system.l3cache.tags.data_accesses           192081528                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   2702390.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       607.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples    312747.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples        53.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples   3472077.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples        79.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    764707.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       331.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples    103474.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000100895632                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       168864                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       168864                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5970505                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2602986                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4654078                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2702390                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4654078                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2702390                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                      12.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      74.93                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        30                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4654078                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2702390                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  230583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  224688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  217283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  222449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  232955                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  246695                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  258730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  266344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  285555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  298655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 316208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 314806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 297454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 266002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 231980                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 199284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 155712                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 117666                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  92356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  67829                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                  41676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                  25158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                  16548                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                  10669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                   6334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                   3996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                   2644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                   1617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                    984                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                    635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                    340                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                    151                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                     50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  16071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  22123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  28978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  36920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  46330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  58110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  71416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  86545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                 102998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                 119965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                 136678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 150384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                 154582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                  87724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                  76565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                  67174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                  59721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                  53238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                  47182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                  42659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                  38804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                  35535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                  32763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                  30818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                  28810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                  27537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                  26423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                  25537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                  24571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                  23781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                  23221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                  22954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                  22639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                  22229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                  22200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                  21953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                  22094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                  22027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                  22596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                  22884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                  23446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                  24062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                  25021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                  26076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                  27159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                  28852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                  31036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                  33649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                 36710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                 39444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                 41693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                 43464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                 44405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                 45058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                 44892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                 44832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                 44748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                 33536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                 21294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                 14214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                  9499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                  5994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                  3725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                  2182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                  1296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                   778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                   461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                   257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                   164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                   100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                    87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                    58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                    52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                    42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                    32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                    55                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       168864                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.561055                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.367722                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    150.108302                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       168863    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::61440-62463            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        168864                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       168864                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.003038                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.002827                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.087113                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           168600     99.84%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              106      0.06%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               99      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               34      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               21      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        168864                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               297860992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            172952960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   3481.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   2021.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   85556509848                       # Total gap between requests
system.mem_ctrls.avgGap                      11630.11                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        38848                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data     20015808                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst         3392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data    222212928                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst         5056                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data     48941248                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        21184                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      6622336                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    172949568                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 454061.953544527816                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 233948128.146936476231                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 39646.266124975249                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 2597262051.856710910797                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 59095.377808925368                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 572033532.634555578232                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 247602.152591826540                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 77402976.245579034090                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 2021463620.025796890259                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          607                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data       312747                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst           53                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data      3472077                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst           79                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data       764709                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          331                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data       103475                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      2702390                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     53988072                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data  61729566201                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst      3429040                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data 710056917494                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      4888149                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data 130289135486                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     36367288                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data  19452520947                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 6356915270458                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     88942.46                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data    197378.60                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     64698.87                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data    204504.95                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     61875.30                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data    170377.41                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst    109870.96                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data    187992.47                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2352330.81                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses          3837800                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets              21715                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                  47948                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            8                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            8                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            8                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            5                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            2                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        38848                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data     20015744                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst         3392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data    222212928                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst         5056                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data     48941376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        21184                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      6622400                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     297862912                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        38848                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst         5056                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        21184                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        69184                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    172952960                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    172952960                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            8                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          607                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data       312746                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data      3472077                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst           79                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data       764709                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          331                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data       103475                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        4654108                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      2702390                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       2702390                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         2244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         5984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         1496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         5236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         2244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         2244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         2244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         1496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       454062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    233947380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst        39646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data   2597262052                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst        59095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    572035029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       247602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data     77403724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       3481471780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         2244                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         1496                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         2244                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         2244                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       454062                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst        39646                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst        59095                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       247602                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       808634                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   2021503266                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      2021503266                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   2021503266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         2244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         5984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         1496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         5236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         2244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         2244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         2244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         1496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       454062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    233947380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst        39646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data   2597262052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst        59095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    572035029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       247602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data     77403724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      5502975046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              4654075                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             2702337                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       141397                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       144261                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       141417                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       146983                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       145369                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       145814                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       144877                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       144131                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       144222                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       148248                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       151872                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       148437                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       147353                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       145305                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       144852                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       142469                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16       144847                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17       151527                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18       145792                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19       138722                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20       138101                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21       141862                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22       140906                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23       147391                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24       150166                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25       148027                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26       141412                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27       142900                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28       148193                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29       152822                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30       145574                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31       148826                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        84230                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        84301                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        84452                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        84390                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        84682                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        83989                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        84511                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        84702                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        85232                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        85069                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        84604                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        84414                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        84401                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        84697                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        83710                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        83953                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16        84022                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17        84934                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18        84579                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19        84721                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20        83975                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21        84546                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22        84544                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23        84020                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24        84337                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25        83868                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26        83756                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27        84429                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28        84825                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29        85278                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30        85116                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31        84050                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            840217732777                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           15507377900                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       921626812677                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               180533.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          198025.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             3013643                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             504925                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            64.75                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           18.68                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      3837822                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   122.675964                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    89.415239                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   160.895175                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127      2751579     71.70%     71.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       743568     19.37%     91.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       125951      3.28%     94.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        60414      1.57%     95.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        37361      0.97%     96.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        25101      0.65%     97.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        19532      0.51%     98.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        14901      0.39%     98.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        59415      1.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      3837822                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             297860800                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          172949568                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             3481.447095                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             2021.463620                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   28.65                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               18.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite              10.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               47.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    11969280531.936007                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    15912917941.737673                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   19576509654.643150                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  10156722805.151884                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 30501859218.068169                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 72158599690.128174                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 407402317.862301                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  160683292159.522491                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1878.093326                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE        72927                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   7705950000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  77850573501                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4325895                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2702390                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1870689                       # Transaction distribution
system.membus.trans_dist::ReadExReq            328213                       # Transaction distribution
system.membus.trans_dist::ReadExResp           328213                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        4325896                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port     13881296                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total     13881296                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               13881296                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port    470815872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total    470815872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               470815872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4654109                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4654109    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4654109                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy          6672302712                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               7.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         8519736869                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.0                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups        1297929                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted       709856                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect          331                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups       365270                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits         365242                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.992334                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed         162162                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups       162188                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits       162051                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses          137                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted           27                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts        25228                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts          310                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    256282927                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     0.588247                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     1.442743                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0    199100997     77.69%     77.69% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     22435682      8.75%     86.44% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2     12179943      4.75%     91.19% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      8765092      3.42%     94.61% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      4917729      1.92%     96.53% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      2889208      1.13%     97.66% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      1806447      0.70%     98.37% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7       791380      0.31%     98.67% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8      3396449      1.33%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    256282927                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    120872231                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     150757734                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           67344931                       # Number of memory references committed
system.switch_cpus0.commit.loads             58125972                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1297356                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         122022025                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer           81308923                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls       162072                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu     25430689     16.87%     16.87% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult            0      0.00%     16.87% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     16.87% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd       546993      0.36%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu       405180      0.27%     17.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     17.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     17.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc       243108      0.16%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     31726002     21.04%     38.71% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     38.71% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp        40518      0.03%     38.73% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt       223108      0.15%     38.88% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv        60777      0.04%     38.92% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     38.92% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     24736428     16.41%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     13413572      8.90%     64.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      1601250      1.06%     65.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     44712400     29.66%     94.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite      7617709      5.05%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    150757734                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples      3396449                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles       131232752                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles    100547154                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         23875557                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles       629617                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles          1494                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved       365257                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred           21                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     150790172                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts           68                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           58136036                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses            9219944                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses              2992675                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses               506475                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles    139221944                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             120913801                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches            1297929                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       689455                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            117063463                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles           3030                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines         12304614                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          922                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    256286922                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     0.588456                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     1.937322                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0       231470448     90.32%     90.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1          881010      0.34%     90.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         1468102      0.57%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         2477966      0.97%     92.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         2815445      1.10%     93.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         1881899      0.73%     94.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         1242267      0.48%     94.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7          960673      0.37%     94.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        13089112      5.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    256286922                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.005052                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.470616                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           12304614                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   21                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads             317042                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads          10544                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation         1198                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores          1790                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache         27830                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  85556606751                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles          1494                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles       131706572                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       58133825                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         24002530                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     42442104                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     150784741                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          148                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         93859                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      16114349                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      26001713                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    144422020                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          428990462                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       146461000                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        202259143                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    144396601                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps           25361                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5424166                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               403669440                       # The number of ROB reads
system.switch_cpus0.rob.writes              301569979                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        120872231                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          150757734                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups        1026522                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted      1017148                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         3372                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups       373965                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits         373958                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.998128                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed             23                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts       156418                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts         3367                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    256896077                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     0.665956                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     1.994790                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0    219145303     85.31%     85.31% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     10901315      4.24%     89.55% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      4578923      1.78%     91.33% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      2980354      1.16%     92.49% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      1847573      0.72%     93.21% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5       888570      0.35%     93.56% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6       829324      0.32%     93.88% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7       525524      0.20%     94.08% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     15199191      5.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    256896077                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    155467601                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     171081505                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           67696853                       # Number of memory references committed
system.switch_cpus1.commit.loads             48302803                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1023337                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         147626238                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer           78160382                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls            2                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu     25026821     14.63%     14.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult            0      0.00%     14.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     14.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     14.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     14.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     14.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     14.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     14.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     14.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     14.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     14.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     14.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     14.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu        18432      0.01%     14.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     14.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     14.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     14.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     14.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     14.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     14.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     14.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     14.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     14.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     48169871     28.16%     42.80% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     42.80% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     42.80% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     42.80% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv       932349      0.54%     43.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     43.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     29237179     17.09%     60.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     60.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     60.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     12927222      7.56%     67.99% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite        64516      0.04%     68.02% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     35375581     20.68%     88.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     19329534     11.30%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    171081505                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     15199191                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         2866334                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles    232281504                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         15535745                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      6230585                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles          3984                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved       371070                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred            5                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     171262456                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts           28                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           48395087                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           19396910                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                51539                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                 2748                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles        12095                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             155796940                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches            1026522                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       373981                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            256902104                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles           7978                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         13607863                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes            6                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    256918188                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     0.667291                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     2.026338                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0       228230366     88.83%     88.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         1620068      0.63%     89.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         1203066      0.47%     89.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         1749130      0.68%     90.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         3088946      1.20%     91.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         3892202      1.51%     93.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         2355068      0.92%     94.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         2016380      0.78%     95.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        12762962      4.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    256918188                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.003995                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.606387                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           13607863                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    4                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            6072144                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads          95454                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         1262                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores         31993                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache       2646507                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  85556606751                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles          3984                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         5557578                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles      102269963                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         18960616                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles    130126011                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     171244678                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents      10451445                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      87104981                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents      37966406                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    153522974                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          520456034                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       157946261                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        283608992                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    153386472                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps          136499                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         33180383                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               412934809                       # The number of ROB reads
system.switch_cpus1.rob.writes              342497963                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        155467601                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          171081505                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       68277509                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     45328835                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      2698396                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     23847773                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       23814556                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.860712                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed        9470836                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect           13                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      8893022                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits      8807149                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses        85873                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted        18109                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts    168436697                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts      2698361                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    233143736                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     0.883142                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     2.154018                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0    183438621     78.68%     78.68% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     14012222      6.01%     84.69% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      6032201      2.59%     87.28% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      6391210      2.74%     90.02% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      4036677      1.73%     91.75% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      1801318      0.77%     92.52% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      1013099      0.43%     92.96% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      1930176      0.83%     93.79% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     14488212      6.21%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    233143736                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    119515558                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     205899074                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           52398391                       # Number of memory references committed
system.switch_cpus2.commit.loads             40971040                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          30777059                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          205655194                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls      3969973                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass       125352      0.06%      0.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    152281872     73.96%     74.02% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult       263537      0.13%     74.15% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv       829922      0.40%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     40971040     19.90%     94.45% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite     11427351      5.55%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    205899074                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     14488212                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         8491689                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles    182664447                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         55454871                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles      7598415                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles       2704341                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     22166403                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           36                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     414813034                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          189                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           64590715                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           17023473                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses               730062                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses               133541                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles      2234946                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             257278022                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           68277509                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     42092541                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            251974448                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles        5408752                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         51020993                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes           73                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    256913770                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     1.734907                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     2.881619                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0       174626072     67.97%     67.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         6643175      2.59%     70.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         5837579      2.27%     72.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3        10376092      4.04%     76.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4        10140742      3.95%     80.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         5757821      2.24%     83.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         5509218      2.14%     85.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7        10317156      4.02%     89.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        27705915     10.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    256913770                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.265747                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.001367                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           51020993                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                    6                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads           10764248                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads       33122820                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses       195322                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation         7059                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       7731494                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads         1007                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache            12                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  85556606751                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles       2704341                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        11894661                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles      154935149                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         58767558                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     28612049                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     400520869                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      1468291                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      12246298                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      21977972                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents        179065                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    417955804                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1070594966                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       597971415                       # Number of integer rename lookups
system.switch_cpus2.rename.committedMaps    217024876                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps       200930813                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         21572976                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               592991295                       # The number of ROB reads
system.switch_cpus2.rob.writes              772582039                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        119515558                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          205899074                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       59622695                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     48592512                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      3031051                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     40962142                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       40866448                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.766384                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         183910                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            9                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups       171365                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits       155337                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses        16028                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          792                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts    254631387                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          596                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      3030040                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    223482351                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     1.622771                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     2.391799                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0    110507415     49.45%     49.45% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     43649423     19.53%     68.98% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      9756523      4.37%     73.35% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3     24806738     11.10%     84.45% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      8342496      3.73%     88.18% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      4520298      2.02%     90.20% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      2170383      0.97%     91.17% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      1748455      0.78%     91.95% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     17980620      8.05%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    223482351                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    250000002                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     362660600                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           52938163                       # Number of memory references committed
system.switch_cpus3.commit.loads             36975535                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          29655698                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating           1283736                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          362659128                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls        63870                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass          752      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    300745823     82.93%     82.93% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult      8975862      2.48%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     36333667     10.02%     95.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     15320760      4.22%     99.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead       641868      0.18%     99.82% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite       641868      0.18%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    362660600                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     17980620                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles        18845835                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles    142023054                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         62268917                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     30381427                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       3309383                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     37096544                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred         1055                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     669866368                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts         2522                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           59204083                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           26339519                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                37756                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                 1735                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      3003108                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             511031158                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           59622695                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     41205695                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            250514889                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        6620836                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles           27                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles          176                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         68315573                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          203                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    256828618                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     2.932819                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.330306                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0       119716209     46.61%     46.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1        12465169      4.85%     51.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2        14895750      5.80%     57.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3        11157525      4.34%     61.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4        11813772      4.60%     66.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5        14224104      5.54%     71.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         8355167      3.25%     75.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         4611403      1.80%     76.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        59589519     23.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    256828618                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.232061                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.989015                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           68315610                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   56                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13804609202370                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            7066969                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       32442613                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         6963                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        19348                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores      21348967                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache          3568                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  85556606751                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       3309383                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        30906978                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       67811059                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         80046646                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     74754550                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     651185291                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       108712                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      40984175                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents        163148                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      28312034                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    934631666                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1670528957                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups      1132395347                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups          6539519                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    534420157                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       400211399                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts        124065376                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               819384442                       # The number of ROB reads
system.switch_cpus3.rob.writes             1267942009                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        250000002                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          362660600                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
