<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="fifo_512x72" module="FIFO_DC" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2011 09 22 11:14:05.538" version="5.4" type="Module" synthesis="synplify" source_format="VHDL">
  <Package>
		<File name="fifo_512x72.lpc" type="lpc" modified="2011 09 22 11:14:03.000"/>
		<File name="fifo_512x72.vhd" type="top_level_vhdl" modified="2011 09 22 11:14:04.000"/>
		<File name="fifo_512x72_tmpl.vhd" type="template_vhdl" modified="2011 09 22 11:14:04.000"/>
		<File name="tb_fifo_512x72_tmpl.vhd" type="testbench_vhdl" modified="2011 09 22 11:14:04.000"/>
  </Package>
</DiamondModule>
