INFO-FLOW: Workspace D:/Course/111-1AAHLS/canny_workspace/canny/solution1 opened at Sun Nov 13 19:23:58 +0800 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 6.129 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.129ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx_2022.1/Vitis_HLS/2022.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx_2022.1/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 2.299 sec.
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.412 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 2.492 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.128 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   set_clock_uncertainty 6.129 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 6.129 
Execute   source ./canny/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./canny/solution1/directives.tcl
Execute     set_directive_top -name canny canny 
INFO: [HLS 200-1510] Running: set_directive_top -name canny canny 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.179 seconds; current allocated memory: 677.309 MB.
INFO: [HLS 200-10] Analyzing design file 'canny/canny.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling canny/canny.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/Xilinx_2022.1/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang canny/canny.cpp -foptimization-record-file=D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xilinx_2022.1/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot -I D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.pp.0.cpp {-hls-platform-db-name=D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.cpp.clang.out.log 2> D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.cpp.clang.err.log 
Command       ap_eval done; 0.235 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top canny -name=canny 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr D:/Xilinx_2022.1/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.pp.0.cpp {-hls-platform-db-name=D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/clang.out.log 2> D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 2.696 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx_2022.1/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/.systemc_flag -fix-errors D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.726 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx_2022.1/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/all.directive.json -fix-errors D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.223 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec D:/Xilinx_2022.1/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.731 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/Xilinx_2022.1/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 5.382 sec.
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 5.84 sec.
Execute       ap_eval exec -ignorestderr D:/Xilinx_2022.1/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 2.643 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/Xilinx_2022.1/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot -I D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.bc {-hls-platform-db-name=D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.pp.0.cpp.clang.out.log 2> D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.pp.0.cpp.clang.err.log 
Command       ap_eval done; 3.072 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 23.504 seconds; current allocated memory: 683.500 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/a.g.ld.0.bc -args  "D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.g.bc"  
Execute         ap_eval exec -ignorestderr D:/Xilinx_2022.1/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.g.bc -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/a.g.ld.0.bc > D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/a.g.ld.1.lower.bc -args D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr D:/Xilinx_2022.1/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/a.g.ld.1.lower.bc > D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/a.g.ld.2.m1.bc -args D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Xilinx_2022.1/Vitis_HLS/2022.2/win64/lib/libhlsm_39.bc D:/Xilinx_2022.1/Vitis_HLS/2022.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr D:/Xilinx_2022.1/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Xilinx_2022.1/Vitis_HLS/2022.2/win64/lib/libhlsm_39.bc D:/Xilinx_2022.1/Vitis_HLS/2022.2/win64/lib/libhlsmc++_39.bc -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/a.g.ld.2.m1.bc > D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.539 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.541 sec.
Execute       run_link_or_opt -opt -out D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=canny -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr D:/Xilinx_2022.1/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=canny -reflow-float-conversion -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/a.g.ld.3.fpc.bc > D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.872 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.873 sec.
Execute       run_link_or_opt -out D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/a.g.ld.4.m2.bc -args D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Xilinx_2022.1/Vitis_HLS/2022.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr D:/Xilinx_2022.1/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Xilinx_2022.1/Vitis_HLS/2022.2/win64/lib/libfloatconversion_39.bc -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/a.g.ld.4.m2.bc > D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=canny 
Execute         ap_eval exec -ignorestderr D:/Xilinx_2022.1/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=canny -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/a.g.ld.5.gdce.bc > D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr D:/Xilinx_2022.1/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=canny -mllvm -hls-db-dir -mllvm D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.485 sec.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi11ELb1EEC2EDq11_i' into 'ap_int_base<11, true>::ap_int_base(int)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base(int)' into 'ap_int<11>::ap_int(int)'
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base(int)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_uint<8>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi40ELb1EEC2EDq40_i' into 'ap_int_base<40, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi40ELb1EEC2EDq40_i' into 'ap_int_base<40, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi40ELb1EEC2EDq40_i' into 'ap_int_base<40, true>::ap_int_base(int)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<40, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<32, true>::mult operator*<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<40, true>::ap_int_base(int)' into 'ap_int_base<8, false>::RType<32, true>::mult operator*<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<40, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<8, false>::RType<32, true>::mult operator*<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>::RType<($_0)32, true>::mult operator*<8, false>(ap_int_base<8, false> const&, int)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<32, true>::mult operator*<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<8, false>::RType<($_0)32, true>::mult operator*<8, false>(ap_int_base<8, false> const&, int)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi41ELb1EEC2EDq41_i' into 'ap_int_base<41, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi41ELb1EEC2EDq41_i' into 'ap_int_base<41, true>::ap_int_base<40, true>(ap_int_base<40, true> const&)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi41ELb1EEC2EDq41_i' into 'ap_int_base<41, true>::ap_int_base(int)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<41, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<40, true>::plus operator+<8, false, 40, true>(ap_int_base<8, false> const&, ap_int_base<40, true> const&)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<41, true>::ap_int_base(int)' into 'ap_int_base<8, false>::RType<40, true>::plus operator+<8, false, 40, true>(ap_int_base<8, false> const&, ap_int_base<40, true> const&)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<41, true>::ap_int_base<40, true>(ap_int_base<40, true> const&)' into 'ap_int_base<8, false>::RType<40, true>::plus operator+<8, false, 40, true>(ap_int_base<8, false> const&, ap_int_base<40, true> const&)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(int)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(int)' into 'ap_uint<3>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:711)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<3, false>::operator++(int)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:879:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>& ap_int_base<3, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<3, false>::operator++(int)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:879:5)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base(unsigned char)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:211:77)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi19ELb1EEC2EDq19_i' into 'ap_int_base<19, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi19ELb1EEC2EDq19_i' into 'ap_int_base<19, true>::ap_int_base<11, true>(ap_int_base<11, true> const&)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi19ELb1EEC2EDq19_i' into 'ap_int_base<19, true>::ap_int_base(int)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<19, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<11, true>::mult operator*<8, false, 11, true>(ap_int_base<8, false> const&, ap_int_base<11, true> const&)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<19, true>::ap_int_base(int)' into 'ap_int_base<8, false>::RType<11, true>::mult operator*<8, false, 11, true>(ap_int_base<8, false> const&, ap_int_base<11, true> const&)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<19, true>::ap_int_base<11, true>(ap_int_base<11, true> const&)' into 'ap_int_base<8, false>::RType<11, true>::mult operator*<8, false, 11, true>(ap_int_base<8, false> const&, ap_int_base<11, true> const&)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(unsigned char)' into 'ap_int_base<11, true>::RType<8, false>::mult operator*<11, true>(unsigned char, ap_int_base<11, true> const&)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1630:216)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<11, true>::mult operator*<8, false, 11, true>(ap_int_base<8, false> const&, ap_int_base<11, true> const&)' into 'ap_int_base<11, true>::RType<8, false>::mult operator*<11, true>(unsigned char, ap_int_base<11, true> const&)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1630:244)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi13ELb1EEC2EDq13_i' into 'ap_int_base<13, true>::ap_int_base(int)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base(int)' into 'ap_int<13>::ap_int(int)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi20ELb1EEC2EDq20_i' into 'ap_int_base<20, true>::ap_int_base(int)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, true>::ap_int_base(int)' into 'ap_int<20>::ap_int(int)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<19, true>::operator long long() const' into 'MergeFilter(int*, ap_int<13>*, ap_int<13>*, ap_int<20>*)' (canny/canny.cpp:110:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<8, false>::mult operator*<11, true>(unsigned char, ap_int_base<11, true> const&)' into 'MergeFilter(int*, ap_int<13>*, ap_int<13>*, ap_int<20>*)' (canny/canny.cpp:110:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<19, true>::operator long long() const' into 'MergeFilter(int*, ap_int<13>*, ap_int<13>*, ap_int<20>*)' (canny/canny.cpp:109:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<8, false>::mult operator*<11, true>(unsigned char, ap_int_base<11, true> const&)' into 'MergeFilter(int*, ap_int<13>*, ap_int<13>*, ap_int<20>*)' (canny/canny.cpp:109:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator++(int)' into 'MergeFilter(int*, ap_int<13>*, ap_int<13>*, ap_int<20>*)' (canny/canny.cpp:98:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'MergeFilter(int*, ap_int<13>*, ap_int<13>*, ap_int<20>*)' (canny/canny.cpp:99:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'MergeFilter(int*, ap_int<13>*, ap_int<13>*, ap_int<20>*)' (canny/canny.cpp:99:37)
INFO: [HLS 214-131] Inlining function 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' into 'MergeFilter(int*, ap_int<13>*, ap_int<13>*, ap_int<20>*)' (canny/canny.cpp:98:46)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator++(int)' into 'MergeFilter(int*, ap_int<13>*, ap_int<13>*, ap_int<20>*)' (canny/canny.cpp:93:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'MergeFilter(int*, ap_int<13>*, ap_int<13>*, ap_int<20>*)' (canny/canny.cpp:95:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'MergeFilter(int*, ap_int<13>*, ap_int<13>*, ap_int<20>*)' (canny/canny.cpp:95:37)
INFO: [HLS 214-131] Inlining function 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' into 'MergeFilter(int*, ap_int<13>*, ap_int<13>*, ap_int<20>*)' (canny/canny.cpp:93:46)
INFO: [HLS 214-131] Inlining function 'ap_int_base<41, true>::operator long long() const' into 'MergeFilter(int*, ap_int<13>*, ap_int<13>*, ap_int<20>*)' (canny/canny.cpp:91:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<40, true>::plus operator+<8, false, 40, true>(ap_int_base<8, false> const&, ap_int_base<40, true> const&)' into 'MergeFilter(int*, ap_int<13>*, ap_int<13>*, ap_int<20>*)' (canny/canny.cpp:91:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<($_0)32, true>::mult operator*<8, false>(ap_int_base<8, false> const&, int)' into 'MergeFilter(int*, ap_int<13>*, ap_int<13>*, ap_int<20>*)' (canny/canny.cpp:91:41)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi20ELb1EEC2EDq20_i' into 'ap_int_base<20, true>::ap_int_base<13, true>(ap_int_base<13, true> const&)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, true>::ap_int_base<13, true>(ap_int_base<13, true> const&)' into 'ap_int<20>::ap_int<13>(ap_int<13> const&)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi26ELb1EEC2EDq26_i' into 'ap_int_base<26, true>::ap_int_base<13, true>(ap_int_base<13, true> const&)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi26ELb1EEC2EDq26_i' into 'ap_int_base<26, true>::ap_int_base(int)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<26, true>::ap_int_base<13, true>(ap_int_base<13, true> const&)' into 'ap_int_base<13, true>::RType<13, true>::mult operator*<13, true, 13, true>(ap_int_base<13, true> const&, ap_int_base<13, true> const&)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<26, true>::ap_int_base(int)' into 'ap_int_base<13, true>::RType<13, true>::mult operator*<13, true, 13, true>(ap_int_base<13, true> const&, ap_int_base<13, true> const&)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<26, true>::ap_int_base<13, true>(ap_int_base<13, true> const&)' into 'ap_int_base<13, true>::RType<13, true>::mult operator*<13, true, 13, true>(ap_int_base<13, true> const&, ap_int_base<13, true> const&)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi40ELb1EEC2EDq40_i' into 'ap_int_base<40, true>::ap_int_base<20, true>(ap_int_base<20, true> const&)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<40, true>::ap_int_base<20, true>(ap_int_base<20, true> const&)' into 'ap_int_base<20, true>::RType<20, true>::mult operator*<20, true, 20, true>(ap_int_base<20, true> const&, ap_int_base<20, true> const&)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<40, true>::ap_int_base(int)' into 'ap_int_base<20, true>::RType<20, true>::mult operator*<20, true, 20, true>(ap_int_base<20, true> const&, ap_int_base<20, true> const&)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<40, true>::ap_int_base<20, true>(ap_int_base<20, true> const&)' into 'ap_int_base<20, true>::RType<20, true>::mult operator*<20, true, 20, true>(ap_int_base<20, true> const&, ap_int_base<20, true> const&)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi41ELb1EEC2EDq41_i' into 'ap_int_base<41, true>::ap_int_base<26, true>(ap_int_base<26, true> const&)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<41, true>::ap_int_base<26, true>(ap_int_base<26, true> const&)' into 'ap_int_base<26, true>::RType<40, true>::plus operator+<26, true, 40, true>(ap_int_base<26, true> const&, ap_int_base<40, true> const&)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<41, true>::ap_int_base(int)' into 'ap_int_base<26, true>::RType<40, true>::plus operator+<26, true, 40, true>(ap_int_base<26, true> const&, ap_int_base<40, true> const&)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<41, true>::ap_int_base<40, true>(ap_int_base<40, true> const&)' into 'ap_int_base<26, true>::RType<40, true>::plus operator+<26, true, 40, true>(ap_int_base<26, true> const&, ap_int_base<40, true> const&)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi26ELb1EEC2EDq26_i' into 'ap_int_base<26, true>::ap_int_base<41, true>(ap_int_base<41, true> const&)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<26, true>::ap_int_base<41, true>(ap_int_base<41, true> const&)' into 'ap_int<26>::ap_int<41>(ap_int<41> const&)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<20, true>(ap_int_base<20, true> const&)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<13, true>(ap_int_base<13, true> const&)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<20, true>(ap_int_base<20, true> const&)' into 'ap_int_base<20, true>::RType<13, true>::mult operator*<20, true, 13, true>(ap_int_base<20, true> const&, ap_int_base<13, true> const&)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<20, true>::RType<13, true>::mult operator*<20, true, 13, true>(ap_int_base<20, true> const&, ap_int_base<13, true> const&)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<13, true>(ap_int_base<13, true> const&)' into 'ap_int_base<20, true>::RType<13, true>::mult operator*<20, true, 13, true>(ap_int_base<20, true> const&, ap_int_base<13, true> const&)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base<33, true>(ap_int_base<33, true> const&)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base<33, true>(ap_int_base<33, true> const&)' into 'ap_int<32>::ap_int<33>(ap_int<33> const&)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi58ELb1EEC2EDq58_i' into 'ap_int_base<58, true>::ap_int_base<26, true>(ap_int_base<26, true> const&)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi58ELb1EEC2EDq58_i' into 'ap_int_base<58, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi58ELb1EEC2EDq58_i' into 'ap_int_base<58, true>::ap_int_base(int)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<58, true>::ap_int_base<26, true>(ap_int_base<26, true> const&)' into 'ap_int_base<26, true>::RType<32, true>::mult operator*<26, true, 32, true>(ap_int_base<26, true> const&, ap_int_base<32, true> const&)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<58, true>::ap_int_base(int)' into 'ap_int_base<26, true>::RType<32, true>::mult operator*<26, true, 32, true>(ap_int_base<26, true> const&, ap_int_base<32, true> const&)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<58, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<26, true>::RType<32, true>::mult operator*<26, true, 32, true>(ap_int_base<26, true> const&, ap_int_base<32, true> const&)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<26, true>::RType<($_0)32, true>::mult operator*<26, true>(ap_int_base<26, true> const&, int)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<26, true>::RType<32, true>::mult operator*<26, true, 32, true>(ap_int_base<26, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<26, true>::RType<($_0)32, true>::mult operator*<26, true>(ap_int_base<26, true> const&, int)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:481)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base<58, true>(ap_int_base<58, true> const&)' (D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base<58, true>(ap_int_base<58, true> const&)' into 'ap_int<32>::ap_int<58>(ap_int<58> const&)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<26, true>::RType<($_0)32, true>::mult operator*<26, true>(ap_int_base<26, true> const&, int)' into 'ConvertXY(ap_int<13>*, ap_int<13>*, ap_int<20>*, ap_int<26>*, ap_int<32>*, ap_int<32>*, ap_int<32>*)' (canny/canny.cpp:149:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::RType<13, true>::mult operator*<13, true, 13, true>(ap_int_base<13, true> const&, ap_int_base<13, true> const&)' into 'ConvertXY(ap_int<13>*, ap_int<13>*, ap_int<20>*, ap_int<26>*, ap_int<32>*, ap_int<32>*, ap_int<32>*)' (canny/canny.cpp:149:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<26, true>::RType<($_0)32, true>::mult operator*<26, true>(ap_int_base<26, true> const&, int)' into 'ConvertXY(ap_int<13>*, ap_int<13>*, ap_int<20>*, ap_int<26>*, ap_int<32>*, ap_int<32>*, ap_int<32>*)' (canny/canny.cpp:148:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::RType<13, true>::mult operator*<13, true, 13, true>(ap_int_base<13, true> const&, ap_int_base<13, true> const&)' into 'ConvertXY(ap_int<13>*, ap_int<13>*, ap_int<20>*, ap_int<26>*, ap_int<32>*, ap_int<32>*, ap_int<32>*)' (canny/canny.cpp:148:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, true>::RType<13, true>::mult operator*<20, true, 13, true>(ap_int_base<20, true> const&, ap_int_base<13, true> const&)' into 'ConvertXY(ap_int<13>*, ap_int<13>*, ap_int<20>*, ap_int<26>*, ap_int<32>*, ap_int<32>*, ap_int<32>*)' (canny/canny.cpp:147:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<26, true>::RType<40, true>::plus operator+<26, true, 40, true>(ap_int_base<26, true> const&, ap_int_base<40, true> const&)' into 'ConvertXY(ap_int<13>*, ap_int<13>*, ap_int<20>*, ap_int<26>*, ap_int<32>*, ap_int<32>*, ap_int<32>*)' (canny/canny.cpp:146:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, true>::RType<20, true>::mult operator*<20, true, 20, true>(ap_int_base<20, true> const&, ap_int_base<20, true> const&)' into 'ConvertXY(ap_int<13>*, ap_int<13>*, ap_int<20>*, ap_int<26>*, ap_int<32>*, ap_int<32>*, ap_int<32>*)' (canny/canny.cpp:146:52)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::RType<13, true>::mult operator*<13, true, 13, true>(ap_int_base<13, true> const&, ap_int_base<13, true> const&)' into 'ConvertXY(ap_int<13>*, ap_int<13>*, ap_int<20>*, ap_int<26>*, ap_int<32>*, ap_int<32>*, ap_int<32>*)' (canny/canny.cpp:146:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<26, true>::operator long long() const' into 'NonMaximumSuppression(ap_int<26>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, int, int*)' (canny/canny.cpp:203:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'NonMaximumSuppression(ap_int<26>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, int, int*)' (canny/canny.cpp:206:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'NonMaximumSuppression(ap_int<26>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, int, int*)' (canny/canny.cpp:205:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'NonMaximumSuppression(ap_int<26>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, int, int*)' (canny/canny.cpp:204:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_195_2' is marked as complete unroll implied by the pipeline pragma (canny/canny.cpp:195:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_207_3' is marked as complete unroll implied by the pipeline pragma (canny/canny.cpp:207:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_208_4' is marked as complete unroll implied by the pipeline pragma (canny/canny.cpp:208:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_215_5' is marked as complete unroll implied by the pipeline pragma (canny/canny.cpp:215:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_70_2' is marked as complete unroll implied by the pipeline pragma (canny/canny.cpp:70:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_93_3' is marked as complete unroll implied by the pipeline pragma (canny/canny.cpp:93:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_94_4' is marked as complete unroll implied by the pipeline pragma (canny/canny.cpp:94:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_98_5' is marked as complete unroll implied by the pipeline pragma (canny/canny.cpp:98:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_107_6' is marked as complete unroll implied by the pipeline pragma (canny/canny.cpp:107:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_108_7' is marked as complete unroll implied by the pipeline pragma (canny/canny.cpp:108:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_195_2' (canny/canny.cpp:195:20) in function 'NonMaximumSuppression' completely with a factor of 2 (canny/canny.cpp:154:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_207_3' (canny/canny.cpp:207:21) in function 'NonMaximumSuppression' completely with a factor of 3 (canny/canny.cpp:154:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_208_4' (canny/canny.cpp:208:22) in function 'NonMaximumSuppression' completely with a factor of 2 (canny/canny.cpp:154:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_215_5' (canny/canny.cpp:215:21) in function 'NonMaximumSuppression' completely with a factor of 3 (canny/canny.cpp:154:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_70_2' (canny/canny.cpp:70:19) in function 'MergeFilter' completely with a factor of 4 (canny/canny.cpp:36:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_3' (canny/canny.cpp:93:20) in function 'MergeFilter' completely with a factor of 5 (canny/canny.cpp:36:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_4' (canny/canny.cpp:94:21) in function 'MergeFilter' completely with a factor of 4 (canny/canny.cpp:36:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_5' (canny/canny.cpp:98:20) in function 'MergeFilter' completely with a factor of 5 (canny/canny.cpp:36:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_6' (canny/canny.cpp:107:21) in function 'MergeFilter' completely with a factor of 5 (canny/canny.cpp:36:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_108_7' (canny/canny.cpp:108:22) in function 'MergeFilter' completely with a factor of 5 (canny/canny.cpp:36:0)
INFO: [HLS 214-248] Applying array_reshape to 'LineBuff': Complete reshaping on dimension 1. (canny/canny.cpp:40:10)
INFO: [HLS 214-248] Applying array_reshape to 'LineBuff_mag': Complete reshaping on dimension 1. (canny/canny.cpp:161:6)
INFO: [HLS 214-248] Applying array_reshape to 'LineBuff_tan_y': Complete reshaping on dimension 1. (canny/canny.cpp:163:6)
INFO: [HLS 214-248] Applying array_reshape to 'LineBuff_tan_x_225': Complete reshaping on dimension 1. (canny/canny.cpp:165:6)
INFO: [HLS 214-248] Applying array_reshape to 'LineBuff_tan_x_675': Complete reshaping on dimension 1. (canny/canny.cpp:167:6)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'x_sobel'
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'y_sobel'
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'y_sobel_7'
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'magnitude'
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'tangent_y'
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'tangent_x_225'
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'tangent_x_675'
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.954 seconds; current allocated memory: 684.953 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 684.953 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top canny -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/a.g.0.bc -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 700.906 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/a.g.1.bc -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/a.g.2.prechk.bc -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 714.836 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/a.g.1.bc to D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/a.o.1.bc -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-712] Applying dataflow to function 'canny' (canny/canny.cpp:14), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'MergeFilter'
	 'ConvertXY'
	 'NonMaximumSuppression'.
Command         transform done; 0.121 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/a.o.1.tmp.bc -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (canny/canny.cpp:194:9) to (canny/canny.cpp:261:14) in function 'NonMaximumSuppression'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (canny/canny.cpp:69:9) to (canny/canny.cpp:117:14) in function 'MergeFilter'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'MergeFilter' (canny/canny.cpp:40:22)...46 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 750.695 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/a.o.2.bc -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'LineBuff_mag' (canny/canny.cpp:203:26)
INFO: [HLS 200-472] Inferring partial write operation for 'LineBuff_tan_y' (canny/canny.cpp:204:28)
INFO: [HLS 200-472] Inferring partial write operation for 'LineBuff_tan_x_225' (canny/canny.cpp:205:32)
INFO: [HLS 200-472] Inferring partial write operation for 'LineBuff_tan_x_675' (canny/canny.cpp:206:32)
INFO: [HLS 200-472] Inferring partial write operation for 'LineBuff' (canny/canny.cpp:91:22)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuff_mag' (canny/canny.cpp:161).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'LineBuff_mag' (canny/canny.cpp:161).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuff_tan_y' (canny/canny.cpp:163).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'LineBuff_tan_y' (canny/canny.cpp:163).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuff_tan_x_225' (canny/canny.cpp:165).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'LineBuff_tan_x_225' (canny/canny.cpp:165).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuff_tan_x_675' (canny/canny.cpp:167).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'LineBuff_tan_x_675' (canny/canny.cpp:167).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuff' (canny/canny.cpp:40).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'LineBuff' (canny/canny.cpp:40).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuff_mag' (canny/canny.cpp:161).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'LineBuff_mag' (canny/canny.cpp:161).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuff_tan_y' (canny/canny.cpp:163).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'LineBuff_tan_y' (canny/canny.cpp:163).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuff_tan_x_225' (canny/canny.cpp:165).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'LineBuff_tan_x_225' (canny/canny.cpp:165).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuff_tan_x_675' (canny/canny.cpp:167).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'LineBuff_tan_x_675' (canny/canny.cpp:167).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuff' (canny/canny.cpp:40).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'LineBuff' (canny/canny.cpp:40).
Command         transform done; 0.235 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 792.641 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.621 sec.
Command     elaborate done; 29.099 sec.
Execute     ap_eval exec zip -j D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'canny' ...
Execute       ap_set_top_model canny 
Execute       get_model_list canny -filter all-wo-channel -topdown 
Execute       preproc_iomode -model canny 
Execute       preproc_iomode -model NonMaximumSuppression 
Execute       preproc_iomode -model NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1 
Execute       preproc_iomode -model ConvertXY 
Execute       preproc_iomode -model MergeFilter 
Execute       preproc_iomode -model entry_proc 
Execute       get_model_list canny -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc MergeFilter ConvertXY NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1 NonMaximumSuppression canny
INFO-FLOW: Configuring Module : entry_proc ...
Execute       set_default_model entry_proc 
Execute       apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : MergeFilter ...
Execute       set_default_model MergeFilter 
Execute       apply_spec_resource_limit MergeFilter 
INFO-FLOW: Configuring Module : ConvertXY ...
Execute       set_default_model ConvertXY 
Execute       apply_spec_resource_limit ConvertXY 
INFO-FLOW: Configuring Module : NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1 ...
Execute       set_default_model NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1 
Execute       apply_spec_resource_limit NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1 
INFO-FLOW: Configuring Module : NonMaximumSuppression ...
Execute       set_default_model NonMaximumSuppression 
Execute       apply_spec_resource_limit NonMaximumSuppression 
INFO-FLOW: Configuring Module : canny ...
Execute       set_default_model canny 
Execute       apply_spec_resource_limit canny 
INFO-FLOW: Model list for preprocess: entry_proc MergeFilter ConvertXY NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1 NonMaximumSuppression canny
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute       set_default_model entry_proc 
Execute       cdfg_preprocess -model entry_proc 
Execute       rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: MergeFilter ...
Execute       set_default_model MergeFilter 
Execute       cdfg_preprocess -model MergeFilter 
Execute       rtl_gen_preprocess MergeFilter 
INFO-FLOW: Preprocessing Module: ConvertXY ...
Execute       set_default_model ConvertXY 
Execute       cdfg_preprocess -model ConvertXY 
Execute       rtl_gen_preprocess ConvertXY 
INFO-FLOW: Preprocessing Module: NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1 ...
Execute       set_default_model NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1 
Execute       cdfg_preprocess -model NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1 
Execute       rtl_gen_preprocess NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1 
INFO-FLOW: Preprocessing Module: NonMaximumSuppression ...
Execute       set_default_model NonMaximumSuppression 
Execute       cdfg_preprocess -model NonMaximumSuppression 
Execute       rtl_gen_preprocess NonMaximumSuppression 
INFO-FLOW: Preprocessing Module: canny ...
Execute       set_default_model canny 
Execute       cdfg_preprocess -model canny 
Execute       rtl_gen_preprocess canny 
INFO-FLOW: Model list for synthesis: entry_proc MergeFilter ConvertXY NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1 NonMaximumSuppression canny
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model entry_proc 
Execute       schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 796.152 MB.
Execute       syn_report -verbosereport -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute       set_default_model entry_proc 
Execute       bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 797.387 MB.
Execute       syn_report -verbosereport -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MergeFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model MergeFilter 
Execute       schedule -model MergeFilter 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_13) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.255 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 801.391 MB.
Execute       syn_report -verbosereport -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/MergeFilter.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/MergeFilter.sched.adb -f 
INFO-FLOW: Finish scheduling MergeFilter.
Execute       set_default_model MergeFilter 
Execute       bind -model MergeFilter 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 801.773 MB.
Execute       syn_report -verbosereport -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/MergeFilter.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.172 sec.
Execute       db_write -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/MergeFilter.bind.adb -f 
INFO-FLOW: Finish binding MergeFilter.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvertXY' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ConvertXY 
Execute       schedule -model ConvertXY 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln149) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln148) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_141_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 802.242 MB.
Execute       syn_report -verbosereport -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/ConvertXY.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/ConvertXY.sched.adb -f 
INFO-FLOW: Finish scheduling ConvertXY.
Execute       set_default_model ConvertXY 
Execute       bind -model ConvertXY 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 802.473 MB.
Execute       syn_report -verbosereport -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/ConvertXY.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/ConvertXY.bind.adb -f 
INFO-FLOW: Finish binding ConvertXY.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1 
Execute       schedule -model NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_193_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_193_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 803.805 MB.
Execute       syn_report -verbosereport -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1.sched.adb -f 
INFO-FLOW: Finish scheduling NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1.
Execute       set_default_model NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1 
Execute       bind -model NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 804.047 MB.
Execute       syn_report -verbosereport -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.168 sec.
Execute       db_write -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1.bind.adb -f 
INFO-FLOW: Finish binding NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'NonMaximumSuppression' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model NonMaximumSuppression 
Execute       schedule -model NonMaximumSuppression 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 804.184 MB.
Execute       syn_report -verbosereport -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/NonMaximumSuppression.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/NonMaximumSuppression.sched.adb -f 
INFO-FLOW: Finish scheduling NonMaximumSuppression.
Execute       set_default_model NonMaximumSuppression 
Execute       bind -model NonMaximumSuppression 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 804.312 MB.
Execute       syn_report -verbosereport -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/NonMaximumSuppression.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.14 sec.
Execute       db_write -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/NonMaximumSuppression.bind.adb -f 
INFO-FLOW: Finish binding NonMaximumSuppression.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'canny' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model canny 
Execute       schedule -model canny 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 804.520 MB.
Execute       syn_report -verbosereport -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.sched.adb -f 
INFO-FLOW: Finish scheduling canny.
Execute       set_default_model canny 
Execute       bind -model canny 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.112 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 804.766 MB.
Execute       syn_report -verbosereport -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.245 sec.
Execute       db_write -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.bind.adb -f 
INFO-FLOW: Finish binding canny.
Execute       get_model_list canny -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess entry_proc 
Execute       rtl_gen_preprocess MergeFilter 
Execute       rtl_gen_preprocess ConvertXY 
Execute       rtl_gen_preprocess NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1 
Execute       rtl_gen_preprocess NonMaximumSuppression 
Execute       rtl_gen_preprocess canny 
INFO-FLOW: Model list for RTL generation: entry_proc MergeFilter ConvertXY NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1 NonMaximumSuppression canny
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model entry_proc -top_prefix canny_ -sub_prefix canny_ -mg_file D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 805.918 MB.
Execute       source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.rtl_wrap.cfg.tcl 
Execute       gen_rtl entry_proc -style xilinx -f -lang vhdl -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/syn/vhdl/canny_entry_proc 
Execute       gen_rtl entry_proc -style xilinx -f -lang vlog -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/syn/verilog/canny_entry_proc 
Execute       syn_report -csynth -model entry_proc -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/syn/report/entry_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model entry_proc -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/syn/report/entry_proc_csynth.xml 
Execute       syn_report -verbosereport -model entry_proc -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/entry_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.336 sec.
Execute       db_write -model entry_proc -f -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/entry_proc.adb 
Execute       db_write -model entry_proc -bindview -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info entry_proc -p D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MergeFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model MergeFilter -top_prefix canny_ -sub_prefix canny_ -mg_file D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/MergeFilter.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MergeFilter' pipeline 'VITIS_LOOP_68_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_10ns_18s_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_10ns_19ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_10s_17s_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_10s_18ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_10s_18s_19_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_10s_19s_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_11s_19s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_7ns_15ns_16_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_7ns_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_7ns_16ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_7ns_17ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_7ns_17ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8s_16s_17_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_9ns_17ns_18_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_9ns_17s_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_9ns_18ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_9ns_18ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_3_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10s_18_3_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_15_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8s_16_3_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_8ns_11s_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MergeFilter'.
INFO: [RTMG 210-278] Implementing memory 'canny_MergeFilter_LineBuff_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.515 seconds; current allocated memory: 810.961 MB.
Execute       source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.rtl_wrap.cfg.tcl 
Execute       gen_rtl MergeFilter -style xilinx -f -lang vhdl -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/syn/vhdl/canny_MergeFilter 
Execute       gen_rtl MergeFilter -style xilinx -f -lang vlog -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/syn/verilog/canny_MergeFilter 
Execute       syn_report -csynth -model MergeFilter -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/syn/report/MergeFilter_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.107 sec.
Execute       syn_report -rtlxml -model MergeFilter -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/syn/report/MergeFilter_csynth.xml 
Execute       syn_report -verbosereport -model MergeFilter -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/MergeFilter.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.224 sec.
Execute       db_write -model MergeFilter -f -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/MergeFilter.adb 
Execute       db_write -model MergeFilter -bindview -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info MergeFilter -p D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/MergeFilter 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvertXY' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ConvertXY -top_prefix canny_ -sub_prefix canny_ -mg_file D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/ConvertXY.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ConvertXY' pipeline 'VITIS_LOOP_141_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_13s_26s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_13s_13s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_20s_13s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_26s_6ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_26s_9ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvertXY'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.688 seconds; current allocated memory: 816.508 MB.
Execute       source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.rtl_wrap.cfg.tcl 
Execute       gen_rtl ConvertXY -style xilinx -f -lang vhdl -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/syn/vhdl/canny_ConvertXY 
Execute       gen_rtl ConvertXY -style xilinx -f -lang vlog -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/syn/verilog/canny_ConvertXY 
Execute       syn_report -csynth -model ConvertXY -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/syn/report/ConvertXY_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model ConvertXY -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/syn/report/ConvertXY_csynth.xml 
Execute       syn_report -verbosereport -model ConvertXY -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/ConvertXY.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model ConvertXY -f -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/ConvertXY.adb 
Execute       db_write -model ConvertXY -bindview -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ConvertXY -p D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/ConvertXY 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1 -top_prefix canny_ -sub_prefix canny_ -mg_file D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1' pipeline 'VITIS_LOOP_193_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 817.965 MB.
Execute       source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.rtl_wrap.cfg.tcl 
Execute       gen_rtl NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1 -style xilinx -f -lang vhdl -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/syn/vhdl/canny_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1 
Execute       gen_rtl NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1 -style xilinx -f -lang vlog -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/syn/verilog/canny_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1 
Execute       syn_report -csynth -model NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1 -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/syn/report/NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.104 sec.
Execute       syn_report -rtlxml -model NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1 -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/syn/report/NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_csynth.xml 
Execute       syn_report -verbosereport -model NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1 -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.209 sec.
Execute       db_write -model NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1 -f -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1.adb 
Execute       db_write -model NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1 -bindview -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1 -p D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'NonMaximumSuppression' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model NonMaximumSuppression -top_prefix canny_ -sub_prefix canny_ -mg_file D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/NonMaximumSuppression.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'NonMaximumSuppression'.
INFO: [RTMG 210-278] Implementing memory 'canny_NonMaximumSuppression_LineBuff_mag_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'canny_NonMaximumSuppression_LineBuff_tan_y_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.558 seconds; current allocated memory: 821.371 MB.
Execute       source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.rtl_wrap.cfg.tcl 
Execute       gen_rtl NonMaximumSuppression -style xilinx -f -lang vhdl -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/syn/vhdl/canny_NonMaximumSuppression 
Execute       gen_rtl NonMaximumSuppression -style xilinx -f -lang vlog -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/syn/verilog/canny_NonMaximumSuppression 
Execute       syn_report -csynth -model NonMaximumSuppression -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/syn/report/NonMaximumSuppression_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model NonMaximumSuppression -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/syn/report/NonMaximumSuppression_csynth.xml 
Execute       syn_report -verbosereport -model NonMaximumSuppression -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/NonMaximumSuppression.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.141 sec.
Execute       db_write -model NonMaximumSuppression -f -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/NonMaximumSuppression.adb 
Execute       db_write -model NonMaximumSuppression -bindview -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info NonMaximumSuppression -p D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/NonMaximumSuppression 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'canny' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model canny -top_prefix  -sub_prefix canny_ -mg_file D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'canny/src' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'canny/dst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'canny/upperThresh' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'canny/lowerThresh' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'canny' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'canny'.
INFO: [RTMG 210-285] Implementing FIFO 'upperThresh_c_U(canny_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'lowerThresh_c_U(canny_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_sobel_V_U(canny_fifo_w13_d16384_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'y_sobel_V_U(canny_fifo_w13_d16384_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'y_sobel_7_V_U(canny_fifo_w20_d21846_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'magnitude_V_U(canny_fifo_w26_d16384_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'tangent_y_V_U(canny_fifo_w32_d16384_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'tangent_x_225_V_U(canny_fifo_w32_d16384_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'tangent_x_675_V_U(canny_fifo_w32_d16384_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_NonMaximumSuppression_U0_U(canny_start_for_NonMaximumSuppression_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ConvertXY_U0_U(canny_start_for_ConvertXY_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 822.645 MB.
Execute       source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.rtl_wrap.cfg.tcl 
Execute       gen_rtl canny -istop -style xilinx -f -lang vhdl -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/syn/vhdl/canny 
Execute       gen_rtl canny -istop -style xilinx -f -lang vlog -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/syn/verilog/canny 
Execute       syn_report -csynth -model canny -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/syn/report/canny_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model canny -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/syn/report/canny_csynth.xml 
Execute       syn_report -verbosereport -model canny -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.253 sec.
Execute       db_write -model canny -f -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.adb 
Execute       db_write -model canny -bindview -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info canny -p D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny 
Execute       export_constraint_db -f -tool general -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.constraint.tcl 
Execute       syn_report -designview -model canny -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.design.xml 
Command       syn_report done; 0.237 sec.
Execute       syn_report -csynthDesign -model canny -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -wcfg -model canny -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model canny -o D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.protoinst 
Execute       sc_get_clocks canny 
Execute       sc_get_portdomain canny 
INFO-FLOW: Model list for RTL component generation: entry_proc MergeFilter ConvertXY NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1 NonMaximumSuppression canny
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute       source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [MergeFilter] ... 
Execute       source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/MergeFilter.compgen.tcl 
INFO-FLOW: Found component canny_mul_8ns_8s_16_3_1.
INFO-FLOW: Append model canny_mul_8ns_8s_16_3_1
INFO-FLOW: Found component canny_mul_8ns_10ns_17_3_1.
INFO-FLOW: Append model canny_mul_8ns_10ns_17_3_1
INFO-FLOW: Found component canny_mul_8ns_10s_18_3_1.
INFO-FLOW: Append model canny_mul_8ns_10s_18_3_1
INFO-FLOW: Found component canny_mul_8ns_8ns_15_3_1.
INFO-FLOW: Append model canny_mul_8ns_8ns_15_3_1
INFO-FLOW: Found component canny_mac_muladd_8ns_7ns_16ns_16_4_1.
INFO-FLOW: Append model canny_mac_muladd_8ns_7ns_16ns_16_4_1
INFO-FLOW: Found component canny_mac_muladd_8ns_9ns_17ns_18_4_1.
INFO-FLOW: Append model canny_mac_muladd_8ns_9ns_17ns_18_4_1
INFO-FLOW: Found component canny_mac_muladd_8ns_8s_16s_17_4_1.
INFO-FLOW: Append model canny_mac_muladd_8ns_8s_16s_17_4_1
INFO-FLOW: Found component canny_mac_muladd_8ns_7ns_17ns_17_4_1.
INFO-FLOW: Append model canny_mac_muladd_8ns_7ns_17ns_17_4_1
INFO-FLOW: Found component canny_mac_muladd_8ns_9ns_18ns_19_4_1.
INFO-FLOW: Append model canny_mac_muladd_8ns_9ns_18ns_19_4_1
INFO-FLOW: Found component canny_mac_muladd_8ns_10s_18s_19_4_1.
INFO-FLOW: Append model canny_mac_muladd_8ns_10s_18s_19_4_1
INFO-FLOW: Found component canny_mul_mul_8ns_11s_19_4_1.
INFO-FLOW: Append model canny_mul_mul_8ns_11s_19_4_1
INFO-FLOW: Found component canny_mac_muladd_8ns_9ns_18ns_18_4_1.
INFO-FLOW: Append model canny_mac_muladd_8ns_9ns_18ns_18_4_1
INFO-FLOW: Found component canny_mac_muladd_8ns_7ns_17ns_18_4_1.
INFO-FLOW: Append model canny_mac_muladd_8ns_7ns_17ns_18_4_1
INFO-FLOW: Found component canny_mac_muladd_8ns_10ns_19ns_20_4_1.
INFO-FLOW: Append model canny_mac_muladd_8ns_10ns_19ns_20_4_1
INFO-FLOW: Found component canny_mac_muladd_8ns_7ns_15ns_16_4_1.
INFO-FLOW: Append model canny_mac_muladd_8ns_7ns_15ns_16_4_1
INFO-FLOW: Found component canny_mac_muladd_8ns_10s_19s_19_4_1.
INFO-FLOW: Append model canny_mac_muladd_8ns_10s_19s_19_4_1
INFO-FLOW: Found component canny_mac_muladd_8ns_11s_19s_20_4_1.
INFO-FLOW: Append model canny_mac_muladd_8ns_11s_19s_20_4_1
INFO-FLOW: Found component canny_mac_muladd_8ns_10ns_18s_19_4_1.
INFO-FLOW: Append model canny_mac_muladd_8ns_10ns_18s_19_4_1
INFO-FLOW: Found component canny_mac_muladd_8ns_10s_17s_19_4_1.
INFO-FLOW: Append model canny_mac_muladd_8ns_10s_17s_19_4_1
INFO-FLOW: Found component canny_mac_muladd_8ns_10s_18ns_19_4_1.
INFO-FLOW: Append model canny_mac_muladd_8ns_10s_18ns_19_4_1
INFO-FLOW: Found component canny_mac_muladd_8ns_7ns_16ns_17_4_1.
INFO-FLOW: Append model canny_mac_muladd_8ns_7ns_16ns_17_4_1
INFO-FLOW: Found component canny_mac_muladd_8ns_9ns_17s_18_4_1.
INFO-FLOW: Append model canny_mac_muladd_8ns_9ns_17s_18_4_1
INFO-FLOW: Found component canny_MergeFilter_LineBuff_RAM_AUTO_1R1W.
INFO-FLOW: Append model canny_MergeFilter_LineBuff_RAM_AUTO_1R1W
INFO-FLOW: Found component canny_flow_control_loop_pipe.
INFO-FLOW: Append model canny_flow_control_loop_pipe
INFO-FLOW: Handling components in module [ConvertXY] ... 
Execute       source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/ConvertXY.compgen.tcl 
INFO-FLOW: Found component canny_mul_mul_13s_13s_26_4_1.
INFO-FLOW: Append model canny_mul_mul_13s_13s_26_4_1
INFO-FLOW: Found component canny_mul_mul_20s_13s_32_4_1.
INFO-FLOW: Append model canny_mul_mul_20s_13s_32_4_1
INFO-FLOW: Found component canny_mac_muladd_13s_13s_26s_26_4_1.
INFO-FLOW: Append model canny_mac_muladd_13s_13s_26s_26_4_1
INFO-FLOW: Found component canny_mul_mul_26s_6ns_32_4_1.
INFO-FLOW: Append model canny_mul_mul_26s_6ns_32_4_1
INFO-FLOW: Found component canny_mul_mul_26s_9ns_32_4_1.
INFO-FLOW: Append model canny_mul_mul_26s_9ns_32_4_1
INFO-FLOW: Found component canny_flow_control_loop_pipe.
INFO-FLOW: Append model canny_flow_control_loop_pipe
INFO-FLOW: Handling components in module [NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1] ... 
Execute       source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1.compgen.tcl 
INFO-FLOW: Found component canny_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model canny_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [NonMaximumSuppression] ... 
Execute       source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/NonMaximumSuppression.compgen.tcl 
INFO-FLOW: Found component canny_mul_32s_32s_32_5_1.
INFO-FLOW: Append model canny_mul_32s_32s_32_5_1
INFO-FLOW: Found component canny_NonMaximumSuppression_LineBuff_mag_RAM_AUTO_1R1W.
INFO-FLOW: Append model canny_NonMaximumSuppression_LineBuff_mag_RAM_AUTO_1R1W
INFO-FLOW: Found component canny_NonMaximumSuppression_LineBuff_tan_y_RAM_AUTO_1R1W.
INFO-FLOW: Append model canny_NonMaximumSuppression_LineBuff_tan_y_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [canny] ... 
Execute       source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.compgen.tcl 
INFO-FLOW: Found component canny_fifo_w32_d4_S.
INFO-FLOW: Append model canny_fifo_w32_d4_S
INFO-FLOW: Found component canny_fifo_w32_d4_S.
INFO-FLOW: Append model canny_fifo_w32_d4_S
INFO-FLOW: Found component canny_fifo_w13_d16384_A.
INFO-FLOW: Append model canny_fifo_w13_d16384_A
INFO-FLOW: Found component canny_fifo_w13_d16384_A.
INFO-FLOW: Append model canny_fifo_w13_d16384_A
INFO-FLOW: Found component canny_fifo_w20_d21846_A.
INFO-FLOW: Append model canny_fifo_w20_d21846_A
INFO-FLOW: Found component canny_fifo_w26_d16384_A.
INFO-FLOW: Append model canny_fifo_w26_d16384_A
INFO-FLOW: Found component canny_fifo_w32_d16384_A.
INFO-FLOW: Append model canny_fifo_w32_d16384_A
INFO-FLOW: Found component canny_fifo_w32_d16384_A.
INFO-FLOW: Append model canny_fifo_w32_d16384_A
INFO-FLOW: Found component canny_fifo_w32_d16384_A.
INFO-FLOW: Append model canny_fifo_w32_d16384_A
INFO-FLOW: Found component canny_start_for_NonMaximumSuppression_U0.
INFO-FLOW: Append model canny_start_for_NonMaximumSuppression_U0
INFO-FLOW: Found component canny_start_for_ConvertXY_U0.
INFO-FLOW: Append model canny_start_for_ConvertXY_U0
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model MergeFilter
INFO-FLOW: Append model ConvertXY
INFO-FLOW: Append model NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1
INFO-FLOW: Append model NonMaximumSuppression
INFO-FLOW: Append model canny
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: canny_mul_8ns_8s_16_3_1 canny_mul_8ns_10ns_17_3_1 canny_mul_8ns_10s_18_3_1 canny_mul_8ns_8ns_15_3_1 canny_mac_muladd_8ns_7ns_16ns_16_4_1 canny_mac_muladd_8ns_9ns_17ns_18_4_1 canny_mac_muladd_8ns_8s_16s_17_4_1 canny_mac_muladd_8ns_7ns_17ns_17_4_1 canny_mac_muladd_8ns_9ns_18ns_19_4_1 canny_mac_muladd_8ns_10s_18s_19_4_1 canny_mul_mul_8ns_11s_19_4_1 canny_mac_muladd_8ns_9ns_18ns_18_4_1 canny_mac_muladd_8ns_7ns_17ns_18_4_1 canny_mac_muladd_8ns_10ns_19ns_20_4_1 canny_mac_muladd_8ns_7ns_15ns_16_4_1 canny_mac_muladd_8ns_10s_19s_19_4_1 canny_mac_muladd_8ns_11s_19s_20_4_1 canny_mac_muladd_8ns_10ns_18s_19_4_1 canny_mac_muladd_8ns_10s_17s_19_4_1 canny_mac_muladd_8ns_10s_18ns_19_4_1 canny_mac_muladd_8ns_7ns_16ns_17_4_1 canny_mac_muladd_8ns_9ns_17s_18_4_1 canny_MergeFilter_LineBuff_RAM_AUTO_1R1W canny_flow_control_loop_pipe canny_mul_mul_13s_13s_26_4_1 canny_mul_mul_20s_13s_32_4_1 canny_mac_muladd_13s_13s_26s_26_4_1 canny_mul_mul_26s_6ns_32_4_1 canny_mul_mul_26s_9ns_32_4_1 canny_flow_control_loop_pipe canny_flow_control_loop_pipe_sequential_init canny_mul_32s_32s_32_5_1 canny_NonMaximumSuppression_LineBuff_mag_RAM_AUTO_1R1W canny_NonMaximumSuppression_LineBuff_tan_y_RAM_AUTO_1R1W canny_fifo_w32_d4_S canny_fifo_w32_d4_S canny_fifo_w13_d16384_A canny_fifo_w13_d16384_A canny_fifo_w20_d21846_A canny_fifo_w26_d16384_A canny_fifo_w32_d16384_A canny_fifo_w32_d16384_A canny_fifo_w32_d16384_A canny_start_for_NonMaximumSuppression_U0 canny_start_for_ConvertXY_U0 entry_proc MergeFilter ConvertXY NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1 NonMaximumSuppression canny
INFO-FLOW: Generating D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model canny_mul_8ns_8s_16_3_1
INFO-FLOW: To file: write model canny_mul_8ns_10ns_17_3_1
INFO-FLOW: To file: write model canny_mul_8ns_10s_18_3_1
INFO-FLOW: To file: write model canny_mul_8ns_8ns_15_3_1
INFO-FLOW: To file: write model canny_mac_muladd_8ns_7ns_16ns_16_4_1
INFO-FLOW: To file: write model canny_mac_muladd_8ns_9ns_17ns_18_4_1
INFO-FLOW: To file: write model canny_mac_muladd_8ns_8s_16s_17_4_1
INFO-FLOW: To file: write model canny_mac_muladd_8ns_7ns_17ns_17_4_1
INFO-FLOW: To file: write model canny_mac_muladd_8ns_9ns_18ns_19_4_1
INFO-FLOW: To file: write model canny_mac_muladd_8ns_10s_18s_19_4_1
INFO-FLOW: To file: write model canny_mul_mul_8ns_11s_19_4_1
INFO-FLOW: To file: write model canny_mac_muladd_8ns_9ns_18ns_18_4_1
INFO-FLOW: To file: write model canny_mac_muladd_8ns_7ns_17ns_18_4_1
INFO-FLOW: To file: write model canny_mac_muladd_8ns_10ns_19ns_20_4_1
INFO-FLOW: To file: write model canny_mac_muladd_8ns_7ns_15ns_16_4_1
INFO-FLOW: To file: write model canny_mac_muladd_8ns_10s_19s_19_4_1
INFO-FLOW: To file: write model canny_mac_muladd_8ns_11s_19s_20_4_1
INFO-FLOW: To file: write model canny_mac_muladd_8ns_10ns_18s_19_4_1
INFO-FLOW: To file: write model canny_mac_muladd_8ns_10s_17s_19_4_1
INFO-FLOW: To file: write model canny_mac_muladd_8ns_10s_18ns_19_4_1
INFO-FLOW: To file: write model canny_mac_muladd_8ns_7ns_16ns_17_4_1
INFO-FLOW: To file: write model canny_mac_muladd_8ns_9ns_17s_18_4_1
INFO-FLOW: To file: write model canny_MergeFilter_LineBuff_RAM_AUTO_1R1W
INFO-FLOW: To file: write model canny_flow_control_loop_pipe
INFO-FLOW: To file: write model canny_mul_mul_13s_13s_26_4_1
INFO-FLOW: To file: write model canny_mul_mul_20s_13s_32_4_1
INFO-FLOW: To file: write model canny_mac_muladd_13s_13s_26s_26_4_1
INFO-FLOW: To file: write model canny_mul_mul_26s_6ns_32_4_1
INFO-FLOW: To file: write model canny_mul_mul_26s_9ns_32_4_1
INFO-FLOW: To file: write model canny_flow_control_loop_pipe
INFO-FLOW: To file: write model canny_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model canny_mul_32s_32s_32_5_1
INFO-FLOW: To file: write model canny_NonMaximumSuppression_LineBuff_mag_RAM_AUTO_1R1W
INFO-FLOW: To file: write model canny_NonMaximumSuppression_LineBuff_tan_y_RAM_AUTO_1R1W
INFO-FLOW: To file: write model canny_fifo_w32_d4_S
INFO-FLOW: To file: write model canny_fifo_w32_d4_S
INFO-FLOW: To file: write model canny_fifo_w13_d16384_A
INFO-FLOW: To file: write model canny_fifo_w13_d16384_A
INFO-FLOW: To file: write model canny_fifo_w20_d21846_A
INFO-FLOW: To file: write model canny_fifo_w26_d16384_A
INFO-FLOW: To file: write model canny_fifo_w32_d16384_A
INFO-FLOW: To file: write model canny_fifo_w32_d16384_A
INFO-FLOW: To file: write model canny_fifo_w32_d16384_A
INFO-FLOW: To file: write model canny_start_for_NonMaximumSuppression_U0
INFO-FLOW: To file: write model canny_start_for_ConvertXY_U0
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model MergeFilter
INFO-FLOW: To file: write model ConvertXY
INFO-FLOW: To file: write model NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1
INFO-FLOW: To file: write model NonMaximumSuppression
INFO-FLOW: To file: write model canny
INFO-FLOW: Generating D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/vhdl' dstVlogDir='D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/vlog' tclDir='D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db' modelList='canny_mul_8ns_8s_16_3_1
canny_mul_8ns_10ns_17_3_1
canny_mul_8ns_10s_18_3_1
canny_mul_8ns_8ns_15_3_1
canny_mac_muladd_8ns_7ns_16ns_16_4_1
canny_mac_muladd_8ns_9ns_17ns_18_4_1
canny_mac_muladd_8ns_8s_16s_17_4_1
canny_mac_muladd_8ns_7ns_17ns_17_4_1
canny_mac_muladd_8ns_9ns_18ns_19_4_1
canny_mac_muladd_8ns_10s_18s_19_4_1
canny_mul_mul_8ns_11s_19_4_1
canny_mac_muladd_8ns_9ns_18ns_18_4_1
canny_mac_muladd_8ns_7ns_17ns_18_4_1
canny_mac_muladd_8ns_10ns_19ns_20_4_1
canny_mac_muladd_8ns_7ns_15ns_16_4_1
canny_mac_muladd_8ns_10s_19s_19_4_1
canny_mac_muladd_8ns_11s_19s_20_4_1
canny_mac_muladd_8ns_10ns_18s_19_4_1
canny_mac_muladd_8ns_10s_17s_19_4_1
canny_mac_muladd_8ns_10s_18ns_19_4_1
canny_mac_muladd_8ns_7ns_16ns_17_4_1
canny_mac_muladd_8ns_9ns_17s_18_4_1
canny_MergeFilter_LineBuff_RAM_AUTO_1R1W
canny_flow_control_loop_pipe
canny_mul_mul_13s_13s_26_4_1
canny_mul_mul_20s_13s_32_4_1
canny_mac_muladd_13s_13s_26s_26_4_1
canny_mul_mul_26s_6ns_32_4_1
canny_mul_mul_26s_9ns_32_4_1
canny_flow_control_loop_pipe
canny_flow_control_loop_pipe_sequential_init
canny_mul_32s_32s_32_5_1
canny_NonMaximumSuppression_LineBuff_mag_RAM_AUTO_1R1W
canny_NonMaximumSuppression_LineBuff_tan_y_RAM_AUTO_1R1W
canny_fifo_w32_d4_S
canny_fifo_w32_d4_S
canny_fifo_w13_d16384_A
canny_fifo_w13_d16384_A
canny_fifo_w20_d21846_A
canny_fifo_w26_d16384_A
canny_fifo_w32_d16384_A
canny_fifo_w32_d16384_A
canny_fifo_w32_d16384_A
canny_start_for_NonMaximumSuppression_U0
canny_start_for_ConvertXY_U0
entry_proc
MergeFilter
ConvertXY
NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1
NonMaximumSuppression
canny
' expOnly='0'
Execute       source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/entry_proc.compgen.tcl 
Execute       source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/MergeFilter.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Command       ap_source done; 1.007 sec.
Execute       source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/ConvertXY.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.176 sec.
Execute       source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1.compgen.tcl 
Execute       source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/NonMaximumSuppression.compgen.tcl 
Execute       source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.094 seconds; current allocated memory: 826.742 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='canny_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=D:/Course/111-1AAHLS/canny_workspace/canny/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='canny_mul_8ns_8s_16_3_1
canny_mul_8ns_10ns_17_3_1
canny_mul_8ns_10s_18_3_1
canny_mul_8ns_8ns_15_3_1
canny_mac_muladd_8ns_7ns_16ns_16_4_1
canny_mac_muladd_8ns_9ns_17ns_18_4_1
canny_mac_muladd_8ns_8s_16s_17_4_1
canny_mac_muladd_8ns_7ns_17ns_17_4_1
canny_mac_muladd_8ns_9ns_18ns_19_4_1
canny_mac_muladd_8ns_10s_18s_19_4_1
canny_mul_mul_8ns_11s_19_4_1
canny_mac_muladd_8ns_9ns_18ns_18_4_1
canny_mac_muladd_8ns_7ns_17ns_18_4_1
canny_mac_muladd_8ns_10ns_19ns_20_4_1
canny_mac_muladd_8ns_7ns_15ns_16_4_1
canny_mac_muladd_8ns_10s_19s_19_4_1
canny_mac_muladd_8ns_11s_19s_20_4_1
canny_mac_muladd_8ns_10ns_18s_19_4_1
canny_mac_muladd_8ns_10s_17s_19_4_1
canny_mac_muladd_8ns_10s_18ns_19_4_1
canny_mac_muladd_8ns_7ns_16ns_17_4_1
canny_mac_muladd_8ns_9ns_17s_18_4_1
canny_MergeFilter_LineBuff_RAM_AUTO_1R1W
canny_flow_control_loop_pipe
canny_mul_mul_13s_13s_26_4_1
canny_mul_mul_20s_13s_32_4_1
canny_mac_muladd_13s_13s_26s_26_4_1
canny_mul_mul_26s_6ns_32_4_1
canny_mul_mul_26s_9ns_32_4_1
canny_flow_control_loop_pipe
canny_flow_control_loop_pipe_sequential_init
canny_mul_32s_32s_32_5_1
canny_NonMaximumSuppression_LineBuff_mag_RAM_AUTO_1R1W
canny_NonMaximumSuppression_LineBuff_tan_y_RAM_AUTO_1R1W
canny_fifo_w32_d4_S
canny_fifo_w32_d4_S
canny_fifo_w13_d16384_A
canny_fifo_w13_d16384_A
canny_fifo_w20_d21846_A
canny_fifo_w26_d16384_A
canny_fifo_w32_d16384_A
canny_fifo_w32_d16384_A
canny_fifo_w32_d16384_A
canny_start_for_NonMaximumSuppression_U0
canny_start_for_ConvertXY_U0
entry_proc
MergeFilter
ConvertXY
NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1
NonMaximumSuppression
canny
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/top-io-be.tcl 
Execute       source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.tbgen.tcl 
Execute       source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.rtl_wrap.cfg.tcl 
Execute       source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.compgen.dataonly.tcl 
Execute       source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/MergeFilter.tbgen.tcl 
Execute       source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/ConvertXY.tbgen.tcl 
Execute       source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1.tbgen.tcl 
Execute       source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/NonMaximumSuppression.tbgen.tcl 
Execute       source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.tbgen.tcl 
Execute       source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.constraint.tcl 
Execute       sc_get_clocks canny 
Execute       source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST canny MODULE2INSTS {canny canny MergeFilter MergeFilter_U0 ConvertXY ConvertXY_U0 entry_proc entry_proc_U0 NonMaximumSuppression NonMaximumSuppression_U0 NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1 grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74} INST2MODULE {canny canny MergeFilter_U0 MergeFilter ConvertXY_U0 ConvertXY entry_proc_U0 entry_proc NonMaximumSuppression_U0 NonMaximumSuppression grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74 NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1} INSTDATA {canny {DEPTH 1 CHILDREN {MergeFilter_U0 ConvertXY_U0 entry_proc_U0 NonMaximumSuppression_U0}} MergeFilter_U0 {DEPTH 2 CHILDREN {}} ConvertXY_U0 {DEPTH 2 CHILDREN {}} entry_proc_U0 {DEPTH 2 CHILDREN {}} NonMaximumSuppression_U0 {DEPTH 2 CHILDREN grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74} grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74 {DEPTH 3 CHILDREN {}}} MODULEDATA {MergeFilter {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME LineBuff_U SOURCE canny/canny.cpp:40 VARIABLE LineBuff LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME xy_2_fu_302_p2 SOURCE canny/canny.cpp:68 VARIABLE xy_2 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME adr_x_V_fu_333_p2 SOURCE {D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214} VARIABLE adr_x_V LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME adr_x_V_1_fu_345_p2 SOURCE {D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214} VARIABLE adr_x_V_1 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME adr_x_V_2_fu_351_p2 SOURCE {D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214} VARIABLE adr_x_V_2 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME adr_y_V_fu_471_p2 SOURCE {D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214} VARIABLE adr_y_V LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME adr_y_V_1_fu_476_p2 SOURCE {D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214} VARIABLE adr_y_V_1 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME adr_y_V_2_fu_481_p2 SOURCE {D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214} VARIABLE adr_y_V_2 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_511_p2 SOURCE {D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495} VARIABLE ret_V LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_8s_16_3_1_U13 SOURCE {D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494} VARIABLE ret_V_39 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_8s_16s_17_4_1_U29 SOURCE {D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494} VARIABLE ret_V_3 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_10s_18s_19_4_1_U30 SOURCE {D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494} VARIABLE ret_V_4 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_10s_17s_19_4_1_U37 SOURCE {D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494} VARIABLE ret_V_5 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_7ns_16ns_17_4_1_U39 SOURCE {D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494} VARIABLE ret_V_6 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10s_18_3_1_U14 SOURCE {D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494} VARIABLE ret_V_7 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_7ns_15ns_16_4_1_U31 SOURCE {D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494} VARIABLE ret_V_8 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_8s_16s_17_4_1_U25 SOURCE {D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494} VARIABLE ret_V_9 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_10s_18ns_19_4_1_U38 SOURCE {D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494} VARIABLE ret_V_10 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_8s_16s_17_4_1_U32 SOURCE {D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494} VARIABLE ret_V_11 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10s_18_3_1_U16 SOURCE {D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494} VARIABLE ret_V_12 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_8ns_11s_19_4_1_U23 SOURCE {D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494} VARIABLE ret_V_13 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_9ns_18ns_18_4_1_U24 SOURCE {D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494} VARIABLE ret_V_14 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_10s_19s_19_4_1_U33 SOURCE {D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494} VARIABLE ret_V_15 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_3_1_U10 SOURCE {D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494} VARIABLE ret_V_16 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_8s_16_3_1_U11 SOURCE {D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494} VARIABLE ret_V_17 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10s_18_3_1_U9 SOURCE {D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494} VARIABLE ret_V_18 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_11s_19s_20_4_1_U34 SOURCE {D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494} VARIABLE ret_V_19 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_10ns_18s_19_4_1_U35 SOURCE {D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494} VARIABLE ret_V_20 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_9ns_17ns_18_4_1_U26 SOURCE {D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494} VARIABLE ret_V_21 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_10s_18s_19_4_1_U22 SOURCE {D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494} VARIABLE ret_V_22 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_7ns_17ns_18_4_1_U27 SOURCE {D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494} VARIABLE ret_V_23 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10s_18_3_1_U8 SOURCE {D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494} VARIABLE ret_V_24 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_3_1_U12 SOURCE {D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494} VARIABLE ret_V_25 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_10ns_19ns_20_4_1_U28 SOURCE {D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494} VARIABLE ret_V_26 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_3_1_U7 SOURCE {D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494} VARIABLE ret_V_27 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_9ns_17s_18_4_1_U40 SOURCE {D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494} VARIABLE ret_V_28 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_7ns_15ns_16_4_1_U36 SOURCE {D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494} VARIABLE ret_V_29 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_8s_16s_17_4_1_U19 SOURCE {D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494} VARIABLE ret_V_30 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_7ns_17ns_17_4_1_U20 SOURCE {D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494} VARIABLE ret_V_31 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_8s_16_3_1_U5 SOURCE {D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494} VARIABLE ret_V_32 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_9ns_18ns_19_4_1_U21 SOURCE {D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494} VARIABLE ret_V_33 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_3_1_U6 SOURCE {D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494} VARIABLE ret_V_34 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_7ns_16ns_16_4_1_U17 SOURCE {D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494} VARIABLE ret_V_35 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_9ns_17ns_18_4_1_U18 SOURCE {D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494} VARIABLE ret_V_36 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_8ns_15_3_1_U15 SOURCE {D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494} VARIABLE ret_V_37 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_7ns_16ns_16_4_1_U17 SOURCE canny/canny.cpp:109 VARIABLE pixel_tmp_1_6 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_8s_16s_17_4_1_U19 SOURCE canny/canny.cpp:109 VARIABLE pixel_tmp_1_7 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_10s_18s_19_4_1_U22 SOURCE canny/canny.cpp:109 VARIABLE add_ln109_2 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_3_fu_932_p2 SOURCE canny/canny.cpp:109 VARIABLE add_ln109_3 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pixel_tmp_1_8_fu_974_p2 SOURCE canny/canny.cpp:109 VARIABLE pixel_tmp_1_8 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_11s_19s_20_4_1_U34 SOURCE canny/canny.cpp:109 VARIABLE add_ln109_5 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_9ns_18ns_18_4_1_U24 SOURCE canny/canny.cpp:109 VARIABLE add_ln109_6 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_10ns_18s_19_4_1_U35 SOURCE canny/canny.cpp:109 VARIABLE add_ln109_7 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pixel_tmp_1_9_fu_1022_p2 SOURCE canny/canny.cpp:109 VARIABLE pixel_tmp_1_9 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_9_fu_1064_p2 SOURCE canny/canny.cpp:109 VARIABLE add_ln109_9 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_9ns_17ns_18_4_1_U26 SOURCE canny/canny.cpp:109 VARIABLE add_ln109_10 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_10s_18ns_19_4_1_U38 SOURCE canny/canny.cpp:109 VARIABLE add_ln109_11 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_12_fu_1089_p2 SOURCE canny/canny.cpp:109 VARIABLE add_ln109_12 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_8s_16s_17_4_1_U29 SOURCE canny/canny.cpp:109 VARIABLE add_ln109_13 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_9ns_17s_18_4_1_U40 SOURCE canny/canny.cpp:109 VARIABLE add_ln109_14 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_7ns_15ns_16_4_1_U31 SOURCE canny/canny.cpp:109 VARIABLE add_ln109_15 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_7ns_16ns_17_4_1_U39 SOURCE canny/canny.cpp:109 VARIABLE add_ln109_16 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_17_fu_1100_p2 SOURCE canny/canny.cpp:109 VARIABLE add_ln109_17 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pixel_tmp_1_fu_1137_p2 SOURCE canny/canny.cpp:109 VARIABLE pixel_tmp_1 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_9ns_17ns_18_4_1_U18 SOURCE canny/canny.cpp:110 VARIABLE pixel_tmp_2_5 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_9ns_18ns_19_4_1_U21 SOURCE canny/canny.cpp:110 VARIABLE add_ln110_1 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_7ns_17ns_17_4_1_U20 SOURCE canny/canny.cpp:110 VARIABLE add_ln110_2 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pixel_tmp_2_6_fu_941_p2 SOURCE canny/canny.cpp:110 VARIABLE pixel_tmp_2_6 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_10ns_19ns_20_4_1_U28 SOURCE canny/canny.cpp:110 VARIABLE add_ln110_4 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_7ns_17ns_18_4_1_U27 SOURCE canny/canny.cpp:110 VARIABLE add_ln110_5 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pixel_tmp_2_7_fu_1008_p2 SOURCE canny/canny.cpp:110 VARIABLE pixel_tmp_2_7 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_10s_19s_19_4_1_U33 SOURCE canny/canny.cpp:110 VARIABLE add_ln110_7 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_8_fu_1039_p2 SOURCE canny/canny.cpp:110 VARIABLE add_ln110_8 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_10s_18s_19_4_1_U30 SOURCE canny/canny.cpp:110 VARIABLE add_ln110_9 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_10_fu_1045_p2 SOURCE canny/canny.cpp:110 VARIABLE add_ln110_10 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_11_fu_1073_p2 SOURCE canny/canny.cpp:110 VARIABLE add_ln110_11 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_8s_16s_17_4_1_U25 SOURCE canny/canny.cpp:110 VARIABLE add_ln110_12 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_10s_17s_19_4_1_U37 SOURCE canny/canny.cpp:110 VARIABLE add_ln110_13 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_8s_16s_17_4_1_U32 SOURCE canny/canny.cpp:110 VARIABLE add_ln110_14 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_7ns_15ns_16_4_1_U36 SOURCE canny/canny.cpp:110 VARIABLE add_ln110_15 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_16_fu_1053_p2 SOURCE canny/canny.cpp:110 VARIABLE add_ln110_16 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_17_fu_1081_p2 SOURCE canny/canny.cpp:110 VARIABLE add_ln110_17 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pixel_tmp_2_fu_1109_p2 SOURCE canny/canny.cpp:110 VARIABLE pixel_tmp_2 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME y_7_fu_443_p2 SOURCE canny/canny.cpp:123 VARIABLE y_7 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_7_fu_449_p2 SOURCE canny/canny.cpp:127 VARIABLE x_7 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 36 BRAM 2 URAM 0}} ConvertXY {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_fu_118_p2 SOURCE canny/canny.cpp:141 VARIABLE add_ln141 LOOP VITIS_LOOP_141_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_13s_13s_26_4_1_U68 SOURCE {D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494} VARIABLE ret_V LOOP VITIS_LOOP_141_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_13s_13s_26s_26_4_1_U70 SOURCE canny/canny.cpp:146 VARIABLE mul_ln146 LOOP VITIS_LOOP_141_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_13s_13s_26s_26_4_1_U70 SOURCE canny/canny.cpp:146 VARIABLE add_ln146 LOOP VITIS_LOOP_141_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_20s_13s_32_4_1_U69 SOURCE canny/canny.cpp:147 VARIABLE mul_ln147 LOOP VITIS_LOOP_141_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_26s_6ns_32_4_1_U71 SOURCE canny/canny.cpp:148 VARIABLE mul_ln148 LOOP VITIS_LOOP_141_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_26s_9ns_32_4_1_U72 SOURCE canny/canny.cpp:149 VARIABLE mul_ln149 LOOP VITIS_LOOP_141_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}}} AREA {DSP 5 BRAM 0 URAM 0}} NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln226_fu_488_p2 SOURCE canny/canny.cpp:226 VARIABLE sub_ln226 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln238_fu_524_p2 SOURCE canny/canny.cpp:238 VARIABLE sub_ln238 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln264_fu_343_p2 SOURCE canny/canny.cpp:264 VARIABLE add_ln264 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME y_fu_355_p2 SOURCE canny/canny.cpp:266 VARIABLE y LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_fu_361_p2 SOURCE canny/canny.cpp:270 VARIABLE x LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} NonMaximumSuppression {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME LineBuff_mag_U SOURCE canny/canny.cpp:161 VARIABLE LineBuff_mag LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME LineBuff_tan_y_U SOURCE canny/canny.cpp:163 VARIABLE LineBuff_tan_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME LineBuff_tan_x_225_U SOURCE canny/canny.cpp:165 VARIABLE LineBuff_tan_x_225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME LineBuff_tan_x_675_U SOURCE canny/canny.cpp:167 VARIABLE LineBuff_tan_x_675 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL dsp LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_5_1_U96 SOURCE canny/canny.cpp:170 VARIABLE mul_ln170 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_5_1_U97 SOURCE canny/canny.cpp:171 VARIABLE mul_ln171 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}}} AREA {DSP 6 BRAM 12 URAM 0}} canny {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME lowerThresh_c_U SOURCE canny/canny.cpp:16 VARIABLE lowerThresh_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME upperThresh_c_U SOURCE canny/canny.cpp:16 VARIABLE upperThresh_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME x_sobel_V_U SOURCE canny/canny.cpp:18 VARIABLE x_sobel_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 13 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME y_sobel_V_U SOURCE canny/canny.cpp:18 VARIABLE y_sobel_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 13 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME y_sobel_7_V_U SOURCE canny/canny.cpp:19 VARIABLE y_sobel_7_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 40 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME magnitude_V_U SOURCE canny/canny.cpp:20 VARIABLE magnitude_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 26 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME tangent_y_V_U SOURCE canny/canny.cpp:21 VARIABLE tangent_y_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME tangent_x_225_V_U SOURCE canny/canny.cpp:22 VARIABLE tangent_x_225_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME tangent_x_675_V_U SOURCE canny/canny.cpp:23 VARIABLE tangent_x_675_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 DISPNAME {bind_storage fifo}}} AREA {DSP 47 BRAM 202 URAM 0}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.631 seconds; current allocated memory: 833.445 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for canny.
INFO: [VLOG 209-307] Generating Verilog RTL for canny.
Execute       syn_report -model canny -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 258.33 MHz
Command     autosyn done; 7.083 sec.
Command   csynth_design done; 36.231 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8 seconds. CPU system time: 1 seconds. Elapsed time: 36.231 seconds; current allocated memory: 157.230 MB.
Command ap_source done; 49.046 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/Course/111-1AAHLS/canny_workspace/canny/solution1 opened at Sun Nov 13 19:27:14 +0800 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 6.129 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.129ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx_2022.1/Vitis_HLS/2022.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx_2022.1/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 2.438 sec.
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.551 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 2.629 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.126 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   set_clock_uncertainty 6.129 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 6.129 
Execute   source ./canny/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./canny/solution1/directives.tcl
Execute     set_directive_top -name canny canny 
INFO: [HLS 200-1510] Running: set_directive_top -name canny canny 
Execute   cosim_design -enable_dataflow_profiling -enable_fifo_sizing -trace_level all 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -enable_fifo_sizing -trace_level all 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.rtl_wrap.cfg.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.tbgen.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.tbgen.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.tbgen.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.tbgen.tcl 
ERROR: [COSIM 212-366] Cannot delete directory  'sim/verilog': it is being used by another program. Please close the program and try again.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO-FLOW: Caught error in cosim_design: 
    while executing
"ap_internal_cosim_design "
Command   cosim_design done; error code: 2; 0.288 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 3.809 MB.
Command ap_source done; error code: 1; 13.169 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/Course/111-1AAHLS/canny_workspace/canny/solution1 opened at Sun Nov 13 19:28:15 +0800 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 6.129 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.129ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx_2022.1/Vitis_HLS/2022.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx_2022.1/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 2.602 sec.
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.748 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 2.85 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.186 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   set_clock_uncertainty 6.129 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 6.129 
Execute   source ./canny/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./canny/solution1/directives.tcl
Execute     set_directive_top -name canny canny 
INFO: [HLS 200-1510] Running: set_directive_top -name canny canny 
Execute   cosim_design -enable_dataflow_profiling -enable_fifo_sizing -trace_level all 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -enable_fifo_sizing -trace_level all 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.rtl_wrap.cfg.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.tbgen.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.tbgen.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.tbgen.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: D:/Course/111-1AAHLS/canny_workspace/canny/canny_test.cpp D:/Course/111-1AAHLS/canny_workspace/canny/solution1/./sim/autowrap/testbench/canny_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/Course/111-1AAHLS/canny_workspace/canny/solution1/./sim/autowrap/testbench/canny_test.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec D:/Xilinx_2022.1/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/Course/111-1AAHLS/canny_workspace/canny/solution1/./sim/autowrap/testbench/canny_test.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.525 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: D:/Course/111-1AAHLS/canny_workspace/canny/canny.cpp D:/Course/111-1AAHLS/canny_workspace/canny/solution1/./sim/autowrap/testbench/canny.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/Course/111-1AAHLS/canny_workspace/canny/solution1/./sim/autowrap/testbench/canny.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec D:/Xilinx_2022.1/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/Course/111-1AAHLS/canny_workspace/canny/solution1/./sim/autowrap/testbench/canny.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 2.129 sec.
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.rtl_wrap.cfg.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.rtl_wrap.cfg.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.rtl_wrap.cfg.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.tbgen.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.2 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.tbgen.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.tbgen.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.tbgen.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.tbgen.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.tbgen.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.tbgen.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.tbgen.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.tbgen.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.tbgen.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.tbgen.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.tbgen.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.tbgen.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.tbgen.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.tbgen.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.tbgen.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source fifo_sizing.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 57.277 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 70.92 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 70.92 seconds; current allocated memory: 11.785 MB.
Command ap_source done; 84.152 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/Course/111-1AAHLS/canny_workspace/canny/solution1 opened at Sun Nov 13 20:17:53 +0800 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 6.129 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.129ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx_2022.1/Vitis_HLS/2022.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx_2022.1/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 2.284 sec.
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.394 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 2.471 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.131 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   set_clock_uncertainty 6.129 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 6.129 
Execute   source ./canny/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./canny/solution1/directives.tcl
Execute     set_directive_top -name canny canny 
INFO: [HLS 200-1510] Running: set_directive_top -name canny canny 
Execute   cosim_design -enable_dataflow_profiling -enable_fifo_sizing -trace_level all 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -enable_fifo_sizing -trace_level all 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.rtl_wrap.cfg.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.tbgen.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.tbgen.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.tbgen.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: D:/Course/111-1AAHLS/canny_workspace/canny/canny_test.cpp D:/Course/111-1AAHLS/canny_workspace/canny/solution1/./sim/autowrap/testbench/canny_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/Course/111-1AAHLS/canny_workspace/canny/solution1/./sim/autowrap/testbench/canny_test.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec D:/Xilinx_2022.1/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/Course/111-1AAHLS/canny_workspace/canny/solution1/./sim/autowrap/testbench/canny_test.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.535 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: D:/Course/111-1AAHLS/canny_workspace/canny/canny.cpp D:/Course/111-1AAHLS/canny_workspace/canny/solution1/./sim/autowrap/testbench/canny.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/Course/111-1AAHLS/canny_workspace/canny/solution1/./sim/autowrap/testbench/canny.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec D:/Xilinx_2022.1/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/Course/111-1AAHLS/canny_workspace/canny/solution1/./sim/autowrap/testbench/canny.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.982 sec.
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.rtl_wrap.cfg.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.rtl_wrap.cfg.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.rtl_wrap.cfg.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.tbgen.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.197 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.tbgen.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.tbgen.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.tbgen.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.tbgen.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.tbgen.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.tbgen.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.tbgen.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.tbgen.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.tbgen.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.tbgen.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.tbgen.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.tbgen.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.tbgen.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.tbgen.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.tbgen.tcl 
Execute     source D:/Course/111-1AAHLS/canny_workspace/canny/solution1/.autopilot/db/canny.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source fifo_sizing.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 54.716 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 67.99 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 67.99 seconds; current allocated memory: 12.133 MB.
Command ap_source done; 80.765 sec.
Execute cleanup_all 
