$comment
	File created using the following command:
		vcd file ALU_16.msim.vcd -direction
$end
$date
	Wed May 26 23:31:59 2021
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module alu_16_vhd_vec_tst $end
$var wire 1 ! a [15] $end
$var wire 1 " a [14] $end
$var wire 1 # a [13] $end
$var wire 1 $ a [12] $end
$var wire 1 % a [11] $end
$var wire 1 & a [10] $end
$var wire 1 ' a [9] $end
$var wire 1 ( a [8] $end
$var wire 1 ) a [7] $end
$var wire 1 * a [6] $end
$var wire 1 + a [5] $end
$var wire 1 , a [4] $end
$var wire 1 - a [3] $end
$var wire 1 . a [2] $end
$var wire 1 / a [1] $end
$var wire 1 0 a [0] $end
$var wire 1 1 b [15] $end
$var wire 1 2 b [14] $end
$var wire 1 3 b [13] $end
$var wire 1 4 b [12] $end
$var wire 1 5 b [11] $end
$var wire 1 6 b [10] $end
$var wire 1 7 b [9] $end
$var wire 1 8 b [8] $end
$var wire 1 9 b [7] $end
$var wire 1 : b [6] $end
$var wire 1 ; b [5] $end
$var wire 1 < b [4] $end
$var wire 1 = b [3] $end
$var wire 1 > b [2] $end
$var wire 1 ? b [1] $end
$var wire 1 @ b [0] $end
$var wire 1 A f [15] $end
$var wire 1 B f [14] $end
$var wire 1 C f [13] $end
$var wire 1 D f [12] $end
$var wire 1 E f [11] $end
$var wire 1 F f [10] $end
$var wire 1 G f [9] $end
$var wire 1 H f [8] $end
$var wire 1 I f [7] $end
$var wire 1 J f [6] $end
$var wire 1 K f [5] $end
$var wire 1 L f [4] $end
$var wire 1 M f [3] $end
$var wire 1 N f [2] $end
$var wire 1 O f [1] $end
$var wire 1 P f [0] $end
$var wire 1 Q opcode [2] $end
$var wire 1 R opcode [1] $end
$var wire 1 S opcode [0] $end
$var wire 1 T overflow $end

$scope module i1 $end
$var wire 1 U gnd $end
$var wire 1 V vcc $end
$var wire 1 W unknown $end
$var wire 1 X devoe $end
$var wire 1 Y devclrn $end
$var wire 1 Z devpor $end
$var wire 1 [ ww_devoe $end
$var wire 1 \ ww_devclrn $end
$var wire 1 ] ww_devpor $end
$var wire 1 ^ ww_a [15] $end
$var wire 1 _ ww_a [14] $end
$var wire 1 ` ww_a [13] $end
$var wire 1 a ww_a [12] $end
$var wire 1 b ww_a [11] $end
$var wire 1 c ww_a [10] $end
$var wire 1 d ww_a [9] $end
$var wire 1 e ww_a [8] $end
$var wire 1 f ww_a [7] $end
$var wire 1 g ww_a [6] $end
$var wire 1 h ww_a [5] $end
$var wire 1 i ww_a [4] $end
$var wire 1 j ww_a [3] $end
$var wire 1 k ww_a [2] $end
$var wire 1 l ww_a [1] $end
$var wire 1 m ww_a [0] $end
$var wire 1 n ww_b [15] $end
$var wire 1 o ww_b [14] $end
$var wire 1 p ww_b [13] $end
$var wire 1 q ww_b [12] $end
$var wire 1 r ww_b [11] $end
$var wire 1 s ww_b [10] $end
$var wire 1 t ww_b [9] $end
$var wire 1 u ww_b [8] $end
$var wire 1 v ww_b [7] $end
$var wire 1 w ww_b [6] $end
$var wire 1 x ww_b [5] $end
$var wire 1 y ww_b [4] $end
$var wire 1 z ww_b [3] $end
$var wire 1 { ww_b [2] $end
$var wire 1 | ww_b [1] $end
$var wire 1 } ww_b [0] $end
$var wire 1 ~ ww_opcode [2] $end
$var wire 1 !! ww_opcode [1] $end
$var wire 1 "! ww_opcode [0] $end
$var wire 1 #! ww_f [15] $end
$var wire 1 $! ww_f [14] $end
$var wire 1 %! ww_f [13] $end
$var wire 1 &! ww_f [12] $end
$var wire 1 '! ww_f [11] $end
$var wire 1 (! ww_f [10] $end
$var wire 1 )! ww_f [9] $end
$var wire 1 *! ww_f [8] $end
$var wire 1 +! ww_f [7] $end
$var wire 1 ,! ww_f [6] $end
$var wire 1 -! ww_f [5] $end
$var wire 1 .! ww_f [4] $end
$var wire 1 /! ww_f [3] $end
$var wire 1 0! ww_f [2] $end
$var wire 1 1! ww_f [1] $end
$var wire 1 2! ww_f [0] $end
$var wire 1 3! ww_overflow $end
$var wire 1 4! \G1:0:ALU16|stage6|Mux0~2_combout\ $end
$var wire 1 5! \G1:0:ALU16|stage6|Mux0~3_combout\ $end
$var wire 1 6! \G1:0:ALU16|stage6|Mux0~4_combout\ $end
$var wire 1 7! \G1:1:ALU16|stage1|f~0_combout\ $end
$var wire 1 8! \controlcircuit|Mux0~0_combout\ $end
$var wire 1 9! \G1:0:ALU16|stage4|cout~0_combout\ $end
$var wire 1 :! \G1:0:ALU16|stage4|cout~1_combout\ $end
$var wire 1 ;! \controlcircuit|Mux1~0_combout\ $end
$var wire 1 <! \G1:1:ALU16|stage6|Mux0~0_combout\ $end
$var wire 1 =! \G1:1:ALU16|stage4|ff~0_combout\ $end
$var wire 1 >! \G1:1:ALU16|stage6|Mux0~1_combout\ $end
$var wire 1 ?! \G1:2:ALU16|stage1|f~0_combout\ $end
$var wire 1 @! \G1:2:ALU16|stage4|ff~0_combout\ $end
$var wire 1 A! \controlcircuit|Mux3~0_combout\ $end
$var wire 1 B! \G1:1:ALU16|stage4|cout~0_combout\ $end
$var wire 1 C! \G1:2:ALU16|stage6|Mux0~0_combout\ $end
$var wire 1 D! \G1:2:ALU16|stage6|Mux0~1_combout\ $end
$var wire 1 E! \G1:3:ALU16|stage1|f~0_combout\ $end
$var wire 1 F! \G1:2:ALU16|stage4|cout~0_combout\ $end
$var wire 1 G! \G1:3:ALU16|stage6|Mux0~0_combout\ $end
$var wire 1 H! \G1:3:ALU16|stage4|ff~0_combout\ $end
$var wire 1 I! \G1:3:ALU16|stage6|Mux0~1_combout\ $end
$var wire 1 J! \G1:3:ALU16|stage4|cout~0_combout\ $end
$var wire 1 K! \G1:4:ALU16|stage6|Mux0~0_combout\ $end
$var wire 1 L! \G1:4:ALU16|stage4|ff~0_combout\ $end
$var wire 1 M! \G1:4:ALU16|stage1|f~0_combout\ $end
$var wire 1 N! \G1:4:ALU16|stage6|Mux0~1_combout\ $end
$var wire 1 O! \G1:5:ALU16|stage4|ff~0_combout\ $end
$var wire 1 P! \G1:4:ALU16|stage4|cout~0_combout\ $end
$var wire 1 Q! \G1:5:ALU16|stage6|Mux0~0_combout\ $end
$var wire 1 R! \G1:5:ALU16|stage1|f~0_combout\ $end
$var wire 1 S! \G1:5:ALU16|stage6|Mux0~1_combout\ $end
$var wire 1 T! \G1:6:ALU16|stage4|ff~0_combout\ $end
$var wire 1 U! \G1:5:ALU16|stage4|cout~0_combout\ $end
$var wire 1 V! \G1:6:ALU16|stage6|Mux0~0_combout\ $end
$var wire 1 W! \G1:6:ALU16|stage1|f~0_combout\ $end
$var wire 1 X! \G1:6:ALU16|stage6|Mux0~1_combout\ $end
$var wire 1 Y! \G1:7:ALU16|stage4|ff~0_combout\ $end
$var wire 1 Z! \G1:6:ALU16|stage4|cout~0_combout\ $end
$var wire 1 [! \G1:7:ALU16|stage6|Mux0~0_combout\ $end
$var wire 1 \! \G1:7:ALU16|stage1|f~0_combout\ $end
$var wire 1 ]! \G1:7:ALU16|stage6|Mux0~1_combout\ $end
$var wire 1 ^! \G1:7:ALU16|stage4|cout~0_combout\ $end
$var wire 1 _! \G1:8:ALU16|stage6|Mux0~0_combout\ $end
$var wire 1 `! \G1:8:ALU16|stage4|ff~0_combout\ $end
$var wire 1 a! \G1:8:ALU16|stage1|f~0_combout\ $end
$var wire 1 b! \G1:8:ALU16|stage6|Mux0~1_combout\ $end
$var wire 1 c! \G1:8:ALU16|stage4|cout~0_combout\ $end
$var wire 1 d! \G1:9:ALU16|stage6|Mux0~0_combout\ $end
$var wire 1 e! \G1:9:ALU16|stage4|ff~0_combout\ $end
$var wire 1 f! \G1:9:ALU16|stage1|f~0_combout\ $end
$var wire 1 g! \G1:9:ALU16|stage6|Mux0~1_combout\ $end
$var wire 1 h! \G1:10:ALU16|stage4|ff~0_combout\ $end
$var wire 1 i! \G1:10:ALU16|stage1|f~0_combout\ $end
$var wire 1 j! \G1:9:ALU16|stage4|cout~0_combout\ $end
$var wire 1 k! \G1:10:ALU16|stage6|Mux0~0_combout\ $end
$var wire 1 l! \G1:10:ALU16|stage6|Mux0~1_combout\ $end
$var wire 1 m! \G1:11:ALU16|stage4|ff~0_combout\ $end
$var wire 1 n! \G1:11:ALU16|stage1|f~0_combout\ $end
$var wire 1 o! \G1:10:ALU16|stage4|cout~0_combout\ $end
$var wire 1 p! \G1:11:ALU16|stage6|Mux0~0_combout\ $end
$var wire 1 q! \G1:11:ALU16|stage6|Mux0~1_combout\ $end
$var wire 1 r! \G1:12:ALU16|stage1|f~0_combout\ $end
$var wire 1 s! \G1:11:ALU16|stage4|cout~0_combout\ $end
$var wire 1 t! \G1:12:ALU16|stage6|Mux0~0_combout\ $end
$var wire 1 u! \G1:12:ALU16|stage4|ff~0_combout\ $end
$var wire 1 v! \G1:12:ALU16|stage6|Mux0~1_combout\ $end
$var wire 1 w! \G1:13:ALU16|stage1|f~0_combout\ $end
$var wire 1 x! \G1:12:ALU16|stage4|cout~0_combout\ $end
$var wire 1 y! \G1:13:ALU16|stage6|Mux0~0_combout\ $end
$var wire 1 z! \G1:13:ALU16|stage4|ff~0_combout\ $end
$var wire 1 {! \G1:13:ALU16|stage6|Mux0~1_combout\ $end
$var wire 1 |! \G1:14:ALU16|stage4|ff~0_combout\ $end
$var wire 1 }! \G1:13:ALU16|stage4|cout~0_combout\ $end
$var wire 1 ~! \G1:14:ALU16|stage6|Mux0~0_combout\ $end
$var wire 1 !" \G1:14:ALU16|stage1|f~0_combout\ $end
$var wire 1 "" \G1:14:ALU16|stage6|Mux0~1_combout\ $end
$var wire 1 #" \G1:14:ALU16|stage4|cout~0_combout\ $end
$var wire 1 $" \G1:15:ALU16|stage6|Mux0~0_combout\ $end
$var wire 1 %" \G1:15:ALU16|stage1|f~0_combout\ $end
$var wire 1 &" \G1:15:ALU16|stage4|ff~0_combout\ $end
$var wire 1 '" \G1:15:ALU16|stage6|Mux0~1_combout\ $end
$var wire 1 (" \G1:15:ALU16|stage4|cout~0_combout\ $end
$var wire 1 )" \Mux0~0_combout\ $end
$var wire 1 *" \b~combout\ [15] $end
$var wire 1 +" \b~combout\ [14] $end
$var wire 1 ," \b~combout\ [13] $end
$var wire 1 -" \b~combout\ [12] $end
$var wire 1 ." \b~combout\ [11] $end
$var wire 1 /" \b~combout\ [10] $end
$var wire 1 0" \b~combout\ [9] $end
$var wire 1 1" \b~combout\ [8] $end
$var wire 1 2" \b~combout\ [7] $end
$var wire 1 3" \b~combout\ [6] $end
$var wire 1 4" \b~combout\ [5] $end
$var wire 1 5" \b~combout\ [4] $end
$var wire 1 6" \b~combout\ [3] $end
$var wire 1 7" \b~combout\ [2] $end
$var wire 1 8" \b~combout\ [1] $end
$var wire 1 9" \b~combout\ [0] $end
$var wire 1 :" \opcode~combout\ [2] $end
$var wire 1 ;" \opcode~combout\ [1] $end
$var wire 1 <" \opcode~combout\ [0] $end
$var wire 1 =" \a~combout\ [15] $end
$var wire 1 >" \a~combout\ [14] $end
$var wire 1 ?" \a~combout\ [13] $end
$var wire 1 @" \a~combout\ [12] $end
$var wire 1 A" \a~combout\ [11] $end
$var wire 1 B" \a~combout\ [10] $end
$var wire 1 C" \a~combout\ [9] $end
$var wire 1 D" \a~combout\ [8] $end
$var wire 1 E" \a~combout\ [7] $end
$var wire 1 F" \a~combout\ [6] $end
$var wire 1 G" \a~combout\ [5] $end
$var wire 1 H" \a~combout\ [4] $end
$var wire 1 I" \a~combout\ [3] $end
$var wire 1 J" \a~combout\ [2] $end
$var wire 1 K" \a~combout\ [1] $end
$var wire 1 L" \a~combout\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0T
0U
1V
xW
1X
1Y
1Z
1[
1\
1]
03!
14!
05!
16!
07!
08!
09!
0:!
1;!
0<!
1=!
1>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
1H!
1I!
0J!
0K!
0L!
1M!
1N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
1W!
1X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
1`!
1a!
0b!
1c!
0d!
1e!
0f!
1g!
0h!
1i!
1j!
0k!
1l!
0m!
0n!
1o!
0p!
0q!
1r!
0s!
0t!
1u!
0v!
0w!
1x!
0y!
0z!
0{!
0|!
0}!
0~!
1!"
1""
0#"
0$"
0%"
1&"
1'"
0("
0)"
1!
0"
0#
1$
0%
0&
1'
1(
0)
0*
0+
0,
1-
0.
1/
00
01
12
03
14
05
16
07
18
09
1:
0;
1<
0=
0>
0?
1@
1Q
1R
0S
1^
0_
0`
1a
0b
0c
1d
1e
0f
0g
0h
0i
1j
0k
1l
0m
0n
1o
0p
1q
0r
1s
0t
1u
0v
1w
0x
1y
0z
0{
0|
1}
1~
1!!
0"!
1#!
1$!
0%!
0&!
0'!
1(!
1)!
0*!
0+!
1,!
0-!
1.!
1/!
00!
11!
12!
0*"
1+"
0,"
1-"
0."
1/"
00"
11"
02"
13"
04"
15"
06"
07"
08"
19"
1:"
1;"
0<"
1="
0>"
0?"
1@"
0A"
0B"
1C"
1D"
0E"
0F"
0G"
0H"
1I"
0J"
1K"
0L"
1A
1B
0C
0D
0E
1F
1G
0H
0I
1J
0K
1L
1M
0N
1O
1P
$end
#1000000
