{"children":[{"children":[{"data":[472,1072,0,0,56],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Variables: \n - 'i' (kernel_2mm.cpp:35)\n - 'i' (kernel_2mm.cpp:47)","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 320 bits wide with a buffer size of 0 elements.","type":"text"},{"text":"320b wide with 0 elements.","type":"brief"}],"name":"Component call","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 1 bit wide with a buffer size of 0 elements.","type":"text"},{"text":"1b wide with 0 elements.","type":"brief"}],"name":"Component return","type":"resource"},{"data":[14,45,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 5 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 5 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'i' (kernel_2mm.cpp:23)","type":"resource"},{"data":[7,9,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 5 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 5 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'i' (kernel_2mm.cpp:35)","type":"resource"},{"data":[14,45,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 5 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 5 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'i' (kernel_2mm.cpp:59)","type":"resource"},{"data":[14,45,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 5 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 5 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'j' (kernel_2mm.cpp:25)","type":"resource"},{"data":[14,45,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 5 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 5 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'j' (kernel_2mm.cpp:37)","type":"resource"},{"data":[14,45,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 5 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 5 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'j' (kernel_2mm.cpp:49)","type":"resource"},{"data":[14,45,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 5 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 5 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'j' (kernel_2mm.cpp:61)","type":"resource"},{"data":[14,45,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 5 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 5 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'k' (kernel_2mm.cpp:39)","type":"resource"},{"data":[14,45,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 5 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 5 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'k' (kernel_2mm.cpp:51)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'x' (kernel_2mm.cpp:38)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'x' (kernel_2mm.cpp:50)","type":"resource"},{"data":[0,0,2,0,0],"details":[{"Additional information":[{"text":"Requested size 400 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"For each bank, 2 replicates were created to efficiently support multiple accesses. To reduce this factor, reduce number of read and write accesses.","type":"text"}],"Bank depth":"128 words","Bank width":"32 bits","Implemented size":"1024 bytes","Memory Usage":"2 RAMs","Memory system":"Stall-free","Number of banks":"1","Number of private copies":"1","Number of replicates":"2","Requested size":"400 bytes","User defined HLS attributes":"hls_memory; hls_singlepump; ","type":"table"},{"text":"Stall-free,\n400B requested,\n1024B implemented.","type":"brief"}],"name":"kernel_2mm.cpp:17 (tmp_local)","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":"Requested size 400 bytes, implemented size 512 bytes, stall-free, 1 read and 1 write. ","Bank depth":"128 words","Bank width":"32 bits","Implemented size":"512 bytes","Memory Usage":"1 RAM","Memory system":"Stall-free","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Requested size":"400 bytes","User defined HLS attributes":"hls_memory; hls_singlepump; ","type":"table"},{"text":"Stall-free,\n400B requested,\n512B implemented.","type":"brief"}],"name":"kernel_2mm.cpp:18 (A_local)","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":"Requested size 400 bytes, implemented size 512 bytes, stall-free, 1 read and 1 write. ","Bank depth":"128 words","Bank width":"32 bits","Implemented size":"512 bytes","Memory Usage":"1 RAM","Memory system":"Stall-free","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Requested size":"400 bytes","User defined HLS attributes":"hls_memory; hls_singlepump; ","type":"table"},{"text":"Stall-free,\n400B requested,\n512B implemented.","type":"brief"}],"name":"kernel_2mm.cpp:19 (B_local)","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":"Requested size 400 bytes, implemented size 512 bytes, stall-free, 1 read and 1 write. ","Bank depth":"128 words","Bank width":"32 bits","Implemented size":"512 bytes","Memory Usage":"1 RAM","Memory system":"Stall-free","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Requested size":"400 bytes","User defined HLS attributes":"hls_memory; hls_singlepump; ","type":"table"},{"text":"Stall-free,\n400B requested,\n512B implemented.","type":"brief"}],"name":"kernel_2mm.cpp:20 (C_local)","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":[{"text":"Requested size 400 bytes, implemented size 512 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"}],"Bank depth":"128 words","Bank width":"32 bits","Implemented size":"512 bytes","Memory Usage":"1 RAM","Memory system":"Stall-free","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Requested size":"400 bytes","User defined HLS attributes":"hls_memory; hls_singlepump; ","type":"table"},{"text":"Stall-free,\n400B requested,\n512B implemented.","type":"brief"}],"name":"kernel_2mm.cpp:21 (D_local)","type":"resource"},{"children":[{"count":12,"data":[354,2114,1,0,71],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[354,2114,1,0,71],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"15"}]],"name":"Stream Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":15}]],"name":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp:15","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"39"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"39"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"39"}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"39"}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[6,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":39}]],"name":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp:39","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"41"}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[64,0,0,3,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"41"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":2,"data":[52,82,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"41"}]],"name":"Load","type":"resource"}],"data":[148,82,0,3,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":41}]],"name":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp:41","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"49"}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":49}]],"name":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp:49","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"50"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[26,41,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"50"}]],"name":"Load","type":"resource"}],"data":[58,41,0,1.5,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":50}]],"name":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp:50","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"55"}]],"name":"Store","type":"resource"}],"data":[35,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":55}]],"name":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp:55","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"51"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"51"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"51"}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"51"}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[6,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":51}]],"name":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp:51","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"53"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"53"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":2,"data":[52,82,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"53"}]],"name":"Load","type":"resource"}],"data":[116,82,0,1.5,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":53}]],"name":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp:53","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"59"}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":59}]],"name":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp:59","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"66"}]],"name":"Stream Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":66}]],"name":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp:66","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"61"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"61"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"61"}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"61"}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[6,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":61}]],"name":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp:61","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[26,41,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"63"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"63"}]],"name":"Store","type":"resource"}],"data":[60,65,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":63}]],"name":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp:63","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"23"}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":23}]],"name":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp:23","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"25"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"25"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"25"}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"25"}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[6,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":25}]],"name":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp:25","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[251,221,0,0,7],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"27"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"27"}]],"name":"Store","type":"resource"}],"data":[285,245,0,0,7],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":27}]],"name":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp:27","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[251,221,0,0,7],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"28"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"28"}]],"name":"Store","type":"resource"}],"data":[285,245,0,0,7],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":28}]],"name":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp:28","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[251,221,0,0,7],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"29"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"29"}]],"name":"Store","type":"resource"}],"data":[285,245,0,0,7],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":29}]],"name":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp:29","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[251,221,0,0,7],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"30"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"30"}]],"name":"Store","type":"resource"}],"data":[285,245,0,0,7],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":30}]],"name":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp:30","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"31"}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":31}]],"name":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp:31","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"47"}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":47}]],"name":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp:47","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"37"}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":37}]],"name":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp:37","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[26,41,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"38"}]],"name":"Load","type":"resource"}],"data":[26,41,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":38}]],"name":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp:38","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"43"}]],"name":"Store","type":"resource"}],"data":[35,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":43}]],"name":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp:43","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2690,5162,7,6,155],"debug":[[{"filename":"kernel_2mm.cpp","line":17}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"kernel_2mm","total_kernel_resources":[2690,5162,7,6,155],"total_percent":[0.902889,0.677669,0.302083,0.258017,0.395257],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[2690,5162,7,6,155],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"System","total":[2690,5162,7,6,155],"total_percent":[0.902889,0.677669,0.302083,0.258017,0.395257],"type":"module"}