# OR Gate â€“ Verilog

This module implements a 2-input OR gate using synthesizable Verilog.

## Files
- or_gate.v
- or_gate_tb.v

## Simulation Waveform
![OR Gate Waveform](waveform.png)
