<?xml version="1.0" encoding="utf-8"?>
<module description="LOOPMUX" id="LOOPMUX">
	<register acronym="FECTRL0MUX" description="Front End Control 0 Mux Register" id="FECTRL0MUX" offset="0x00" width="32">
		<bitfield begin="31" description="RESERVED" end="14" id="RESERVED" rwaccess="" width="18">
		</bitfield>
		<bitfield begin="13" description="Front End NL Limit Select" end="12" id="NL_SEL" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="11" description="Front End DPWM3 Frame Sync Enable" end="11" id="DPWM3_FRAME_SYNC_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="10" description="Front End DPWM3 Frame Sync Enable" end="10" id="DPWM2_FRAME_SYNC_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="9" description="Front End DPWM3 Frame Sync Enable" end="9" id="DPWM1_FRAME_SYNC_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="8" description="Front End DPWM3 Frame Sync Enable" end="8" id="DPWM0_FRAME_SYNC_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="7" description="Front End DPWM3 PWM-B Trig Enable" end="7" id="DPWM3_B_TRIG_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="6" description="Front End DPWM2 PWM-B Trig Enable" end="6" id="DPWM2_B_TRIG_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="5" description="Front End DPWM1 PWM-B Trig Enable" end="5" id="DPWM1_B_TRIG_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="4" description="Front End DPWM0 PWM-B Trig Enable" end="4" id="DPWM0_B_TRIG_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="3" description="Front End DPWM3 PWM-A Trig Enable" end="3" id="DPWM3_A_TRIG_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="2" description="Front End DPWM2 PWM-A Trig Enable" end="2" id="DPWM2_A_TRIG_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="1" description="Front End DPWM1 PWM-A Trig Enable" end="1" id="DPWM1_A_TRIG_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="Front End DPWM0 PWM-A Trig Enable" end="0" id="DPWM0_A_TRIG_EN" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="FECTRL1MUX" description="Front End Control 1 Mux Register" id="FECTRL1MUX" offset="0x04" width="32">
		<bitfield begin="31" description="RESERVED" end="14" id="RESERVED" rwaccess="" width="18">
		</bitfield>
		<bitfield begin="13" description="Front End NL Limit Select" end="12" id="NL_SEL" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="11" description="Front End DPWM3 Frame Sync Enable" end="11" id="DPWM3_FRAME_SYNC_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="10" description="Front End DPWM3 Frame Sync Enable" end="10" id="DPWM2_FRAME_SYNC_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="9" description="Front End DPWM3 Frame Sync Enable" end="9" id="DPWM1_FRAME_SYNC_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="8" description="Front End DPWM3 Frame Sync Enable" end="8" id="DPWM0_FRAME_SYNC_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="7" description="Front End DPWM3 PWM-B Trig Enable" end="7" id="DPWM3_B_TRIG_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="6" description="Front End DPWM2 PWM-B Trig Enable" end="6" id="DPWM2_B_TRIG_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="5" description="Front End DPWM1 PWM-B Trig Enable" end="5" id="DPWM1_B_TRIG_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="4" description="Front End DPWM0 PWM-B Trig Enable" end="4" id="DPWM0_B_TRIG_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="3" description="Front End DPWM3 PWM-A Trig Enable" end="3" id="DPWM3_A_TRIG_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="2" description="Front End DPWM2 PWM-A Trig Enable" end="2" id="DPWM2_A_TRIG_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="1" description="Front End DPWM1 PWM-A Trig Enable" end="1" id="DPWM1_A_TRIG_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="Front End DPWM0 PWM-A Trig Enable" end="0" id="DPWM0_A_TRIG_EN" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="FECTRL2MUX" description="Front End Control 2 Mux Register" id="FECTRL2MUX" offset="0x08" width="32">
		<bitfield begin="31" description="RESERVED" end="14" id="RESERVED" rwaccess="" width="18">
		</bitfield>
		<bitfield begin="13" description="Front End NL Limit Select" end="12" id="NL_SEL" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="11" description="Front End DPWM3 Frame Sync Enable" end="11" id="DPWM3_FRAME_SYNC_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="10" description="Front End DPWM3 Frame Sync Enable" end="10" id="DPWM2_FRAME_SYNC_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="9" description="Front End DPWM3 Frame Sync Enable" end="9" id="DPWM1_FRAME_SYNC_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="8" description="Front End DPWM3 Frame Sync Enable" end="8" id="DPWM0_FRAME_SYNC_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="7" description="Front End DPWM3 PWM-B Trig Enable" end="7" id="DPWM3_B_TRIG_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="6" description="Front End DPWM2 PWM-B Trig Enable" end="6" id="DPWM2_B_TRIG_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="5" description="Front End DPWM1 PWM-B Trig Enable" end="5" id="DPWM1_B_TRIG_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="4" description="Front End DPWM0 PWM-B Trig Enable" end="4" id="DPWM0_B_TRIG_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="3" description="Front End DPWM3 PWM-A Trig Enable" end="3" id="DPWM3_A_TRIG_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="2" description="Front End DPWM2 PWM-A Trig Enable" end="2" id="DPWM2_A_TRIG_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="1" description="Front End DPWM1 PWM-A Trig Enable" end="1" id="DPWM1_A_TRIG_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="Front End DPWM0 PWM-A Trig Enable" end="0" id="DPWM0_A_TRIG_EN" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="SAMPTRIGCTRL" description="Sample Trigger Control Register" id="SAMPTRIGCTRL" offset="0x0C" width="32">
		<bitfield begin="31" description="RESERVED" end="12" id="RESERVED" rwaccess="" width="20">
		</bitfield>
		<bitfield begin="11" description="Front End 2 DPWM 3 Trig Enable" end="11" id="FE2_TRIG_DPWM3_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="10" description="Front End 2 DPWM 2 Trig Enable" end="10" id="FE2_TRIG_DPWM2_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="9" description="Front End 2 DPWM 1 Trig Enable" end="9" id="FE2_TRIG_DPWM1_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="8" description="Front End 2 DPWM 1 Trig Enable" end="8" id="FE2_TRIG_DPWM0_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="7" description="Front End 1 DPWM 3 Trig Enable" end="7" id="FE1_TRIG_DPWM3_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="6" description="Front End 1 DPWM 2 Trig Enable" end="6" id="FE1_TRIG_DPWM2_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="5" description="Front End 1 DPWM 1 Trig Enable" end="5" id="FE1_TRIG_DPWM1_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="4" description="Front End 1 DPWM 1 Trig Enable" end="4" id="FE1_TRIG_DPWM0_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="3" description="Front End 0 DPWM 3 Trig Enable" end="3" id="FE0_TRIG_DPWM3_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="2" description="Front End 0 DPWM 2 Trig Enable" end="2" id="FE0_TRIG_DPWM2_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="1" description="Front End 0 DPWM 1 Trig Enable" end="1" id="FE0_TRIG_DPWM1_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="Front End 0 DPWM 1 Trig Enable" end="0" id="FE0_TRIG_DPWM0_EN" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="EXTDACCTRL" description="External DAC Control Register" id="EXTDACCTRL" offset="0x10" width="32">
		<bitfield begin="31" description="RESERVED" end="27" id="RESERVED" rwaccess="" width="5">
		</bitfield>
		<bitfield begin="26" description="DAC 2 Select" end="24" id="DAC2_SEL" rwaccess="RW" width="3">
		</bitfield>
		<bitfield begin="23" description="RESERVED" end="19" id="RESERVED" rwaccess="" width="5">
		</bitfield>
		<bitfield begin="18" description="DAC 1 Select" end="16" id="DAC1_SEL" rwaccess="RW" width="3">
		</bitfield>
		<bitfield begin="15" description="RESERVED" end="11" id="RESERVED" rwaccess="" width="5">
		</bitfield>
		<bitfield begin="10" description="DAC 0 Select" end="8" id="DAC0_SEL" rwaccess="RW" width="3">
		</bitfield>
		<bitfield begin="7" description="RESERVED" end="3" id="RESERVED" rwaccess="" width="5">
		</bitfield>
		<bitfield begin="2" description="External DAC 2 Enable" end="2" id="EXT_DAC2_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="1" description="External DAC 1 Enable" end="1" id="EXT_DAC1_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="External DAC 0 Enable" end="0" id="EXT_DAC0_EN" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="FILTERMUX" description="Filter Mux Register" id="FILTERMUX" offset="0x14" width="32">
		<bitfield begin="31" description="RESERVED" end="30" id="RESERVED" rwaccess="" width="2">
		</bitfield>
		<bitfield begin="29" description="Filter 2 KComp Select" end="28" id="FILTER2_KCOMP_SEL" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="27" description="Filter 1 KComp Select" end="26" id="FILTER1_KCOMP_SEL" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="25" description="Filter 0 KComp Select" end="24" id="FILTER0_KCOMP_SEL" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="23" description="RESERVED" end="19" id="RESERVED" rwaccess="" width="5">
		</bitfield>
		<bitfield begin="18" description="Filter 2 Feedforward Select" end="18" id="FILTER2_FFWD_SEL" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="17" description="Filter 1 Feedforward Select" end="17" id="FILTER1_FFWD_SEL" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="16" description="Filter 0 Feedforward Select" end="16" id="FILTER0_FFWD_SEL" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="15" description="RESERVED" end="14" id="RESERVED" rwaccess="" width="2">
		</bitfield>
		<bitfield begin="13" description="Filter 2 Switching Period Select" end="12" id="FILTER2_PER_SEL" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="11" description="Filter 1 Switching Period Select" end="10" id="FILTER1_PER_SEL" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="9" description="Filter 0 Switching Period Select" end="8" id="FILTER0_PER_SEL" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="7" description="RESERVED" end="6" id="RESERVED" rwaccess="" width="2">
		</bitfield>
		<bitfield begin="5" description="Filter 2 Front End Select" end="4" id="FILTER2_FE_SEL" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="3" description="Filter 1 Front End Select" end="2" id="FILTER1_FE_SEL" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="1" description="Filter 0 Front End Select" end="0" id="FILTER0_FE_SEL" rwaccess="RW" width="2">
		</bitfield>
	</register>
	<register acronym="FILTERKCOMPA" description="Filter KCOMP A Register" id="FILTERKCOMPA" offset="0x18" width="32">
		<bitfield begin="31" description="RESERVED" end="30" id="RESERVED" rwaccess="" width="2">
		</bitfield>
		<bitfield begin="29" description="KCOMP1 Value" end="16" id="KCOMP1" rwaccess="RW" width="14">
		</bitfield>
		<bitfield begin="15" description="RESERVED" end="14" id="RESERVED" rwaccess="" width="2">
		</bitfield>
		<bitfield begin="13" description="KCOMP0 Value" end="0" id="KCOMP0" rwaccess="RW" width="14">
		</bitfield>
	</register>
	<register acronym="FILTERKCOMPB" description="Filter KCOMP B Register" id="FILTERKCOMPB" offset="0x1C" width="32">
		<bitfield begin="31" description="RESERVED" end="14" id="RESERVED" rwaccess="" width="18">
		</bitfield>
		<bitfield begin="13" description="KCOMP2 Value" end="0" id="KCOMP2" rwaccess="RW" width="14">
		</bitfield>
	</register>
	<register acronym="DPWMMUX" description="DPWM Mux Register" id="DPWMMUX" offset="0x20" width="32">
		<bitfield begin="31" description="DPWM3 Sync Fet Ramp Select" end="30" id="DPWM3_SYNC_FET_SEL" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="29" description="DPWM2 Sync Fet Ramp Select" end="28" id="DPWM2_SYNC_FET_SEL" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="27" description="DPWM1 Sync Fet Ramp Select" end="26" id="DPWM1_SYNC_FET_SEL" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="25" description="DPWM0 Sync Fet Ramp Select" end="24" id="DPWM0_SYNC_FET_SEL" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="23" description="RESERVED" end="20" id="RESERVED" rwaccess="" width="4">
		</bitfield>
		<bitfield begin="19" description="DPWM3 Sync Select" end="18" id="DPWM3_SYNC_SEL" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="17" description="DPWM2 Sync Select" end="16" id="DPWM2_SYNC_SEL" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="15" description="DPWM1 Sync Select" end="14" id="DPWM1_SYNC_SEL" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="13" description="DPWM0 Sync Select" end="12" id="DPWM0_SYNC_SEL" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="11" description="DPWM3 Filter Select" end="9" id="DPWM3_FILTER_SEL" rwaccess="RW" width="3">
		</bitfield>
		<bitfield begin="8" description="DPWM2 Filter Select" end="6" id="DPWM2_FILTER_SEL" rwaccess="RW" width="3">
		</bitfield>
		<bitfield begin="5" description="DPWM1 Filter Select" end="3" id="DPWM1_FILTER_SEL" rwaccess="RW" width="3">
		</bitfield>
		<bitfield begin="2" description="DPWM0 Filter Select" end="0" id="DPWM0_FILTER_SEL" rwaccess="RW" width="3">
		</bitfield>
	</register>
	<register acronym="CPCTRL" description="Constant Power Control Register" id="CPCTRL" offset="0x24" width="32">
		<bitfield begin="31" description="RESERVED" end="17" id="RESERVED" rwaccess="" width="15">
		</bitfield>
		<bitfield begin="16" description="Constant Power/Current Interrupt Enable" end="16" id="CPCC_INT_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="15" description="Enables DAC Setpoint comparison" end="15" id="DAC_COMP_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="14" description="Enable Firwmare Divisor for Constant Power Calculation" end="14" id="FW_DIVISOR_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="13" description="Enable comparison of duty cycle in loop switching" end="13" id="LOWER_COMP_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="12" description="Enables freeze of Voltage Loop Integration in CC Mode" end="12" id="VLOOP_FREEZE_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="11" description="Select Voltage Loop for Loop Switching" end="10" id="VLOOP_SEL" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="9" description="Select Current Loop for Loop Switching" end="8" id="CLOOP_SEL" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="7" description="Select Input Threshold for CPCC" end="5" id="THRESH_SEL" rwaccess="RW" width="3">
		</bitfield>
		<bitfield begin="4" description="Select Divisor Value" end="3" id="DIVISOR_SEL" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="2" description="Constant Power/Current Configuration" end="1" id="CPCC_CONFIG" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="0" description="Constant Power Constant Current Enable" end="0" id="CPCC_EN" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="CPNOM" description="Constant Power Nominal Threshold Register" id="CPNOM" offset="0x28" width="32">
		<bitfield begin="31" description="RESERVED" end="26" id="RESERVED" rwaccess="" width="6">
		</bitfield>
		<bitfield begin="25" description="Nominal Current Upper Threshold" end="16" id="NOM_CURRENT_UPPER" rwaccess="RW" width="10">
		</bitfield>
		<bitfield begin="15" description="RESERVED" end="10" id="RESERVED" rwaccess="" width="6">
		</bitfield>
		<bitfield begin="9" description="Nominal Current Lower Threshold" end="0" id="NOM_CURRENT_LOWER" rwaccess="RW" width="10">
		</bitfield>
	</register>
	<register acronym="CPMAX" description="Constant Power Maximum Threshold Register" id="CPMAX" offset="0x2C" width="32">
		<bitfield begin="31" description="RESERVED" end="26" id="RESERVED" rwaccess="" width="6">
		</bitfield>
		<bitfield begin="25" description="Maximum Current Upper Threshold" end="16" id="MAX_CURRENT_UPPER" rwaccess="RW" width="10">
		</bitfield>
		<bitfield begin="15" description="RESERVED" end="10" id="RESERVED" rwaccess="" width="6">
		</bitfield>
		<bitfield begin="9" description="Maximum Current Lower Threshold" end="0" id="MAX_CURRENT_LOWER" rwaccess="RW" width="10">
		</bitfield>
	</register>
	<register acronym="CPCONFIG" description="Constant Power Configuration Register" id="CPCONFIG" offset="0x30" width="32">
		<bitfield begin="31" description="RESERVED" end="26" id="RESERVED" rwaccess="" width="6">
		</bitfield>
		<bitfield begin="25" description="Maximum Current" end="16" id="MAX_CURRENT" rwaccess="RW" width="10">
		</bitfield>
		<bitfield begin="15" description="RESERVED" end="10" id="RESERVED" rwaccess="" width="6">
		</bitfield>
		<bitfield begin="9" description="Nominal Voltage" end="0" id="NOM_VOLTAGE" rwaccess="RW" width="10">
		</bitfield>
	</register>
	<register acronym="CPMAXPWR" description="Constant Power Maximum Power Register" id="CPMAXPWR" offset="0x34" width="32">
		<bitfield begin="31" description="RESERVED" end="20" id="RESERVED" rwaccess="" width="12">
		</bitfield>
		<bitfield begin="19" description="Maximum Power" end="0" id="MAX_POWER" rwaccess="RW" width="20">
		</bitfield>
	</register>
	<register acronym="CPINTTHRESH" description="Constant Power Integrator Threshold Register" id="CPINTTHRESH" offset="0x38" width="32">
		<bitfield begin="31" description="RESERVED" end="24" id="RESERVED" rwaccess="" width="8">
		</bitfield>
		<bitfield begin="23" description="Signed Integrator Threshold" end="0" id="INT_THRESH" rwaccess="RW" width="24">
		</bitfield>
	</register>
	<register acronym="CPFWDIVISOR" description="Constant Power Firmware Divisor Register" id="CPFWDIVISOR" offset="0x3C" width="32">
		<bitfield begin="31" description="RESERVED" end="10" id="RESERVED" rwaccess="" width="22">
		</bitfield>
		<bitfield begin="9" description="Firmware configurable divisor" end="0" id="FW_DIVISOR" rwaccess="RW" width="10">
		</bitfield>
	</register>
	<register acronym="CPSTAT" description="Constant Power Status Register" id="CPSTAT" offset="0x40" width="32">
		<bitfield begin="31" description="RESERVED" end="9" id="RESERVED" rwaccess="" width="23">
		</bitfield>
		<bitfield begin="8" description="Constant Current Mode Indication" end="8" id="CONSTANT_CUR" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="7" description="Constant Power Mode Indication" end="7" id="CONSTANT_PWR" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="6" description="Constant Voltage Mode Indication" end="6" id="CONSTANT_VOLT" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="5" description="Constant Current to Voltage Interrupt" end="5" id="CC_TO_CV_INT" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="4" description="Constant Voltage to Current Interrupt" end="4" id="CV_TO_CC_INT" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="3" description="Constant Current to Power Interrupt" end="3" id="CC_TO_CP_INT" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="2" description="Constant Power to Current Interrupt" end="2" id="CP_TO_CC_INT" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="1" description="Constant Power to Voltage Interrupt" end="1" id="CP_TO_CV_INT" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="0" description="Constant Voltage to Power Interrupt" end="0" id="CV_TO_CP_INT" rwaccess="R" width="1">
		</bitfield>
	</register>
	<register acronym="CYCADJCTRL" description="Cycle Adjustment Control" id="CYCADJCTRL" offset="0x44" width="32">
		<bitfield begin="31" description="RESERVED" end="10" id="RESERVED" rwaccess="" width="22">
		</bitfield>
		<bitfield begin="9" description="Cycle Adjustment Gain" end="7" id="CYC_ADJ_GAIN" rwaccess="RW" width="3">
		</bitfield>
		<bitfield begin="6" description="Cycle Adjustment Sync" end="5" id="CYC_ADJ_SYNC" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="4" description="Second Cycle Adjustment Select" end="3" id="SECOND_SAMPLE_SEL" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="2" description="First Cycle Adjustment Select" end="1" id="FIRST_SAMPLE_SEL" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="0" description="Cycle Adjustment Enable" end="0" id="CYC_ADJ_EN" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="CYCADJLIM" description="Cycle Adjustment Limit Register" id="CYCADJLIM" offset="0x48" width="32">
		<bitfield begin="31" description="RESERVED" end="29" id="RESERVED" rwaccess="" width="3">
		</bitfield>
		<bitfield begin="28" description="Cycle Adjustment Upper Limit" end="16" id="CYC_ADJ_UPPER_LIMIT" rwaccess="RW" width="13">
		</bitfield>
		<bitfield begin="15" description="RESERVED" end="13" id="RESERVED" rwaccess="" width="3">
		</bitfield>
		<bitfield begin="12" description="Cycle Adjustment Lower Limit" end="0" id="CYC_ADJ_LOWER_LIMIT" rwaccess="RW" width="13">
		</bitfield>
	</register>
	<register acronym="CYCADJSTAT" description="Cycle Adjustment Status Register" id="CYCADJSTAT" offset="0x4C" width="32">
		<bitfield begin="31" description="RESERVED" end="29" id="RESERVED" rwaccess="" width="3">
		</bitfield>
		<bitfield begin="28" description="Cycle Adjustment Calculation" end="16" id="CYC_ADJ_CAL" rwaccess="R" width="13">
		</bitfield>
		<bitfield begin="15" description="RESERVED" end="10" id="RESERVED" rwaccess="" width="6">
		</bitfield>
		<bitfield begin="9" description="Cycle Adjustment Error" end="0" id="CYC_ADJ_ERROR" rwaccess="R" width="10">
		</bitfield>
	</register>
	<register acronym="GLBEN" description="Global Enable Register" id="GLBEN" offset="0x50" width="32">
		<bitfield begin="31" description="RESERVED" end="11" id="RESERVED" rwaccess="" width="21">
		</bitfield>
		<bitfield begin="10" description="Global Enable for Front End Control 2" end="10" id="FE_CTRL2_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="9" description="Global Enable for Front End Control 1" end="9" id="FE_CTRL1_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="8" description="Global Enable for Front End Control 0" end="8" id="FE_CTRL0_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="7" description="RESERVED" end="4" id="RESERVED" rwaccess="" width="4">
		</bitfield>
		<bitfield begin="3" description="Global Enable for DPWM Module 3" end="3" id="DPWM3_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="2" description="Global Enable for DPWM Module 2" end="2" id="DPWM2_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="1" description="Global Enable for DPWM Module 1" end="1" id="DPWM1_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="Global Enable for DPWM Module 0" end="0" id="DPWM0_EN" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="PWMGLBPER" description="PWM Global Period Register" id="PWMGLBPER" offset="0x54" width="32">
		<bitfield begin="31" description="RESERVED" end="18" id="RESERVED" rwaccess="" width="14">
		</bitfield>
		<bitfield begin="17" description="Global DPWM Period Value" end="4" id="PRD" rwaccess="R" width="14">
		</bitfield>
		<bitfield begin="3" description="RESERVED" end="0" id="RESERVED" rwaccess="" width="4">
		</bitfield>
	</register>
	<register acronym="SYNCCTRL" description="Sync Control Register" id="SYNCCTRL" offset="0x58" width="32">
		<bitfield begin="31" description="RESERVED" end="6" id="RESERVED" rwaccess="" width="26">
		</bitfield>
		<bitfield begin="5" description="Sync pin value" end="5" id="SYNC_IN" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="4" description="Sync Select" end="2" id="SYNC_MUX_SEL" rwaccess="RW" width="3">
		</bitfield>
		<bitfield begin="1" description="Sync GPIO Value" end="1" id="SYNC_OUT" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="Sync Pin Direction" end="0" id="SYNC_DIR" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="LLCTRL" description="Light Load Control Register" id="LLCTRL" offset="0x5C" width="32">
		<bitfield begin="31" description="RESERVED" end="26" id="RESERVED" rwaccess="" width="6">
		</bitfield>
		<bitfield begin="25" description="DPWM On Time during Light Load Mode" end="8" id="DPWM_ON_TIME" rwaccess="RW" width="18">
		</bitfield>
		<bitfield begin="7" description="RESERVED" end="4" id="RESERVED" rwaccess="" width="4">
		</bitfield>
		<bitfield begin="3" description="Cycle Counter Enable" end="3" id="CYCLE_CNT_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="2" description="Light Load Filter Select" end="1" id="LL_FILTER_SEL" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="0" description="Light Load Enable" end="0" id="LL_EN" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="LLENTHRESH" description="Light Load Enable Threshold Register" id="LLENTHRESH" offset="0x60" width="32">
		<bitfield begin="31" description="Switching Cycle Counter Threshold for turning on burst mode" end="24" id="CYCLE_CNT_THRESH" rwaccess="RW" width="8">
		</bitfield>
		<bitfield begin="23" description="RESERVED" end="18" id="RESERVED" rwaccess="" width="6">
		</bitfield>
		<bitfield begin="17" description="Filter Data Threshold to turn on burst mode" end="0" id="TURN_ON_THRESH" rwaccess="RW" width="18">
		</bitfield>
	</register>
	<register acronym="LLDISTHRESH" description="Light Load Disable Threshold Register" id="LLDISTHRESH" offset="0x64" width="32">
		<bitfield begin="31" description="RESERVED" end="18" id="RESERVED" rwaccess="" width="14">
		</bitfield>
		<bitfield begin="17" description="Filter Data Threshold to turn off burst mode" end="0" id="TURN_OFF_THRESH" rwaccess="RW" width="18">
		</bitfield>
	</register>
	<register acronym="APCMCTRL" description="Analog Peak Current Mode Control Register" id="APCMCTRL" offset="0x68" width="32">
		<bitfield begin="31" description="RESERVED" end="6" id="RESERVED" rwaccess="" width="26">
		</bitfield>
		<bitfield begin="5" description="PCM Filter Select" end="4" id="PCM_FILTER_SEL" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="3" description="PCM Latch Enable" end="3" id="PCM_LATCH_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="2" description="Analog Peak Current Front End Select" end="1" id="PCM_FE_SEL" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="0" description="Analog Peak Current Mode Enable" end="0" id="PCM_EN" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="DTCCTRL" description="DTC Control Register" id="DTCCTRL" offset="0x78" width="32">
		<bitfield begin="31" description="RESERVED" end="23" id="RESERVED" rwaccess="" width="9">
		</bitfield>
		<bitfield begin="22" description="" end="22" id="FLT_INT_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="21" description="" end="20" id="FLT_MAX_CNT" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="19" description="" end="17" id="FLT_STEP" rwaccess="RW" width="3">
		</bitfield>
		<bitfield begin="16" description="" end="13" id="FLT_THRESH" rwaccess="RW" width="4">
		</bitfield>
		<bitfield begin="12" description="" end="9" id="PWM_A_SEL" rwaccess="RW" width="4">
		</bitfield>
		<bitfield begin="8" description="" end="5" id="PWM_B_SEL" rwaccess="RW" width="4">
		</bitfield>
		<bitfield begin="4" description="" end="4" id="A_POL" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="3" description="" end="3" id="B_POL" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="2" description="" end="2" id="INPUT_MODE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="1" description="Changed to MODE. 10/17/2014 AC" end="1" id="MODE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="" end="0" id="DTC_EN" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="DTCTARGET" description="DTC Target Register" id="DTCTARGET" offset="0x7C" width="32">
		<bitfield begin="31" description="RESERVED" end="24" id="RESERVED" rwaccess="" width="8">
		</bitfield>
		<bitfield begin="23" description="" end="17" id="DETECT_BLANK" rwaccess="RW" width="7">
		</bitfield>
		<bitfield begin="16" description="" end="9" id="DETECT_LEN" rwaccess="RW" width="8">
		</bitfield>
		<bitfield begin="8" description="" end="7" id="TARGET_OFFSET" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="6" description="" end="0" id="TARGET_LOW" rwaccess="RW" width="7">
		</bitfield>
	</register>
	<register acronym="DTCLIMIT" description="DTC Limit Register" id="DTCLIMIT" offset="0x80" width="32">
		<bitfield begin="31" description="RESERVED" end="20" id="RESERVED" rwaccess="" width="12">
		</bitfield>
		<bitfield begin="19" description="" end="10" id="ADJ_MAX" rwaccess="RW" width="10">
		</bitfield>
		<bitfield begin="9" description="" end="0" id="ADJ_MIN" rwaccess="RW" width="10">
		</bitfield>
	</register>
	<register acronym="DTCMANUAL" description="DTC Manual Control Register" id="DTCMANUAL" offset="0x84" width="32">
		<bitfield begin="31" description="RESERVED" end="20" id="RESERVED" rwaccess="" width="12">
		</bitfield>
		<bitfield begin="19" description="" end="10" id="A_ADJ" rwaccess="RW" width="10">
		</bitfield>
		<bitfield begin="9" description="" end="0" id="B_ADJ" rwaccess="RW" width="10">
		</bitfield>
	</register>
	<register acronym="DTCMONITOR" description="DTC Monitor Register" id="DTCMONITOR" offset="0x88" width="32">
		<bitfield begin="31" description="RESERVED" end="20" id="RESERVED" rwaccess="" width="12">
		</bitfield>
		<bitfield begin="19" description="" end="10" id="A_ADJ" rwaccess="R" width="10">
		</bitfield>
		<bitfield begin="9" description="" end="0" id="B_ADJ" rwaccess="R" width="10">
		</bitfield>
	</register>
	<register acronym="DTCSTAT" description="DTC Status Register" id="DTCSTAT" offset="0x8C" width="32">
		<bitfield begin="31" description="RESERVED" end="15" id="RESERVED" rwaccess="" width="17">
		</bitfield>
		<bitfield begin="14" description="" end="8" id="A_CNT" rwaccess="RW" width="7">
		</bitfield>
		<bitfield begin="7" description="" end="1" id="B_CNT" rwaccess="RW" width="7">
		</bitfield>
		<bitfield begin="0" description="" end="0" id="FLAG" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="DTCIOCTRL" description="DTC IO CTRL Register" id="DTCIOCTRL" offset="0x90" width="32">
		<bitfield begin="31" description="RESERVED" end="8" id="RESERVED" rwaccess="" width="24">
		</bitfield>
		<bitfield begin="7" description="DTC B FUNC Mode" end="7" id="DTC_B_FUNC" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="6" description="DTC B GPIO DIR" end="6" id="DTC_B_GPIO_DIR" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="5" description="DTC B GPIO VAL" end="5" id="DTC_B_GPIO_VAL" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="4" description="DTC B GPIO IN" end="4" id="DTC_B_GPIO_IN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="3" description="DTC A FUNC Mode" end="3" id="DTC_A_FUNC" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="2" description="DTC A GPIO DIR" end="2" id="DTC_A_GPIO_DIR" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="1" description="DTC A GPIO VAL" end="1" id="DTC_A_GPIO_VAL" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="DTC A GPIO IN" end="0" id="DTC_A_GPIO_IN" rwaccess="RW" width="1">
		</bitfield>
	</register>
</module>