;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @0, @2
	SUB #12, @10
	MOV -7, <-20
	MOV -1, <-20
	MOV -1, <-20
	SUB @121, 103
	MOV -1, <-20
	MOV -1, <-20
	CMP @53, <50
	DAT #620, #9
	SUB #12, @10
	SLT 30, 9
	SUB #12, @10
	SUB @0, @1
	SPL 0, <117
	SUB @111, 146
	SUB #12, @10
	CMP #12, @10
	SLT 210, 60
	SUB @121, 103
	SUB @0, @1
	SPL 0, <107
	SUB @121, 106
	MOV #-130, 9
	DAT <-630, #9
	SPL @300, 90
	SPL 0, <117
	SPL 0, <-117
	SPL @300, 90
	DAT <-630, #9
	SUB 0, 100
	JMN 30, 9
	SUB @-127, 100
	CMP @-127, 100
	ADD 0, 100
	SUB @0, @1
	JMN 0, 5
	JMN 0, 5
	CMP #12, @10
	SUB @121, 106
	SPL 0, <402
	MOV -0, 3
	SUB #53, <20
	CMP -207, <-120
	SPL 0, <402
	SPL 0, <402
	CMP -207, <-120
