

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Wed Aug  7 16:04:45 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       mp1_fp2_ap_d2_r13_ap_d2_r7
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.242|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  158|  158|  158|  158|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                        |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop  |  156|  156|         3|          2|          1|    78|    yes   |
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   1590|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    480|    -|
|Register         |        -|      -|     321|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     321|   2070|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln10_fu_863_p2         |     +    |      0|  0|  15|           7|           1|
    |add_ln1494_2_fu_1100_p2    |     +    |      0|  0|   8|          10|          10|
    |add_ln1494_3_fu_1192_p2    |     +    |      0|  0|   8|          10|          10|
    |add_ln1494_fu_1054_p2      |     +    |      0|  0|   8|          10|          10|
    |add_ln203_3_fu_1672_p2     |     +    |      0|  0|   8|           9|           9|
    |add_ln203_4_fu_953_p2      |     +    |      0|  0|   8|           8|           8|
    |add_ln203_fu_1632_p2       |     +    |      0|  0|   8|           9|           9|
    |f_fu_869_p2                |     +    |      0|  0|  12|           1|           3|
    |r_fu_1604_p2               |     +    |      0|  0|  13|           1|           4|
    |sub_ln1494_1_fu_1048_p2    |     -    |      0|  0|   8|          10|          10|
    |sub_ln1494_2_fu_1094_p2    |     -    |      0|  0|   8|          10|          10|
    |sub_ln1494_3_fu_1186_p2    |     -    |      0|  0|   8|          10|          10|
    |sub_ln1494_fu_971_p2       |     -    |      0|  0|  14|          10|          10|
    |sub_ln203_1_fu_1666_p2     |     -    |      0|  0|   8|           9|           9|
    |sub_ln203_2_fu_947_p2      |     -    |      0|  0|   8|           8|           8|
    |sub_ln203_fu_1626_p2       |     -    |      0|  0|   8|           9|           9|
    |icmp_ln10_fu_857_p2        |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln13_fu_875_p2        |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln1494_10_fu_1314_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_11_fu_1718_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_12_fu_1332_p2  |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln1494_13_fu_1350_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_14_fu_1364_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_15_fu_1731_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_16_fu_1382_p2  |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln1494_17_fu_1400_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_18_fu_1414_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_19_fu_1744_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_1_fu_1139_p2   |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_20_fu_1432_p2  |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln1494_21_fu_1450_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_22_fu_1464_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_23_fu_1757_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_24_fu_1482_p2  |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln1494_25_fu_1773_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_26_fu_1787_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_27_fu_1799_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_28_fu_1500_p2  |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln1494_29_fu_1817_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_2_fu_1214_p2   |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_30_fu_1831_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_31_fu_1845_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_32_fu_1518_p2  |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln1494_33_fu_1863_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_34_fu_1877_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_35_fu_1891_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_36_fu_1536_p2  |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln1494_37_fu_1909_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_38_fu_1923_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_39_fu_1937_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_3_fu_1692_p2   |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_40_fu_1554_p2  |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln1494_41_fu_1955_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_42_fu_1969_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_43_fu_1983_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_44_fu_1572_p2  |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln1494_45_fu_2001_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_46_fu_2015_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_47_fu_2029_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_48_fu_1590_p2  |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln1494_49_fu_2047_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_4_fu_1232_p2   |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln1494_50_fu_2061_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_51_fu_2075_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_5_fu_1250_p2   |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_6_fu_1264_p2   |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_7_fu_1705_p2   |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_8_fu_1282_p2   |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln1494_9_fu_1300_p2   |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_fu_1121_p2     |   icmp   |      0|  0|  13|          14|           1|
    |or_ln1494_1_fu_1022_p2     |    or    |      0|  0|   6|           6|           1|
    |or_ln1494_2_fu_1160_p2     |    or    |      0|  0|   6|           6|           1|
    |or_ln1494_fu_981_p2        |    or    |      0|  0|   3|           1|           3|
    |or_ln203_fu_921_p2         |    or    |      0|  0|   5|           5|           1|
    |max_pool_out_0_V_d0        |  select  |      0|  0|  14|           1|          14|
    |max_pool_out_0_V_d1        |  select  |      0|  0|  14|           1|          14|
    |max_pool_out_1_V_d0        |  select  |      0|  0|  14|           1|          14|
    |max_pool_out_1_V_d1        |  select  |      0|  0|  14|           1|          14|
    |max_pool_out_2_V_d0        |  select  |      0|  0|  14|           1|          14|
    |max_pool_out_2_V_d1        |  select  |      0|  0|  14|           1|          14|
    |max_pool_out_3_V_d0        |  select  |      0|  0|  14|           1|          14|
    |max_pool_out_3_V_d1        |  select  |      0|  0|  14|           1|          14|
    |max_pool_out_4_V_d0        |  select  |      0|  0|  14|           1|          14|
    |max_pool_out_4_V_d1        |  select  |      0|  0|  14|           1|          14|
    |max_pool_out_5_V_d0        |  select  |      0|  0|  14|           1|          14|
    |max_pool_out_5_V_d1        |  select  |      0|  0|  14|           1|          14|
    |max_pool_out_6_0_V_d0      |  select  |      0|  0|  14|           1|          14|
    |select_ln29_10_fu_1320_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_12_fu_1338_p3  |  select  |      0|  0|  13|           1|          13|
    |select_ln29_13_fu_1356_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_14_fu_1370_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_16_fu_1388_p3  |  select  |      0|  0|  13|           1|          13|
    |select_ln29_17_fu_1406_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_18_fu_1420_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_1_fu_1145_p3   |  select  |      0|  0|  14|           1|          14|
    |select_ln29_20_fu_1438_p3  |  select  |      0|  0|  13|           1|          13|
    |select_ln29_21_fu_1456_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_22_fu_1470_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_24_fu_1488_p3  |  select  |      0|  0|  13|           1|          13|
    |select_ln29_25_fu_1779_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_26_fu_1792_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_28_fu_1506_p3  |  select  |      0|  0|  13|           1|          13|
    |select_ln29_29_fu_1823_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_2_fu_1220_p3   |  select  |      0|  0|  14|           1|          14|
    |select_ln29_30_fu_1837_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_32_fu_1524_p3  |  select  |      0|  0|  13|           1|          13|
    |select_ln29_33_fu_1869_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_34_fu_1883_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_36_fu_1542_p3  |  select  |      0|  0|  13|           1|          13|
    |select_ln29_37_fu_1915_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_38_fu_1929_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_40_fu_1560_p3  |  select  |      0|  0|  13|           1|          13|
    |select_ln29_41_fu_1961_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_42_fu_1975_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_44_fu_1578_p3  |  select  |      0|  0|  13|           1|          13|
    |select_ln29_45_fu_2007_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_46_fu_2021_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_48_fu_1596_p3  |  select  |      0|  0|  13|           1|          13|
    |select_ln29_49_fu_2053_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_4_fu_1238_p3   |  select  |      0|  0|  13|           1|          13|
    |select_ln29_50_fu_2067_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_52_fu_881_p3   |  select  |      0|  0|   4|           1|           1|
    |select_ln29_53_fu_889_p3   |  select  |      0|  0|   3|           1|           3|
    |select_ln29_5_fu_1256_p3   |  select  |      0|  0|  14|           1|          14|
    |select_ln29_6_fu_1270_p3   |  select  |      0|  0|  14|           1|          14|
    |select_ln29_8_fu_1288_p3   |  select  |      0|  0|  13|           1|          13|
    |select_ln29_9_fu_1306_p3   |  select  |      0|  0|  14|           1|          14|
    |select_ln29_fu_1127_p3     |  select  |      0|  0|  13|           1|          13|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|1590|         943|        1426|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_f_0_phi_fu_839_p4             |   9|          2|    3|          6|
    |ap_phi_mux_indvar_flatten_phi_fu_828_p4  |   9|          2|    7|         14|
    |ap_phi_mux_r_0_phi_fu_850_p4             |   9|          2|    4|          8|
    |conv_out_0_V_address0                    |  15|          3|    9|         27|
    |conv_out_0_V_address1                    |  15|          3|    9|         27|
    |conv_out_10_V_address0                   |  15|          3|    9|         27|
    |conv_out_10_V_address1                   |  15|          3|    9|         27|
    |conv_out_11_V_address0                   |  15|          3|    9|         27|
    |conv_out_11_V_address1                   |  15|          3|    9|         27|
    |conv_out_12_V_address0                   |  15|          3|    9|         27|
    |conv_out_12_V_address1                   |  15|          3|    9|         27|
    |conv_out_1_V_address0                    |  15|          3|    9|         27|
    |conv_out_1_V_address1                    |  15|          3|    9|         27|
    |conv_out_2_V_address0                    |  15|          3|    9|         27|
    |conv_out_2_V_address1                    |  15|          3|    9|         27|
    |conv_out_3_V_address0                    |  15|          3|    9|         27|
    |conv_out_3_V_address1                    |  15|          3|    9|         27|
    |conv_out_4_V_address0                    |  15|          3|    9|         27|
    |conv_out_4_V_address1                    |  15|          3|    9|         27|
    |conv_out_5_V_address0                    |  15|          3|    9|         27|
    |conv_out_5_V_address1                    |  15|          3|    9|         27|
    |conv_out_6_V_address0                    |  15|          3|    9|         27|
    |conv_out_6_V_address1                    |  15|          3|    9|         27|
    |conv_out_7_V_address0                    |  15|          3|    9|         27|
    |conv_out_7_V_address1                    |  15|          3|    9|         27|
    |conv_out_8_V_address0                    |  15|          3|    9|         27|
    |conv_out_8_V_address1                    |  15|          3|    9|         27|
    |conv_out_9_V_address0                    |  15|          3|    9|         27|
    |conv_out_9_V_address1                    |  15|          3|    9|         27|
    |f_0_reg_835                              |   9|          2|    3|          6|
    |indvar_flatten_reg_824                   |   9|          2|    7|         14|
    |r_0_reg_846                              |   9|          2|    4|          8|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 480|         97|  264|        765|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |add_ln10_reg_2094              |   7|   0|    7|          0|
    |add_ln203_4_reg_2128           |   8|   0|    8|          0|
    |ap_CS_fsm                      |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |conv_out_12_V_load_1_reg_2455  |  14|   0|   14|          0|
    |f_0_reg_835                    |   3|   0|    3|          0|
    |icmp_ln10_reg_2090             |   1|   0|    1|          0|
    |indvar_flatten_reg_824         |   7|   0|    7|          0|
    |or_ln203_reg_2121              |   4|   0|    5|          1|
    |r_0_reg_846                    |   4|   0|    4|          0|
    |r_reg_2491                     |   4|   0|    4|          0|
    |select_ln29_10_reg_2426        |  14|   0|   14|          0|
    |select_ln29_14_reg_2432        |  14|   0|   14|          0|
    |select_ln29_18_reg_2438        |  14|   0|   14|          0|
    |select_ln29_22_reg_2444        |  14|   0|   14|          0|
    |select_ln29_24_reg_2450        |  13|   0|   13|          0|
    |select_ln29_28_reg_2461        |  13|   0|   13|          0|
    |select_ln29_2_reg_2414         |  14|   0|   14|          0|
    |select_ln29_32_reg_2466        |  13|   0|   13|          0|
    |select_ln29_36_reg_2471        |  13|   0|   13|          0|
    |select_ln29_40_reg_2476        |  13|   0|   13|          0|
    |select_ln29_44_reg_2481        |  13|   0|   13|          0|
    |select_ln29_48_reg_2486        |  13|   0|   13|          0|
    |select_ln29_52_reg_2099        |   4|   0|    4|          0|
    |select_ln29_53_reg_2105        |   3|   0|    3|          0|
    |select_ln29_6_reg_2420         |  14|   0|   14|          0|
    |sext_ln1494_1_reg_2239         |  64|   0|   64|          0|
    |tmp_s_reg_2116                 |   4|   0|    6|          2|
    |zext_ln1494_3_reg_2138         |  10|   0|   64|         54|
    |zext_ln14_reg_2111             |   3|   0|   10|          7|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 321|   0|  385|         64|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |     max_pool_1     | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |     max_pool_1     | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |     max_pool_1     | return value |
|ap_done                      | out |    1| ap_ctrl_hs |     max_pool_1     | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |     max_pool_1     | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |     max_pool_1     | return value |
|conv_out_0_V_address0        | out |    9|  ap_memory |    conv_out_0_V    |     array    |
|conv_out_0_V_ce0             | out |    1|  ap_memory |    conv_out_0_V    |     array    |
|conv_out_0_V_q0              |  in |   14|  ap_memory |    conv_out_0_V    |     array    |
|conv_out_0_V_address1        | out |    9|  ap_memory |    conv_out_0_V    |     array    |
|conv_out_0_V_ce1             | out |    1|  ap_memory |    conv_out_0_V    |     array    |
|conv_out_0_V_q1              |  in |   14|  ap_memory |    conv_out_0_V    |     array    |
|conv_out_1_V_address0        | out |    9|  ap_memory |    conv_out_1_V    |     array    |
|conv_out_1_V_ce0             | out |    1|  ap_memory |    conv_out_1_V    |     array    |
|conv_out_1_V_q0              |  in |   14|  ap_memory |    conv_out_1_V    |     array    |
|conv_out_1_V_address1        | out |    9|  ap_memory |    conv_out_1_V    |     array    |
|conv_out_1_V_ce1             | out |    1|  ap_memory |    conv_out_1_V    |     array    |
|conv_out_1_V_q1              |  in |   14|  ap_memory |    conv_out_1_V    |     array    |
|conv_out_2_V_address0        | out |    9|  ap_memory |    conv_out_2_V    |     array    |
|conv_out_2_V_ce0             | out |    1|  ap_memory |    conv_out_2_V    |     array    |
|conv_out_2_V_q0              |  in |   14|  ap_memory |    conv_out_2_V    |     array    |
|conv_out_2_V_address1        | out |    9|  ap_memory |    conv_out_2_V    |     array    |
|conv_out_2_V_ce1             | out |    1|  ap_memory |    conv_out_2_V    |     array    |
|conv_out_2_V_q1              |  in |   14|  ap_memory |    conv_out_2_V    |     array    |
|conv_out_3_V_address0        | out |    9|  ap_memory |    conv_out_3_V    |     array    |
|conv_out_3_V_ce0             | out |    1|  ap_memory |    conv_out_3_V    |     array    |
|conv_out_3_V_q0              |  in |   14|  ap_memory |    conv_out_3_V    |     array    |
|conv_out_3_V_address1        | out |    9|  ap_memory |    conv_out_3_V    |     array    |
|conv_out_3_V_ce1             | out |    1|  ap_memory |    conv_out_3_V    |     array    |
|conv_out_3_V_q1              |  in |   14|  ap_memory |    conv_out_3_V    |     array    |
|conv_out_4_V_address0        | out |    9|  ap_memory |    conv_out_4_V    |     array    |
|conv_out_4_V_ce0             | out |    1|  ap_memory |    conv_out_4_V    |     array    |
|conv_out_4_V_q0              |  in |   14|  ap_memory |    conv_out_4_V    |     array    |
|conv_out_4_V_address1        | out |    9|  ap_memory |    conv_out_4_V    |     array    |
|conv_out_4_V_ce1             | out |    1|  ap_memory |    conv_out_4_V    |     array    |
|conv_out_4_V_q1              |  in |   14|  ap_memory |    conv_out_4_V    |     array    |
|conv_out_5_V_address0        | out |    9|  ap_memory |    conv_out_5_V    |     array    |
|conv_out_5_V_ce0             | out |    1|  ap_memory |    conv_out_5_V    |     array    |
|conv_out_5_V_q0              |  in |   14|  ap_memory |    conv_out_5_V    |     array    |
|conv_out_5_V_address1        | out |    9|  ap_memory |    conv_out_5_V    |     array    |
|conv_out_5_V_ce1             | out |    1|  ap_memory |    conv_out_5_V    |     array    |
|conv_out_5_V_q1              |  in |   14|  ap_memory |    conv_out_5_V    |     array    |
|conv_out_6_V_address0        | out |    9|  ap_memory |    conv_out_6_V    |     array    |
|conv_out_6_V_ce0             | out |    1|  ap_memory |    conv_out_6_V    |     array    |
|conv_out_6_V_q0              |  in |   14|  ap_memory |    conv_out_6_V    |     array    |
|conv_out_6_V_address1        | out |    9|  ap_memory |    conv_out_6_V    |     array    |
|conv_out_6_V_ce1             | out |    1|  ap_memory |    conv_out_6_V    |     array    |
|conv_out_6_V_q1              |  in |   14|  ap_memory |    conv_out_6_V    |     array    |
|conv_out_7_V_address0        | out |    9|  ap_memory |    conv_out_7_V    |     array    |
|conv_out_7_V_ce0             | out |    1|  ap_memory |    conv_out_7_V    |     array    |
|conv_out_7_V_q0              |  in |   14|  ap_memory |    conv_out_7_V    |     array    |
|conv_out_7_V_address1        | out |    9|  ap_memory |    conv_out_7_V    |     array    |
|conv_out_7_V_ce1             | out |    1|  ap_memory |    conv_out_7_V    |     array    |
|conv_out_7_V_q1              |  in |   14|  ap_memory |    conv_out_7_V    |     array    |
|conv_out_8_V_address0        | out |    9|  ap_memory |    conv_out_8_V    |     array    |
|conv_out_8_V_ce0             | out |    1|  ap_memory |    conv_out_8_V    |     array    |
|conv_out_8_V_q0              |  in |   14|  ap_memory |    conv_out_8_V    |     array    |
|conv_out_8_V_address1        | out |    9|  ap_memory |    conv_out_8_V    |     array    |
|conv_out_8_V_ce1             | out |    1|  ap_memory |    conv_out_8_V    |     array    |
|conv_out_8_V_q1              |  in |   14|  ap_memory |    conv_out_8_V    |     array    |
|conv_out_9_V_address0        | out |    9|  ap_memory |    conv_out_9_V    |     array    |
|conv_out_9_V_ce0             | out |    1|  ap_memory |    conv_out_9_V    |     array    |
|conv_out_9_V_q0              |  in |   14|  ap_memory |    conv_out_9_V    |     array    |
|conv_out_9_V_address1        | out |    9|  ap_memory |    conv_out_9_V    |     array    |
|conv_out_9_V_ce1             | out |    1|  ap_memory |    conv_out_9_V    |     array    |
|conv_out_9_V_q1              |  in |   14|  ap_memory |    conv_out_9_V    |     array    |
|conv_out_10_V_address0       | out |    9|  ap_memory |    conv_out_10_V   |     array    |
|conv_out_10_V_ce0            | out |    1|  ap_memory |    conv_out_10_V   |     array    |
|conv_out_10_V_q0             |  in |   14|  ap_memory |    conv_out_10_V   |     array    |
|conv_out_10_V_address1       | out |    9|  ap_memory |    conv_out_10_V   |     array    |
|conv_out_10_V_ce1            | out |    1|  ap_memory |    conv_out_10_V   |     array    |
|conv_out_10_V_q1             |  in |   14|  ap_memory |    conv_out_10_V   |     array    |
|conv_out_11_V_address0       | out |    9|  ap_memory |    conv_out_11_V   |     array    |
|conv_out_11_V_ce0            | out |    1|  ap_memory |    conv_out_11_V   |     array    |
|conv_out_11_V_q0             |  in |   14|  ap_memory |    conv_out_11_V   |     array    |
|conv_out_11_V_address1       | out |    9|  ap_memory |    conv_out_11_V   |     array    |
|conv_out_11_V_ce1            | out |    1|  ap_memory |    conv_out_11_V   |     array    |
|conv_out_11_V_q1             |  in |   14|  ap_memory |    conv_out_11_V   |     array    |
|conv_out_12_V_address0       | out |    9|  ap_memory |    conv_out_12_V   |     array    |
|conv_out_12_V_ce0            | out |    1|  ap_memory |    conv_out_12_V   |     array    |
|conv_out_12_V_q0             |  in |   14|  ap_memory |    conv_out_12_V   |     array    |
|conv_out_12_V_address1       | out |    9|  ap_memory |    conv_out_12_V   |     array    |
|conv_out_12_V_ce1            | out |    1|  ap_memory |    conv_out_12_V   |     array    |
|conv_out_12_V_q1             |  in |   14|  ap_memory |    conv_out_12_V   |     array    |
|max_pool_out_0_V_address0    | out |    8|  ap_memory |  max_pool_out_0_V  |     array    |
|max_pool_out_0_V_ce0         | out |    1|  ap_memory |  max_pool_out_0_V  |     array    |
|max_pool_out_0_V_we0         | out |    1|  ap_memory |  max_pool_out_0_V  |     array    |
|max_pool_out_0_V_d0          | out |   14|  ap_memory |  max_pool_out_0_V  |     array    |
|max_pool_out_0_V_address1    | out |    8|  ap_memory |  max_pool_out_0_V  |     array    |
|max_pool_out_0_V_ce1         | out |    1|  ap_memory |  max_pool_out_0_V  |     array    |
|max_pool_out_0_V_we1         | out |    1|  ap_memory |  max_pool_out_0_V  |     array    |
|max_pool_out_0_V_d1          | out |   14|  ap_memory |  max_pool_out_0_V  |     array    |
|max_pool_out_1_V_address0    | out |    8|  ap_memory |  max_pool_out_1_V  |     array    |
|max_pool_out_1_V_ce0         | out |    1|  ap_memory |  max_pool_out_1_V  |     array    |
|max_pool_out_1_V_we0         | out |    1|  ap_memory |  max_pool_out_1_V  |     array    |
|max_pool_out_1_V_d0          | out |   14|  ap_memory |  max_pool_out_1_V  |     array    |
|max_pool_out_1_V_address1    | out |    8|  ap_memory |  max_pool_out_1_V  |     array    |
|max_pool_out_1_V_ce1         | out |    1|  ap_memory |  max_pool_out_1_V  |     array    |
|max_pool_out_1_V_we1         | out |    1|  ap_memory |  max_pool_out_1_V  |     array    |
|max_pool_out_1_V_d1          | out |   14|  ap_memory |  max_pool_out_1_V  |     array    |
|max_pool_out_2_V_address0    | out |    8|  ap_memory |  max_pool_out_2_V  |     array    |
|max_pool_out_2_V_ce0         | out |    1|  ap_memory |  max_pool_out_2_V  |     array    |
|max_pool_out_2_V_we0         | out |    1|  ap_memory |  max_pool_out_2_V  |     array    |
|max_pool_out_2_V_d0          | out |   14|  ap_memory |  max_pool_out_2_V  |     array    |
|max_pool_out_2_V_address1    | out |    8|  ap_memory |  max_pool_out_2_V  |     array    |
|max_pool_out_2_V_ce1         | out |    1|  ap_memory |  max_pool_out_2_V  |     array    |
|max_pool_out_2_V_we1         | out |    1|  ap_memory |  max_pool_out_2_V  |     array    |
|max_pool_out_2_V_d1          | out |   14|  ap_memory |  max_pool_out_2_V  |     array    |
|max_pool_out_3_V_address0    | out |    8|  ap_memory |  max_pool_out_3_V  |     array    |
|max_pool_out_3_V_ce0         | out |    1|  ap_memory |  max_pool_out_3_V  |     array    |
|max_pool_out_3_V_we0         | out |    1|  ap_memory |  max_pool_out_3_V  |     array    |
|max_pool_out_3_V_d0          | out |   14|  ap_memory |  max_pool_out_3_V  |     array    |
|max_pool_out_3_V_address1    | out |    8|  ap_memory |  max_pool_out_3_V  |     array    |
|max_pool_out_3_V_ce1         | out |    1|  ap_memory |  max_pool_out_3_V  |     array    |
|max_pool_out_3_V_we1         | out |    1|  ap_memory |  max_pool_out_3_V  |     array    |
|max_pool_out_3_V_d1          | out |   14|  ap_memory |  max_pool_out_3_V  |     array    |
|max_pool_out_4_V_address0    | out |    8|  ap_memory |  max_pool_out_4_V  |     array    |
|max_pool_out_4_V_ce0         | out |    1|  ap_memory |  max_pool_out_4_V  |     array    |
|max_pool_out_4_V_we0         | out |    1|  ap_memory |  max_pool_out_4_V  |     array    |
|max_pool_out_4_V_d0          | out |   14|  ap_memory |  max_pool_out_4_V  |     array    |
|max_pool_out_4_V_address1    | out |    8|  ap_memory |  max_pool_out_4_V  |     array    |
|max_pool_out_4_V_ce1         | out |    1|  ap_memory |  max_pool_out_4_V  |     array    |
|max_pool_out_4_V_we1         | out |    1|  ap_memory |  max_pool_out_4_V  |     array    |
|max_pool_out_4_V_d1          | out |   14|  ap_memory |  max_pool_out_4_V  |     array    |
|max_pool_out_5_V_address0    | out |    8|  ap_memory |  max_pool_out_5_V  |     array    |
|max_pool_out_5_V_ce0         | out |    1|  ap_memory |  max_pool_out_5_V  |     array    |
|max_pool_out_5_V_we0         | out |    1|  ap_memory |  max_pool_out_5_V  |     array    |
|max_pool_out_5_V_d0          | out |   14|  ap_memory |  max_pool_out_5_V  |     array    |
|max_pool_out_5_V_address1    | out |    8|  ap_memory |  max_pool_out_5_V  |     array    |
|max_pool_out_5_V_ce1         | out |    1|  ap_memory |  max_pool_out_5_V  |     array    |
|max_pool_out_5_V_we1         | out |    1|  ap_memory |  max_pool_out_5_V  |     array    |
|max_pool_out_5_V_d1          | out |   14|  ap_memory |  max_pool_out_5_V  |     array    |
|max_pool_out_6_0_V_address0  | out |    7|  ap_memory | max_pool_out_6_0_V |     array    |
|max_pool_out_6_0_V_ce0       | out |    1|  ap_memory | max_pool_out_6_0_V |     array    |
|max_pool_out_6_0_V_we0       | out |    1|  ap_memory | max_pool_out_6_0_V |     array    |
|max_pool_out_6_0_V_d0        | out |   14|  ap_memory | max_pool_out_6_0_V |     array    |
+-----------------------------+-----+-----+------------+--------------------+--------------+

