--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7804 paths analyzed, 549 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.426ns.
--------------------------------------------------------------------------------

Paths for end point counter/sec_r_3 (SLICE_X14Y6.A2), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/clkdiv/out1_9 (FF)
  Destination:          counter/sec_r_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.364ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.331 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/clkdiv/out1_9 to counter/sec_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y18.BQ      Tcko                  0.408   counter/clkdiv/out1<11>
                                                       counter/clkdiv/out1_9
    SLICE_X21Y19.B2      net (fanout=3)        0.717   counter/clkdiv/out1<9>
    SLICE_X21Y19.B       Tilo                  0.259   counter/clkdiv/GND_4_o_GND_4_o_equal_2_o<26>2
                                                       counter/GND_3_o_paused_AND_19_o2
    SLICE_X21Y21.A1      net (fanout=1)        0.625   counter/GND_3_o_paused_AND_19_o2
    SLICE_X21Y21.A       Tilo                  0.259   db2/mydest_1
                                                       counter/GND_3_o_paused_AND_19_o6
    SLICE_X15Y6.D3       net (fanout=9)        1.935   counter/GND_3_o_paused_AND_19_o
    SLICE_X15Y6.D        Tilo                  0.259   counter/sec_r<2>
                                                       counter/_n0171_inv11
    SLICE_X14Y6.A2       net (fanout=4)        0.613   counter/_n0171_inv1
    SLICE_X14Y6.CLK      Tas                   0.289   counter/sec_r<3>
                                                       counter/sec_r_3_rstpot
                                                       counter/sec_r_3
    -------------------------------------------------  ---------------------------
    Total                                      5.364ns (1.474ns logic, 3.890ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/clkdiv/out1_4 (FF)
  Destination:          counter/sec_r_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.308ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.331 - 0.359)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/clkdiv/out1_4 to counter/sec_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y17.AQ      Tcko                  0.408   counter/clkdiv/out1<7>
                                                       counter/clkdiv/out1_4
    SLICE_X21Y19.B1      net (fanout=9)        0.661   counter/clkdiv/out1<4>
    SLICE_X21Y19.B       Tilo                  0.259   counter/clkdiv/GND_4_o_GND_4_o_equal_2_o<26>2
                                                       counter/GND_3_o_paused_AND_19_o2
    SLICE_X21Y21.A1      net (fanout=1)        0.625   counter/GND_3_o_paused_AND_19_o2
    SLICE_X21Y21.A       Tilo                  0.259   db2/mydest_1
                                                       counter/GND_3_o_paused_AND_19_o6
    SLICE_X15Y6.D3       net (fanout=9)        1.935   counter/GND_3_o_paused_AND_19_o
    SLICE_X15Y6.D        Tilo                  0.259   counter/sec_r<2>
                                                       counter/_n0171_inv11
    SLICE_X14Y6.A2       net (fanout=4)        0.613   counter/_n0171_inv1
    SLICE_X14Y6.CLK      Tas                   0.289   counter/sec_r<3>
                                                       counter/sec_r_3_rstpot
                                                       counter/sec_r_3
    -------------------------------------------------  ---------------------------
    Total                                      5.308ns (1.474ns logic, 3.834ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/clkdiv/out1_7 (FF)
  Destination:          counter/sec_r_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.209ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.331 - 0.359)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/clkdiv/out1_7 to counter/sec_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y17.DQ      Tcko                  0.408   counter/clkdiv/out1<7>
                                                       counter/clkdiv/out1_7
    SLICE_X21Y19.B4      net (fanout=9)        0.562   counter/clkdiv/out1<7>
    SLICE_X21Y19.B       Tilo                  0.259   counter/clkdiv/GND_4_o_GND_4_o_equal_2_o<26>2
                                                       counter/GND_3_o_paused_AND_19_o2
    SLICE_X21Y21.A1      net (fanout=1)        0.625   counter/GND_3_o_paused_AND_19_o2
    SLICE_X21Y21.A       Tilo                  0.259   db2/mydest_1
                                                       counter/GND_3_o_paused_AND_19_o6
    SLICE_X15Y6.D3       net (fanout=9)        1.935   counter/GND_3_o_paused_AND_19_o
    SLICE_X15Y6.D        Tilo                  0.259   counter/sec_r<2>
                                                       counter/_n0171_inv11
    SLICE_X14Y6.A2       net (fanout=4)        0.613   counter/_n0171_inv1
    SLICE_X14Y6.CLK      Tas                   0.289   counter/sec_r<3>
                                                       counter/sec_r_3_rstpot
                                                       counter/sec_r_3
    -------------------------------------------------  ---------------------------
    Total                                      5.209ns (1.474ns logic, 3.735ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Paths for end point counter/sec_l_3 (SLICE_X17Y6.D1), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/clkdiv/out1_9 (FF)
  Destination:          counter/sec_l_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.349ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (0.326 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/clkdiv/out1_9 to counter/sec_l_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y18.BQ      Tcko                  0.408   counter/clkdiv/out1<11>
                                                       counter/clkdiv/out1_9
    SLICE_X21Y19.B2      net (fanout=3)        0.717   counter/clkdiv/out1<9>
    SLICE_X21Y19.B       Tilo                  0.259   counter/clkdiv/GND_4_o_GND_4_o_equal_2_o<26>2
                                                       counter/GND_3_o_paused_AND_19_o2
    SLICE_X21Y21.A1      net (fanout=1)        0.625   counter/GND_3_o_paused_AND_19_o2
    SLICE_X21Y21.A       Tilo                  0.259   db2/mydest_1
                                                       counter/GND_3_o_paused_AND_19_o6
    SLICE_X16Y6.A5       net (fanout=9)        1.974   counter/GND_3_o_paused_AND_19_o
    SLICE_X16Y6.A        Tilo                  0.205   counter/_n0163_inv1
                                                       counter/_n0163_inv11
    SLICE_X17Y6.D1       net (fanout=4)        0.580   counter/_n0163_inv1
    SLICE_X17Y6.CLK      Tas                   0.322   counter/sec_l<3>
                                                       counter/sec_l_3_rstpot
                                                       counter/sec_l_3
    -------------------------------------------------  ---------------------------
    Total                                      5.349ns (1.453ns logic, 3.896ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/clkdiv/out1_4 (FF)
  Destination:          counter/sec_l_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.293ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.326 - 0.359)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/clkdiv/out1_4 to counter/sec_l_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y17.AQ      Tcko                  0.408   counter/clkdiv/out1<7>
                                                       counter/clkdiv/out1_4
    SLICE_X21Y19.B1      net (fanout=9)        0.661   counter/clkdiv/out1<4>
    SLICE_X21Y19.B       Tilo                  0.259   counter/clkdiv/GND_4_o_GND_4_o_equal_2_o<26>2
                                                       counter/GND_3_o_paused_AND_19_o2
    SLICE_X21Y21.A1      net (fanout=1)        0.625   counter/GND_3_o_paused_AND_19_o2
    SLICE_X21Y21.A       Tilo                  0.259   db2/mydest_1
                                                       counter/GND_3_o_paused_AND_19_o6
    SLICE_X16Y6.A5       net (fanout=9)        1.974   counter/GND_3_o_paused_AND_19_o
    SLICE_X16Y6.A        Tilo                  0.205   counter/_n0163_inv1
                                                       counter/_n0163_inv11
    SLICE_X17Y6.D1       net (fanout=4)        0.580   counter/_n0163_inv1
    SLICE_X17Y6.CLK      Tas                   0.322   counter/sec_l<3>
                                                       counter/sec_l_3_rstpot
                                                       counter/sec_l_3
    -------------------------------------------------  ---------------------------
    Total                                      5.293ns (1.453ns logic, 3.840ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/clkdiv/out1_7 (FF)
  Destination:          counter/sec_l_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.194ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.326 - 0.359)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/clkdiv/out1_7 to counter/sec_l_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y17.DQ      Tcko                  0.408   counter/clkdiv/out1<7>
                                                       counter/clkdiv/out1_7
    SLICE_X21Y19.B4      net (fanout=9)        0.562   counter/clkdiv/out1<7>
    SLICE_X21Y19.B       Tilo                  0.259   counter/clkdiv/GND_4_o_GND_4_o_equal_2_o<26>2
                                                       counter/GND_3_o_paused_AND_19_o2
    SLICE_X21Y21.A1      net (fanout=1)        0.625   counter/GND_3_o_paused_AND_19_o2
    SLICE_X21Y21.A       Tilo                  0.259   db2/mydest_1
                                                       counter/GND_3_o_paused_AND_19_o6
    SLICE_X16Y6.A5       net (fanout=9)        1.974   counter/GND_3_o_paused_AND_19_o
    SLICE_X16Y6.A        Tilo                  0.205   counter/_n0163_inv1
                                                       counter/_n0163_inv11
    SLICE_X17Y6.D1       net (fanout=4)        0.580   counter/_n0163_inv1
    SLICE_X17Y6.CLK      Tas                   0.322   counter/sec_l<3>
                                                       counter/sec_l_3_rstpot
                                                       counter/sec_l_3
    -------------------------------------------------  ---------------------------
    Total                                      5.194ns (1.453ns logic, 3.741ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Paths for end point counter/sec_r_1 (SLICE_X15Y6.B2), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/clkdiv/out1_9 (FF)
  Destination:          counter/sec_r_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.239ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.331 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/clkdiv/out1_9 to counter/sec_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y18.BQ      Tcko                  0.408   counter/clkdiv/out1<11>
                                                       counter/clkdiv/out1_9
    SLICE_X21Y19.B2      net (fanout=3)        0.717   counter/clkdiv/out1<9>
    SLICE_X21Y19.B       Tilo                  0.259   counter/clkdiv/GND_4_o_GND_4_o_equal_2_o<26>2
                                                       counter/GND_3_o_paused_AND_19_o2
    SLICE_X21Y21.A1      net (fanout=1)        0.625   counter/GND_3_o_paused_AND_19_o2
    SLICE_X21Y21.A       Tilo                  0.259   db2/mydest_1
                                                       counter/GND_3_o_paused_AND_19_o6
    SLICE_X15Y6.D3       net (fanout=9)        1.935   counter/GND_3_o_paused_AND_19_o
    SLICE_X15Y6.D        Tilo                  0.259   counter/sec_r<2>
                                                       counter/_n0171_inv11
    SLICE_X15Y6.B2       net (fanout=4)        0.455   counter/_n0171_inv1
    SLICE_X15Y6.CLK      Tas                   0.322   counter/sec_r<2>
                                                       counter/sec_r_1_rstpot
                                                       counter/sec_r_1
    -------------------------------------------------  ---------------------------
    Total                                      5.239ns (1.507ns logic, 3.732ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/clkdiv/out1_4 (FF)
  Destination:          counter/sec_r_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.183ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.331 - 0.359)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/clkdiv/out1_4 to counter/sec_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y17.AQ      Tcko                  0.408   counter/clkdiv/out1<7>
                                                       counter/clkdiv/out1_4
    SLICE_X21Y19.B1      net (fanout=9)        0.661   counter/clkdiv/out1<4>
    SLICE_X21Y19.B       Tilo                  0.259   counter/clkdiv/GND_4_o_GND_4_o_equal_2_o<26>2
                                                       counter/GND_3_o_paused_AND_19_o2
    SLICE_X21Y21.A1      net (fanout=1)        0.625   counter/GND_3_o_paused_AND_19_o2
    SLICE_X21Y21.A       Tilo                  0.259   db2/mydest_1
                                                       counter/GND_3_o_paused_AND_19_o6
    SLICE_X15Y6.D3       net (fanout=9)        1.935   counter/GND_3_o_paused_AND_19_o
    SLICE_X15Y6.D        Tilo                  0.259   counter/sec_r<2>
                                                       counter/_n0171_inv11
    SLICE_X15Y6.B2       net (fanout=4)        0.455   counter/_n0171_inv1
    SLICE_X15Y6.CLK      Tas                   0.322   counter/sec_r<2>
                                                       counter/sec_r_1_rstpot
                                                       counter/sec_r_1
    -------------------------------------------------  ---------------------------
    Total                                      5.183ns (1.507ns logic, 3.676ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/clkdiv/out1_7 (FF)
  Destination:          counter/sec_r_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.084ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.331 - 0.359)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/clkdiv/out1_7 to counter/sec_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y17.DQ      Tcko                  0.408   counter/clkdiv/out1<7>
                                                       counter/clkdiv/out1_7
    SLICE_X21Y19.B4      net (fanout=9)        0.562   counter/clkdiv/out1<7>
    SLICE_X21Y19.B       Tilo                  0.259   counter/clkdiv/GND_4_o_GND_4_o_equal_2_o<26>2
                                                       counter/GND_3_o_paused_AND_19_o2
    SLICE_X21Y21.A1      net (fanout=1)        0.625   counter/GND_3_o_paused_AND_19_o2
    SLICE_X21Y21.A       Tilo                  0.259   db2/mydest_1
                                                       counter/GND_3_o_paused_AND_19_o6
    SLICE_X15Y6.D3       net (fanout=9)        1.935   counter/GND_3_o_paused_AND_19_o
    SLICE_X15Y6.D        Tilo                  0.259   counter/sec_r<2>
                                                       counter/_n0171_inv11
    SLICE_X15Y6.B2       net (fanout=4)        0.455   counter/_n0171_inv1
    SLICE_X15Y6.CLK      Tas                   0.322   counter/sec_r<2>
                                                       counter/sec_r_1_rstpot
                                                       counter/sec_r_1
    -------------------------------------------------  ---------------------------
    Total                                      5.084ns (1.507ns logic, 3.577ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point counter/display/panel_0 (SLICE_X24Y9.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter/display/panel_0 (FF)
  Destination:          counter/display/panel_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.434ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter/display/panel_0 to counter/display/panel_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y9.AQ       Tcko                  0.200   counter/display/panel<1>
                                                       counter/display/panel_0
    SLICE_X24Y9.A6       net (fanout=11)       0.044   counter/display/panel<0>
    SLICE_X24Y9.CLK      Tah         (-Th)    -0.190   counter/display/panel<1>
                                                       counter/display/Mcount_panel_xor<0>11_INV_0
                                                       counter/display/panel_0
    -------------------------------------------------  ---------------------------
    Total                                      0.434ns (0.390ns logic, 0.044ns route)
                                                       (89.9% logic, 10.1% route)

--------------------------------------------------------------------------------

Paths for end point counter/sec_r_0 (SLICE_X15Y6.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.451ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter/sec_r_0 (FF)
  Destination:          counter/sec_r_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.451ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter/sec_r_0 to counter/sec_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y6.AQ       Tcko                  0.198   counter/sec_r<2>
                                                       counter/sec_r_0
    SLICE_X15Y6.A6       net (fanout=11)       0.038   counter/sec_r<0>
    SLICE_X15Y6.CLK      Tah         (-Th)    -0.215   counter/sec_r<2>
                                                       counter/sec_r_0_rstpot
                                                       counter/sec_r_0
    -------------------------------------------------  ---------------------------
    Total                                      0.451ns (0.413ns logic, 0.038ns route)
                                                       (91.6% logic, 8.4% route)

--------------------------------------------------------------------------------

Paths for end point counter/sec_l_3 (SLICE_X17Y6.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.456ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter/sec_l_3 (FF)
  Destination:          counter/sec_l_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.456ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter/sec_l_3 to counter/sec_l_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y6.DQ       Tcko                  0.198   counter/sec_l<3>
                                                       counter/sec_l_3
    SLICE_X17Y6.D6       net (fanout=10)       0.043   counter/sec_l<3>
    SLICE_X17Y6.CLK      Tah         (-Th)    -0.215   counter/sec_l<3>
                                                       counter/sec_l_3_rstpot
                                                       counter/sec_l_3
    -------------------------------------------------  ---------------------------
    Total                                      0.456ns (0.413ns logic, 0.043ns route)
                                                       (90.6% logic, 9.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: db1/count<3>/CLK
  Logical resource: db1/count_0/CK
  Location pin: SLICE_X8Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: db1/count<3>/CLK
  Logical resource: db1/count_1/CK
  Location pin: SLICE_X8Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.426|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7804 paths, 0 nets, and 910 connections

Design statistics:
   Minimum period:   5.426ns{1}   (Maximum frequency: 184.298MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed May 16 10:05:34 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 222 MB



