
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.120763                       # Number of seconds simulated
sim_ticks                                120763186229                       # Number of ticks simulated
final_tick                               1178622007542                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  47153                       # Simulator instruction rate (inst/s)
host_op_rate                                    59509                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1287746                       # Simulator tick rate (ticks/s)
host_mem_usage                               16928732                       # Number of bytes of host memory used
host_seconds                                 93778.71                       # Real time elapsed on the host
sim_insts                                  4421966369                       # Number of instructions simulated
sim_ops                                    5580701246                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2411264                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2603136                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       682240                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       556928                       # Number of bytes read from this memory
system.physmem.bytes_read::total              6260352                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1836544                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1836544                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18838                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        20337                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         5330                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         4351                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 48909                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           14348                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                14348                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10599                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     19966880                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13779                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     21555708                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14839                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      5649404                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        16959                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      4611737                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                51839904                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10599                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13779                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14839                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        16959                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              56176                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          15207813                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               15207813                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          15207813                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10599                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     19966880                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13779                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     21555708                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14839                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      5649404                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        16959                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      4611737                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               67047718                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               144973814                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23183043                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19095707                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1932382                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9343035                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8671341                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2436569                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87440                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104452869                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128080887                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23183043                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11107910                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27200039                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6261355                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5792857                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12101337                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1572830                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    141743025                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.100703                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.542725                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       114542986     80.81%     80.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2782902      1.96%     82.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2367944      1.67%     84.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2382876      1.68%     86.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2268987      1.60%     87.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1124850      0.79%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          777322      0.55%     89.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1975903      1.39%     90.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13519255      9.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    141743025                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.159912                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.883476                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103280185                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7211564                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26849986                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       110497                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4290784                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3728001                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6477                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154480624                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51282                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4290784                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103797763                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4591778                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1449636                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26432980                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1180076                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153025236                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2609                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        403764                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       624354                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        25100                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214101211                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713271625                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713271625                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45841986                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33418                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17396                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3819605                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15189657                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7897849                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       311723                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1688874                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149146840                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33418                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139206858                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       107381                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25177134                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57155932                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1374                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    141743025                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.982107                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.581465                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     84355396     59.51%     59.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23728406     16.74%     76.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11961028      8.44%     84.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7808131      5.51%     90.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6907668      4.87%     95.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2701668      1.91%     96.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3067720      2.16%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1117393      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95615      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    141743025                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976275     74.88%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        155498     11.93%     86.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       171930     13.19%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114975224     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012949      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14360181     10.32%     94.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7842482      5.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139206858                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.960221                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1303703                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009365                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    421567825                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174358060                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135092220                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140510561                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       202830                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2977528                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1087                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          678                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       156179                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          588                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4290784                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3881841                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       259297                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149180258                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1171973                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15189657                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7897849                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17396                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        207402                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13102                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          678                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1147577                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1085918                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2233495                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136832398                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14110864                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2374460                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21951661                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19292593                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7840797                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.943842                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135098424                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135092220                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81538852                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221204744                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.931839                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368613                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26767747                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1957087                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    137452241                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.890651                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.708236                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     88350880     64.28%     64.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22508936     16.38%     80.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10807689      7.86%     88.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4816879      3.50%     92.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3765212      2.74%     94.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1537312      1.12%     95.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1564043      1.14%     97.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1095021      0.80%     97.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3006269      2.19%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    137452241                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3006269                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283635635                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302670376                       # The number of ROB writes
system.switch_cpus0.timesIdled                  57020                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3230789                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.449738                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.449738                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.689780                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.689780                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618342196                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186415303                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145851480                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               144973622                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23728362                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19227248                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2056157                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9590876                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9109483                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2536494                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        91440                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    103511054                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             130629909                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23728362                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11645977                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28536293                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6677440                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3450788                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12080362                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1659783                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    140073604                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.138539                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.553035                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       111537311     79.63%     79.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2685038      1.92%     81.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2048357      1.46%     83.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5023609      3.59%     86.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1127142      0.80%     87.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1621977      1.16%     88.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1231273      0.88%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          770563      0.55%     89.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14028334     10.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    140073604                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.163674                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.901060                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       102293787                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5037109                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28096815                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       112789                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4533095                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4096835                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        42379                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     157572234                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        78434                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4533095                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       103159558                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1374061                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2179698                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27334400                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1492784                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     155951467                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        22861                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        274477                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       610781                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       171077                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    219123660                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    726340646                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    726340646                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    172952139                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46171309                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37994                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21242                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5048958                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15037188                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7345198                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       124180                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1630328                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         153190059                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37975                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        142292626                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       194182                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     27944512                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     60563916                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4471                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    140073604                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.015842                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.563874                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     80467287     57.45%     57.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25049377     17.88%     75.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11712686      8.36%     83.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8579056      6.12%     89.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7624744      5.44%     95.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3026572      2.16%     97.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2998828      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       464527      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       150527      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    140073604                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         572703     68.88%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        114852     13.81%     82.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       143901     17.31%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119428030     83.93%     83.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2139346      1.50%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16752      0.01%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13434916      9.44%     94.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7273582      5.11%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     142292626                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.981507                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             831456                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005843                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    425684494                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    181172972                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    138716933                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     143124082                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       349690                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3654782                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1016                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          426                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       226625                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4533095                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         838889                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        93339                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    153228034                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        49096                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15037188                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7345198                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21223                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         81378                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          426                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1119700                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1171076                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2290776                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    139734340                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12913232                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2558286                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20185047                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19849234                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7271815                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.963860                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             138899243                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            138716933                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         83199390                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        230447307                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.956843                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.361034                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101321458                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124432345                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     28797373                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33504                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2059333                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    135540509                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.918045                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.691887                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     84504210     62.35%     62.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23877598     17.62%     79.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10523346      7.76%     87.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5517492      4.07%     91.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4390826      3.24%     95.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1581207      1.17%     96.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1339018      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1002364      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2804448      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    135540509                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101321458                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124432345                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18500954                       # Number of memory references committed
system.switch_cpus1.commit.loads             11382384                       # Number of loads committed
system.switch_cpus1.commit.membars              16752                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17878551                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112118015                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2533216                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2804448                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           285965779                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          310992964                       # The number of ROB writes
system.switch_cpus1.timesIdled                  71913                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                4900018                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101321458                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124432345                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101321458                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.430828                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.430828                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.698896                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.698896                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       630085061                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      193222618                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      147421441                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33504                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               144973814                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24250666                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19663064                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2070579                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9802939                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9322752                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2608227                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        96203                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    105880452                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             132619536                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24250666                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11930979                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             29169562                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6740895                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2783729                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12368432                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1625447                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    142477642                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.139095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.543311                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       113308080     79.53%     79.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2046958      1.44%     80.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3753338      2.63%     83.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3407790      2.39%     85.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2170579      1.52%     87.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1783711      1.25%     88.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1031140      0.72%     89.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1077568      0.76%     90.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13898478      9.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    142477642                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.167276                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.914783                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       104802417                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4194172                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28793468                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        49010                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4638569                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4195558                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5334                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     160421061                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        42141                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4638569                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       105651980                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1114963                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1873769                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27974097                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1224258                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     158625804                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           26                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        234013                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       528031                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    224380261                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    738625067                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    738625067                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    177641237                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46738998                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34983                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17492                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4395929                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15026678                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7466437                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        83779                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1674598                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         155626236                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34984                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        144642341                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       163189                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     27278243                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     59792293                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    142477642                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.015193                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.560621                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     81895063     57.48%     57.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24931851     17.50%     74.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13108627      9.20%     84.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7581086      5.32%     89.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8384576      5.88%     95.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3111793      2.18%     97.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2767408      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       529643      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       167595      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    142477642                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         579770     68.90%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        119049     14.15%     83.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       142605     16.95%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    121800232     84.21%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2046593      1.41%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17491      0.01%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13350441      9.23%     94.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7427584      5.14%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     144642341                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.997714                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             841424                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005817                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    432766935                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    182939678                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    141460813                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     145483765                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       279580                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3446294                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          215                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       130387                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4638569                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         720289                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       111182                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    155661220                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        61852                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15026678                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7466437                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17492                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         96371                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          215                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1152932                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1157262                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2310194                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    142255123                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12822226                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2387216                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20249423                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20243435                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7427197                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.981247                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             141591586                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            141460813                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         82538071                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        231805664                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.975768                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356066                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    103457711                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    127386503                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     28275064                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34984                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2091487                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    137839073                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.924168                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.694301                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     85438995     61.98%     61.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24273997     17.61%     79.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     12058892      8.75%     88.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4101957      2.98%     91.32% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5049552      3.66%     94.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1770112      1.28%     96.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1246468      0.90%     97.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1031525      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2867575      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    137839073                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    103457711                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     127386503                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18916434                       # Number of memory references committed
system.switch_cpus2.commit.loads             11580384                       # Number of loads committed
system.switch_cpus2.commit.membars              17492                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18386872                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        114765408                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2627300                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2867575                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           290633065                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          315961889                       # The number of ROB writes
system.switch_cpus2.timesIdled                  44110                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2496172                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          103457711                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            127386503                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    103457711                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.401286                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.401286                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.713630                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.713630                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       640513805                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      198012359                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      149533754                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34984                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               144973814                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        24333093                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     19934120                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2061591                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9964485                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         9618002                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2489153                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        94857                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    107990803                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             130610124                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           24333093                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     12107155                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             28291539                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6162156                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4089724                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12632981                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1610583                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    144454859                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.106032                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.530999                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       116163320     80.41%     80.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2284520      1.58%     82.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3878443      2.68%     84.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2256644      1.56%     86.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1765735      1.22%     87.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1550815      1.07%     88.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          952677      0.66%     89.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2394352      1.66%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        13208353      9.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    144454859                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.167845                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.900922                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       107305538                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5298756                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         27694820                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        73225                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4082514                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3989706                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     157388741                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1633                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4082514                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       107848075                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         614823                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3756365                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         27207956                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       945121                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     156322473                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents         96067                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       545406                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    220742336                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    727249188                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    727249188                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    176838832                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        43903501                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        35184                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17618                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2745791                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     14494057                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7426433                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        71873                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1681292                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         151201379                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        35186                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        141996655                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        89476                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     22420332                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     49627422                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           50                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    144454859                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.982983                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.545694                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     86509226     59.89%     59.89% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22248233     15.40%     75.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11972488      8.29%     83.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8897620      6.16%     89.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8669515      6.00%     95.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3207408      2.22%     97.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2440754      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       325958      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       183657      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    144454859                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         126423     28.04%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        168352     37.34%     65.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       156107     34.62%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    119852731     84.41%     84.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1921882      1.35%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17566      0.01%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12803717      9.02%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7400759      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     141996655                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.979464                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             450882                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.003175                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    428988527                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    173657138                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    138967020                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     142447537                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       290098                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      3003304                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          241                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       119476                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4082514                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         411117                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        55070                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    151236565                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       785047                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     14494057                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7426433                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17618                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         44598                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          241                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1186873                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1094388                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2281261                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    139782303                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12483199                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2214352                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19883757                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19784594                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7400558                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.964190                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             138967080                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            138967020                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         82156242                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        227562306                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.958566                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.361027                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    102818920                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    126738774                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     24498070                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        35136                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2078930                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    140372345                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.902876                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.712361                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     89116686     63.49%     63.49% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24699571     17.60%     81.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9659758      6.88%     87.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5086087      3.62%     91.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4326056      3.08%     94.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2084273      1.48%     96.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       973354      0.69%     96.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1516767      1.08%     97.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2909793      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    140372345                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    102818920                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     126738774                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18797710                       # Number of memory references committed
system.switch_cpus3.commit.loads             11490753                       # Number of loads committed
system.switch_cpus3.commit.membars              17568                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18388467                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        114097490                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2621308                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2909793                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           288699396                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          306557881                       # The number of ROB writes
system.switch_cpus3.timesIdled                  24117                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 518955                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          102818920                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            126738774                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    102818920                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.409992                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.409992                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.709224                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.709224                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       628611127                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      194038577                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      146986624                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         35136                       # number of misc regfile writes
system.l20.replacements                         18848                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          686718                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27040                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.396376                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            8.244585                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     3.701310                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5464.474536                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2715.579569                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001006                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000452                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.667050                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.331492                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        79108                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  79108                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           18806                       # number of Writeback hits
system.l20.Writeback_hits::total                18806                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        79108                       # number of demand (read+write) hits
system.l20.demand_hits::total                   79108                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        79108                       # number of overall hits
system.l20.overall_hits::total                  79108                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18838                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18848                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18838                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18848                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18838                       # number of overall misses
system.l20.overall_misses::total                18848                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3234522                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5686161258                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5689395780                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3234522                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5686161258                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5689395780                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3234522                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5686161258                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5689395780                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        97946                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              97956                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        18806                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            18806                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        97946                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               97956                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        97946                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              97956                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.192330                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.192413                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.192330                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.192413                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.192330                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.192413                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 323452.200000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 301845.273277                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 301856.737054                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 323452.200000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 301845.273277                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 301856.737054                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 323452.200000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 301845.273277                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 301856.737054                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4307                       # number of writebacks
system.l20.writebacks::total                     4307                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18838                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18848                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18838                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18848                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18838                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18848                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2594203                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4482895321                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4485489524                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2594203                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4482895321                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4485489524                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2594203                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4482895321                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4485489524                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.192330                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.192413                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.192330                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.192413                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.192330                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.192413                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 259420.300000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 237970.873819                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 237982.254032                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 259420.300000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 237970.873819                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 237982.254032                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 259420.300000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 237970.873819                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 237982.254032                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         20351                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          740737                       # Total number of references to valid blocks.
system.l21.sampled_refs                         28543                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.951617                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          204.466230                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.171772                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3510.320129                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4470.041868                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.024959                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000875                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.428506                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.545659                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        53761                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  53761                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           20033                       # number of Writeback hits
system.l21.Writeback_hits::total                20033                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        53761                       # number of demand (read+write) hits
system.l21.demand_hits::total                   53761                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        53761                       # number of overall hits
system.l21.overall_hits::total                  53761                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        20339                       # number of ReadReq misses
system.l21.ReadReq_misses::total                20352                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        20339                       # number of demand (read+write) misses
system.l21.demand_misses::total                 20352                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        20339                       # number of overall misses
system.l21.overall_misses::total                20352                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3583082                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   6759376229                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     6762959311                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3583082                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   6759376229                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      6762959311                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3583082                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   6759376229                       # number of overall miss cycles
system.l21.overall_miss_latency::total     6762959311                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        74100                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              74113                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        20033                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            20033                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        74100                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               74113                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        74100                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              74113                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.274480                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.274608                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.274480                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.274608                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.274480                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.274608                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 275621.692308                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 332335.720979                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 332299.494448                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 275621.692308                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 332335.720979                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 332299.494448                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 275621.692308                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 332335.720979                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 332299.494448                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3623                       # number of writebacks
system.l21.writebacks::total                     3623                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        20339                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           20352                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        20339                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            20352                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        20339                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           20352                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2750842                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   5458809001                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   5461559843                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2750842                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   5458809001                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   5461559843                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2750842                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   5458809001                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   5461559843                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.274480                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.274608                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.274480                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.274608                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.274480                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.274608                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 211603.230769                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 268391.218890                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 268354.945116                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 211603.230769                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 268391.218890                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 268354.945116                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 211603.230769                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 268391.218890                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 268354.945116                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          5345                       # number of replacements
system.l22.tagsinuse                             8192                       # Cycle average of tags in use
system.l22.total_refs                          361279                       # Total number of references to valid blocks.
system.l22.sampled_refs                         13537                       # Sample count of references to valid blocks.
system.l22.avg_refs                         26.688262                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          267.796543                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    11.870535                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2559.219749                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          5353.113172                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.032690                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001449                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.312405                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.653456                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        34959                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  34959                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10626                       # number of Writeback hits
system.l22.Writeback_hits::total                10626                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        34959                       # number of demand (read+write) hits
system.l22.demand_hits::total                   34959                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        34959                       # number of overall hits
system.l22.overall_hits::total                  34959                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         5330                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 5344                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         5330                       # number of demand (read+write) misses
system.l22.demand_misses::total                  5344                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         5330                       # number of overall misses
system.l22.overall_misses::total                 5344                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      4389788                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1594303089                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1598692877                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      4389788                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1594303089                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1598692877                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      4389788                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1594303089                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1598692877                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        40289                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              40303                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10626                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10626                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        40289                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               40303                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        40289                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              40303                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.132294                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.132596                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.132294                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.132596                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.132294                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.132596                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 313556.285714                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 299118.778424                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 299156.601235                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 313556.285714                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 299118.778424                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 299156.601235                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 313556.285714                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 299118.778424                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 299156.601235                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3551                       # number of writebacks
system.l22.writebacks::total                     3551                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         5330                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            5344                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         5330                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             5344                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         5330                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            5344                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3495310                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1253757267                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1257252577                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3495310                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1253757267                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1257252577                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3495310                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1253757267                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1257252577                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.132294                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.132596                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.132294                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.132596                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.132294                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.132596                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       249665                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 235226.504128                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 235264.329528                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst       249665                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 235226.504128                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 235264.329528                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst       249665                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 235226.504128                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 235264.329528                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          4367                       # number of replacements
system.l23.tagsinuse                             8192                       # Cycle average of tags in use
system.l23.total_refs                          316877                       # Total number of references to valid blocks.
system.l23.sampled_refs                         12559                       # Sample count of references to valid blocks.
system.l23.avg_refs                         25.231069                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          383.398933                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    14.016944                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2113.649609                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          5680.934514                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.046802                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001711                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.258014                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.693473                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        29488                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  29488                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            9652                       # number of Writeback hits
system.l23.Writeback_hits::total                 9652                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        29488                       # number of demand (read+write) hits
system.l23.demand_hits::total                   29488                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        29488                       # number of overall hits
system.l23.overall_hits::total                  29488                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         4351                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 4367                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         4351                       # number of demand (read+write) misses
system.l23.demand_misses::total                  4367                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         4351                       # number of overall misses
system.l23.overall_misses::total                 4367                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      5567200                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1468052887                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1473620087                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      5567200                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1468052887                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1473620087                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      5567200                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1468052887                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1473620087                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           16                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        33839                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              33855                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         9652                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             9652                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           16                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        33839                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               33855                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           16                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        33839                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              33855                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.128579                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.128991                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.128579                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.128991                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.128579                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.128991                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst       347950                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 337405.857734                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 337444.489810                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst       347950                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 337405.857734                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 337444.489810                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst       347950                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 337405.857734                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 337444.489810                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                2867                       # number of writebacks
system.l23.writebacks::total                     2867                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         4351                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            4367                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         4351                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             4367                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         4351                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            4367                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      4542641                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   1190020592                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   1194563233                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      4542641                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   1190020592                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   1194563233                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      4542641                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   1190020592                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   1194563233                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.128579                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.128991                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.128579                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.128991                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.128579                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.128991                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 283915.062500                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 273505.077453                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 273543.217999                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 283915.062500                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 273505.077453                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 273543.217999                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 283915.062500                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 273505.077453                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 273543.217999                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.808987                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012108988                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840198.160000                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.808987                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015720                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881104                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12101327                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12101327                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12101327                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12101327                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12101327                       # number of overall hits
system.cpu0.icache.overall_hits::total       12101327                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3422522                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3422522                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3422522                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3422522                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3422522                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3422522                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12101337                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12101337                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12101337                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12101337                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12101337                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12101337                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 342252.200000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 342252.200000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 342252.200000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 342252.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 342252.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 342252.200000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3317522                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3317522                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3317522                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3317522                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3317522                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3317522                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 331752.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 331752.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 331752.200000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 331752.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 331752.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 331752.200000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97946                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191220380                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 98202                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1947.214721                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.499871                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.500129                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916015                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083985                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10956066                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10956066                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709425                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709425                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17045                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17045                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18665491                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18665491                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18665491                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18665491                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       407649                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       407649                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          100                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          100                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       407749                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        407749                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       407749                       # number of overall misses
system.cpu0.dcache.overall_misses::total       407749                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  47334213759                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  47334213759                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     16393570                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     16393570                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  47350607329                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  47350607329                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  47350607329                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  47350607329                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11363715                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11363715                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17045                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17045                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19073240                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19073240                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19073240                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19073240                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035873                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035873                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021378                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021378                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021378                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021378                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 116115.122959                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 116115.122959                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 163935.700000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 163935.700000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 116126.850903                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 116126.850903                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 116126.850903                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 116126.850903                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18806                       # number of writebacks
system.cpu0.dcache.writebacks::total            18806                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       309703                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       309703                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       309803                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       309803                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       309803                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       309803                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97946                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97946                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97946                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97946                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97946                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97946                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  11086936687                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  11086936687                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  11086936687                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  11086936687                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  11086936687                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  11086936687                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008619                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008619                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005135                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005135                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005135                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005135                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 113194.379423                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 113194.379423                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 113194.379423                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 113194.379423                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 113194.379423                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 113194.379423                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996207                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017161100                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2050728.024194                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996207                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020827                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12080345                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12080345                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12080345                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12080345                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12080345                       # number of overall hits
system.cpu1.icache.overall_hits::total       12080345                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4626339                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4626339                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4626339                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4626339                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4626339                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4626339                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12080362                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12080362                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12080362                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12080362                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12080362                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12080362                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 272137.588235                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 272137.588235                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 272137.588235                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 272137.588235                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 272137.588235                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 272137.588235                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3690982                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3690982                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3690982                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3690982                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3690982                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3690982                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 283921.692308                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 283921.692308                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 283921.692308                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 283921.692308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 283921.692308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 283921.692308                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 74098                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180576379                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 74354                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2428.603424                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.741723                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.258277                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901335                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098665                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9720022                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9720022                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7085066                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7085066                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20979                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20979                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16752                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16752                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16805088                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16805088                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16805088                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16805088                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       180877                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       180877                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       180877                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        180877                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       180877                       # number of overall misses
system.cpu1.dcache.overall_misses::total       180877                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  27206724771                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  27206724771                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  27206724771                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  27206724771                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  27206724771                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  27206724771                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9900899                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9900899                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7085066                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7085066                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20979                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20979                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16752                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16752                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16985965                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16985965                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16985965                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16985965                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018269                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018269                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010649                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010649                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010649                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010649                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 150415.612659                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 150415.612659                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 150415.612659                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 150415.612659                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 150415.612659                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 150415.612659                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        20033                       # number of writebacks
system.cpu1.dcache.writebacks::total            20033                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       106777                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       106777                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       106777                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       106777                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       106777                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       106777                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        74100                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        74100                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        74100                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        74100                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        74100                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        74100                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  10443830639                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  10443830639                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  10443830639                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  10443830639                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  10443830639                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  10443830639                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007484                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007484                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004362                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004362                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004362                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004362                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 140942.383792                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 140942.383792                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 140942.383792                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 140942.383792                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 140942.383792                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 140942.383792                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.996703                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015328289                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2192933.669546                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996703                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12368415                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12368415                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12368415                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12368415                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12368415                       # number of overall hits
system.cpu2.icache.overall_hits::total       12368415                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      5367561                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5367561                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      5367561                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5367561                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      5367561                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5367561                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12368432                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12368432                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12368432                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12368432                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12368432                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12368432                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 315738.882353                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 315738.882353                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 315738.882353                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 315738.882353                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 315738.882353                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 315738.882353                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4505988                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4505988                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4505988                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4505988                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4505988                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4505988                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 321856.285714                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 321856.285714                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 321856.285714                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 321856.285714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 321856.285714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 321856.285714                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 40289                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169080962                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 40545                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4170.205007                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.892060                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.107940                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905828                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094172                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9644572                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9644572                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7301642                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7301642                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17492                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17492                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17492                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17492                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16946214                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16946214                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16946214                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16946214                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       122020                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       122020                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       122020                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        122020                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       122020                       # number of overall misses
system.cpu2.dcache.overall_misses::total       122020                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  15230139564                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  15230139564                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  15230139564                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  15230139564                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  15230139564                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  15230139564                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9766592                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9766592                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7301642                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7301642                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17492                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17492                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17068234                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17068234                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17068234                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17068234                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012494                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012494                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007149                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007149                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007149                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007149                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 124816.747779                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 124816.747779                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 124816.747779                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 124816.747779                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 124816.747779                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 124816.747779                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10626                       # number of writebacks
system.cpu2.dcache.writebacks::total            10626                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        81731                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        81731                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        81731                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        81731                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        81731                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        81731                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        40289                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        40289                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        40289                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        40289                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        40289                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        40289                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3912242169                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3912242169                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3912242169                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3912242169                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3912242169                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3912242169                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004125                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004125                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002360                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002360                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002360                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002360                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 97104.474397                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 97104.474397                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 97104.474397                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 97104.474397                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 97104.474397                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 97104.474397                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               461.022589                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1018983529                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2205592.054113                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    15.022589                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.024075                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.738818                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12632964                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12632964                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12632964                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12632964                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12632964                       # number of overall hits
system.cpu3.icache.overall_hits::total       12632964                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      6038854                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      6038854                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      6038854                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      6038854                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      6038854                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      6038854                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12632981                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12632981                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12632981                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12632981                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12632981                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12632981                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 355226.705882                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 355226.705882                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 355226.705882                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 355226.705882                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 355226.705882                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 355226.705882                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            1                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            1                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5700029                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5700029                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5700029                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5700029                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5700029                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5700029                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 356251.812500                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 356251.812500                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 356251.812500                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 356251.812500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 356251.812500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 356251.812500                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 33839                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               163756729                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 34095                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4802.954363                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.035155                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.964845                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902481                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097519                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9309045                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9309045                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7271823                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7271823                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17591                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17591                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17568                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17568                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16580868                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16580868                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16580868                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16580868                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        86585                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        86585                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        86585                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         86585                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        86585                       # number of overall misses
system.cpu3.dcache.overall_misses::total        86585                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   9235759761                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   9235759761                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   9235759761                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   9235759761                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   9235759761                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   9235759761                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9395630                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9395630                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7271823                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7271823                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17591                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17591                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17568                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17568                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16667453                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16667453                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16667453                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16667453                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009215                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009215                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005195                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005195                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005195                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005195                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 106666.971889                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 106666.971889                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 106666.971889                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 106666.971889                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 106666.971889                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 106666.971889                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         9652                       # number of writebacks
system.cpu3.dcache.writebacks::total             9652                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        52746                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        52746                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        52746                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        52746                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        52746                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        52746                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        33839                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        33839                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        33839                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        33839                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        33839                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        33839                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   3427975949                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3427975949                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   3427975949                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3427975949                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   3427975949                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3427975949                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003602                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003602                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002030                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002030                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002030                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002030                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 101302.519253                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 101302.519253                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 101302.519253                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 101302.519253                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 101302.519253                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 101302.519253                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
