352
~E 1 "../src/file2.vhd" 47 adder8bit
~A 1 "../src/file2.vhd" 144 look_ahead_adder
~A 1 "../src/stage1.vhd" 78 look_ahead_adder_subtractor
~A 1 "../src/stage1.vhd" 55 ripple_adder_subtractor
~E 1 "../src/file1.vhd" 50 and_gate
~A 1 "../src/basic_logic_gates.vhd" 11 behavioral_delay
~E 1 "../src/file2.vhd" 65 comparator
~A 1 "../src/file2.vhd" 113 structural
~E 1 "../src/file2.vhd" 140 comparator8bit
~A 1 "../src/file2.vhd" 154 lookahead_design
~A 1 "../src/file3.vhd" 81 magnitude_comp_design
~A 1 "../src/file3.vhd" 80 magnitude_comparator_design
~A 1 "../src/file2.vhd" 145 ripple_design
~E 1 "../src/file3.vhd" 75 comparator8bitt
~A 1 "../src/file3.vhd" 82 magnitude_comp_design
~E 1 "../src/file2.vhd" 247 comparator_test
~A 1 "../src/stage1.vhd" 328 lookahead_design_testbench
~A 1 "../src/stage2.vhd" 113 magnitudeComparator_design_testbench
~A 1 "../src/stage1.vhd" 307 ripple_design_testbench
~A 1 "../src/file2.vhd" 259 testbench
~E 1 "../src/file2.vhd" 9 full_adder
~A 1 "../src/stage1.vhd" 14 structural
~A 1 "../src/file2.vhd" 17 strucural
~E 1 "../src/file1.vhd" 5 inverter
~A 1 "../src/basic_logic_gates.vhd" 141 behavioral_delay
~E 1 "../src/file2.vhd" 141 look_ahead_adder
~A 1 "../src/file2.vhd" 149 strucural
~E 1 "../src/file3.vhd" 10 magnitude_comparator_1bit
~A 1 "../src/stage2.vhd" 14 structural
~E 1 "../src/file3.vhd" 31 magnitude_comparator_7bit
~A 1 "../src/stage2.vhd" 35 structural
~E 1 "../src/file1.vhd" 20 nand_gate
~A 1 "../src/basic_logic_gates.vhd" 67 behavioral_delay
~E 1 "../src/file1.vhd" 35 nor_gate
~A 1 "../src/basic_logic_gates.vhd" 83 behavioral_delay
~E 1 "../src/file1.vhd" 96 or3_gate
~A 1 "../src/basic_logic_gates.vhd" 39 behavioral_delay
~E 1 "../src/file1.vhd" 48 or8_gate
~A 1 "../src/basic_logic_gates.vhd" 52 behavioral_delay
~E 1 "../src/file1.vhd" 65 or_gate
~A 1 "../src/basic_logic_gates.vhd" 26 behavioral_delay
~E 1 "../src/file2.vhd" 29 partial_full_adder
~A 1 "../src/stage1.vhd" 34 structural
~E 1 "../src/file2.vhd" 220 result_analyzer
~A 1 "../src/stage1.vhd" 285 ra
~A 1 "../src/file2.vhd" 229 tb
~E 1 "../src/file2.vhd" 32 ripple_adder
~A 1 "../src/file2.vhd" 38 structural
~A 1 "../src/file2.vhd" 42 strucural
~E 1 "../src/file2.vhd" 33 ripple_adder_subtractor
~A 1 "../src/file2.vhd" 39 structural
~E 1 "../src/file2.vhd" 134 signed_comparator_8bit
~A 1 "../src/stage1.vhd" 211 lookahead_design
~A 1 "../src/stage2.vhd" 80 magnitude_comparator_design
~A 1 "../src/stage1.vhd" 202 ripple_design
~E 1 "../src/file2.vhd" 101 sub_res_comparator
~A 1 "../src/stage1.vhd" 169 structural
~E 1 "../src/file2.vhd" 83 system
~A 1 "../src/file2.vhd" 147 structural
~E 1 "../src/file2.vhd" 174 test_generator
~A 1 "../src/file2.vhd" 180 tb
~A 1 "../src/stage1.vhd" 234 tg
~E 1 "../src/file2.vhd" 139 testbench
~E 1 "../src/file1.vhd" 80 xnor_gate
~A 1 "../src/basic_logic_gates.vhd" 98 behavioral_delay
~E 1 "../src/file1.vhd" 124 xor3_gate
~A 1 "../src/basic_logic_gates.vhd" 126 behavioral_delay
~E 1 "../src/file1.vhd" 95 xor_gate
~A 1 "../src/basic_logic_gates.vhd" 113 behavioral_delay
