{
   "ActiveEmotionalView":"Default View",
   "Addressing View_Layers":"/RXCLK_1:false|/PCIe_RESETn_1:false|/axi_ad9361_0_rst:false|/RESETn_1:false|/axi_pcie_0_axi_aclk_out:false|/rst_axi_pcie_0_125M_peripheral_aresetn:false|/axi_pcie_0_axi_ctl_aclk_out:false|/util_ds_buf_0_IBUF_OUT:false|/rst_axi_pcie_0_125M_interconnect_aresetn:false|/clk_wiz_0_clk_out1:false|/RXDATA_1:false|/axi_ad9361_0_l_clk:false|/clk_wiz_0_i2s_data_clk:false|/mig_7series_0_ui_clk:false|/axi_dmac_rf_rx_irq:false|/xadc_wiz_0_ip2intc_irpt:false|/axi_dmac_i2s_tx_irq:false|/clk_wiz_0_ddr3_clk:false|/clk_wiz_0_delay_ref_clk:false|/axi_ad9361_0_gps_pps_irq:false|/mig_7series_0_ui_clk_sync_rst:false|/axi_dmac_i2s_rx_irq:false|/axi_quad_spi_0_ip2intc_irpt:false|/axi_dmac_rf_tx_irq:false|/axi_iic_0_iic2intc_irpt:false|/clk_wiz_0_qspi_ext_clk:false|/data_clk_i_0_1:false|/rst_mig_7series_0_166M_peripheral_aresetn:false|/DDR3_CLK_IN_1:false|/rst_mig_7series_0_166M_interconnect_aresetn:false|/axi_quad_spi_1_ip2intc_irpt:false|",
   "Addressing View_ScaleFactor":"1.46706",
   "Addressing View_TopLeft":"1702,-39",
   "Color Coded_Layers":"/RESETn_1:true|/clk_wiz_0_i2s_data_clk:true|/mig_7series_0_ui_clk:true|/axi_dmac_rf_rx_irq:true|/xadc_wiz_0_ip2intc_irpt:true|/axi_dmac_i2s_tx_irq:true|/clk_wiz_0_ddr3_clk:true|/axi_pcie_0_axi_ctl_aclk_out:true|/rst_axi_pcie_0_125M_interconnect_aresetn:true|/clk_wiz_0_delay_ref_clk:true|/axi_ad9361_0_gps_pps_irq:true|/util_ds_buf_0_IBUF_OUT:true|/rst_axi_pcie_0_125M_peripheral_aresetn:true|/axi_ad9361_0_l_clk:true|/RXCLK_1:true|/PCIe_RESETn_1:true|/axi_ad9361_0_rst:true|/mig_7series_0_ui_clk_sync_rst:true|/axi_dmac_i2s_rx_irq:true|/axi_quad_spi_0_ip2intc_irpt:true|/axi_dmac_rf_tx_irq:true|/axi_iic_0_iic2intc_irpt:true|/RXDATA_1:true|/axi_pcie_0_axi_aclk_out:true|/clk_wiz_0_qspi_ext_clk:true|",
   "Color Coded_ScaleFactor":"1.9655",
   "Color Coded_TopLeft":"813,955",
   "Default View_Layers":"/RESETn_1:true|/clk_wiz_0_i2s_data_clk:true|/mig_7series_0_ui_clk:true|/axi_dmac_rf_rx_irq:true|/xadc_wiz_0_ip2intc_irpt:true|/axi_dmac_i2s_tx_irq:true|/clk_wiz_0_ddr3_clk:true|/axi_pcie_0_axi_ctl_aclk_out:true|/rst_axi_pcie_0_125M_interconnect_aresetn:true|/clk_wiz_0_delay_ref_clk:true|/axi_ad9361_0_gps_pps_irq:true|/util_ds_buf_0_IBUF_OUT:true|/rst_axi_pcie_0_125M_peripheral_aresetn:true|/axi_ad9361_0_l_clk:true|/RXCLK_1:true|/PCIe_RESETn_1:true|/axi_ad9361_0_rst:true|/mig_7series_0_ui_clk_sync_rst:true|/axi_dmac_i2s_rx_irq:true|/axi_quad_spi_0_ip2intc_irpt:true|/axi_dmac_rf_tx_irq:true|/axi_iic_0_iic2intc_irpt:true|/RXDATA_1:true|/axi_pcie_0_axi_aclk_out:true|/clk_wiz_0_qspi_ext_clk:true|/data_clk_i_0_1:true|/rst_mig_7series_0_166M_peripheral_aresetn:true|/DDR3_CLK_IN_1:true|/rst_mig_7series_0_166M_interconnect_aresetn:true|/axi_quad_spi_1_ip2intc_irpt:true|",
   "Default View_ScaleFactor":"1.51846",
   "Default View_TopLeft":"2160,2444",
   "Display-PortTypeClock":"true",
   "Display-PortTypeData":"true",
   "Display-PortTypeInterrupt":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ScaleFactor":"0.103087",
   "Grouping and No Loops_TopLeft":"-3288,-834",
   "Interfaces View_Layers":"/RXCLK_1:false|/PCIe_RESETn_1:false|/axi_ad9361_0_rst:false|/RESETn_1:false|/axi_pcie_0_axi_aclk_out:false|/rst_axi_pcie_0_125M_peripheral_aresetn:false|/axi_pcie_0_axi_ctl_aclk_out:false|/util_ds_buf_0_IBUF_OUT:false|/rst_axi_pcie_0_125M_interconnect_aresetn:false|/clk_wiz_0_clk_out1:false|/RXDATA_1:false|/axi_ad9361_0_l_clk:false|/clk_wiz_0_i2s_data_clk:false|/mig_7series_0_ui_clk:false|/axi_dmac_rf_rx_irq:false|/xadc_wiz_0_ip2intc_irpt:false|/axi_dmac_i2s_tx_irq:false|/clk_wiz_0_ddr3_clk:false|/clk_wiz_0_delay_ref_clk:false|/axi_ad9361_0_gps_pps_irq:false|/mig_7series_0_ui_clk_sync_rst:false|/axi_dmac_i2s_rx_irq:false|/axi_quad_spi_0_ip2intc_irpt:false|/axi_dmac_rf_tx_irq:false|/axi_iic_0_iic2intc_irpt:false|/clk_wiz_0_qspi_ext_clk:false|/rst_mig_7series_0_166M_interconnect_aresetn:false|/DDR3_CLK_IN_1:false|/rst_mig_7series_0_166M_peripheral_aresetn:false|",
   "Interfaces View_Layout":"",
   "Interfaces View_ScaleFactor":"0.407307",
   "Interfaces View_TopLeft":"-137,-199",
   "No Loops_Layers":"/RXCLK_1:true|/PCIe_RESETn_1:true|/axi_ad9361_0_rst:true|/RESETn_1:true|/axi_pcie_0_axi_aclk_out:true|/rst_axi_pcie_0_125M_peripheral_aresetn:true|/axi_pcie_0_axi_ctl_aclk_out:true|/util_ds_buf_0_IBUF_OUT:true|/rst_axi_pcie_0_125M_interconnect_aresetn:true|/clk_wiz_0_clk_out1:true|/RXDATA_1:true|/axi_ad9361_0_l_clk:true|",
   "No Loops_ScaleFactor":"0.181599",
   "No Loops_TopLeft":"-1222,-600",
   "Reduced Jogs_Layers":"/RXCLK_1:true|/PCIe_RESETn_1:true|/axi_ad9361_0_rst:true|/RESETn_1:true|/axi_pcie_0_axi_aclk_out:true|/rst_axi_pcie_0_125M_peripheral_aresetn:true|/axi_pcie_0_axi_ctl_aclk_out:true|/util_ds_buf_0_IBUF_OUT:true|/rst_axi_pcie_0_125M_interconnect_aresetn:true|/clk_wiz_0_clk_out1:true|/RXDATA_1:true|/axi_ad9361_0_l_clk:true|/axi_dmac_rf_tx_irq:true|/rst_mig_7series_0_166M_interconnect_aresetn:true|/clk_wiz_0_i2s_data_clk:true|/axi_dmac_rf_rx_irq:true|/axi_iic_0_iic2intc_irpt:true|/mig_7series_0_ui_clk_sync_rst:true|/axi_dmac_i2s_rx_irq:true|/axi_dmac_i2s_tx_irq:true|/xadc_wiz_0_ip2intc_irpt:true|/DDR3_CLK_IN_1:true|/axi_quad_spi_0_ip2intc_irpt:true|/clk_wiz_0_qspi_ext_clk:true|/mig_7series_0_ui_clk:true|/axi_ad9361_0_gps_pps_irq:true|/rst_mig_7series_0_166M_peripheral_aresetn:true|/clk_wiz_0_delay_ref_clk:true|",
   "Reduced Jogs_ScaleFactor":"1.1256",
   "Reduced Jogs_TopLeft":"1707,845",
   "comment_0":"Build Timestamping IP and connect to 3 and ports that are currently masked with VCC to apply backpressure to DMA and ADC",
   "commentid":"comment_0|",
   "fillcolor_comment_0":"",
   "font_comment_0":"33",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port PCIe_REFCLK -pg 1 -lvl 0 -x -20 -y 2710 -defaultsOSRD
preplace port PCIe -pg 1 -lvl 16 -x 6720 -y 2550 -defaultsOSRD
preplace port GPIO0 -pg 1 -lvl 16 -x 6720 -y 2000 -defaultsOSRD
preplace port GPIO1 -pg 1 -lvl 16 -x 6720 -y 2030 -defaultsOSRD
preplace port I2C -pg 1 -lvl 16 -x 6720 -y 2130 -defaultsOSRD
preplace port FLASH_QSPI -pg 1 -lvl 16 -x 6720 -y 1570 -defaultsOSRD
preplace port I2S -pg 1 -lvl 16 -x 6720 -y 2870 -defaultsOSRD
preplace port DDR3 -pg 1 -lvl 16 -x 6720 -y 1250 -defaultsOSRD
preplace port ADCIN_MAIN -pg 1 -lvl 0 -x -20 -y 2120 -defaultsOSRD
preplace port TRX_SPI -pg 1 -lvl 16 -x 6720 -y 2310 -defaultsOSRD
preplace port DDR3_CLK_IN -pg 1 -lvl 0 -x -20 -y 1260 -defaultsOSRD
preplace port RESETn -pg 1 -lvl 0 -x -20 -y 3040 -defaultsOSRD
preplace port TRX_DATA_CLK -pg 1 -lvl 0 -x -20 -y 200 -defaultsOSRD
preplace port TRX_FBCLK -pg 1 -lvl 16 -x 6720 -y 40 -defaultsOSRD
preplace port TRX_TXFRAME -pg 1 -lvl 16 -x 6720 -y 70 -defaultsOSRD
preplace port TRX_RXFRAME -pg 1 -lvl 0 -x -20 -y 230 -defaultsOSRD
preplace port TRX_EN -pg 1 -lvl 16 -x 6720 -y 130 -defaultsOSRD
preplace port TRX_TXNRX -pg 1 -lvl 16 -x 6720 -y 160 -defaultsOSRD
preplace port PCIe_RESETn -pg 1 -lvl 0 -x -20 -y 3070 -defaultsOSRD
preplace port I2S_BCLK_IN -pg 1 -lvl 0 -x -20 -y 2830 -defaultsOSRD
preplace port TRX_CLK_OUT -pg 1 -lvl 0 -x -20 -y 20 -defaultsOSRD
preplace portBus TRX_P1_RXDATA -pg 1 -lvl 0 -x -20 -y 260 -defaultsOSRD
preplace portBus TRX_P0_TXDATA -pg 1 -lvl 16 -x 6720 -y 100 -defaultsOSRD
preplace portBus PCIe_CLKREQn -pg 1 -lvl 16 -x 6720 -y 1940 -defaultsOSRD
preplace portBus TRX_CTRL_OUT -pg 1 -lvl 0 -x -20 -y 50 -defaultsOSRD
preplace portBus TRX_CTRL_IN -pg 1 -lvl 16 -x 6720 -y 2930 -defaultsOSRD
preplace portBus TRX_EN_AGC -pg 1 -lvl 16 -x 6720 -y 1970 -defaultsOSRD
preplace portBus TRX_RESETn -pg 1 -lvl 16 -x 6720 -y 3000 -defaultsOSRD
preplace inst VCC_0 -pg 1 -lvl 1 -x 180 -y 1200 -defaultsOSRD
preplace inst axi_ad9361 -pg 1 -lvl 11 -x 4960 -y 390 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 11 -x 4960 -y 2240 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 12 -x 5420 -y 2240 -defaultsOSRD
preplace inst axi_dmac_rf_rx -pg 1 -lvl 4 -x 1550 -y 1810 -defaultsOSRD
preplace inst axi_dmac_rf_tx -pg 1 -lvl 4 -x 1550 -y 1510 -defaultsOSRD
preplace inst axi_dmac_i2s_rx -pg 1 -lvl 4 -x 1550 -y 2420 -defaultsOSRD
preplace inst axi_dmac_i2s_tx -pg 1 -lvl 4 -x 1550 -y 2700 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 14 -x 6190 -y 2010 -defaultsOSRD
preplace inst axi_i2s_adi_0 -pg 1 -lvl 14 -x 6190 -y 2860 -defaultsOSRD
preplace inst axi_iic_0 -pg 1 -lvl 14 -x 6190 -y 2150 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 28 27} -defaultsOSRD
preplace inst axi_cpu_dma_interconnect -pg 1 -lvl 5 -x 2000 -y 1880 -defaultsOSRD
preplace inst axi_pcie_interconnect -pg 1 -lvl 8 -x 3770 -y 1840 -defaultsOSRD
preplace inst axi_peripheral_interconnect -pg 1 -lvl 10 -x 4470 -y 2050 -defaultsOSRD
preplace inst axi_pcie_0 -pg 1 -lvl 6 -x 2430 -y 2620 -defaultsOSRD
preplace inst axi_protocol_convert_0 -pg 1 -lvl 9 -x 4140 -y 1750 -defaultsOSRD
preplace inst axi_quad_spi_0 -pg 1 -lvl 14 -x 6190 -y 1660 -defaultsOSRD
preplace inst axi_quad_spi_1 -pg 1 -lvl 14 -x 6190 -y 2320 -defaultsOSRD
preplace inst logic_and_2 -pg 1 -lvl 4 -x 1550 -y 1330 -defaultsOSRD
preplace inst logic_and_0 -pg 1 -lvl 2 -x 500 -y 1090 -defaultsOSRD
preplace inst logic_and_1 -pg 1 -lvl 6 -x 2430 -y 1530 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 14 -x 6190 -y 1300 -defaultsOSRD
preplace inst rst_mig_7series_0_166M -pg 1 -lvl 6 -x 2430 -y 1380 -defaultsOSRD
preplace inst rst_axi_pcie_0_125M -pg 1 -lvl 14 -x 6190 -y 3100 -swap {0 4 2 3 1 7 9 8 5 6} -defaultsOSRD
preplace inst ad9361_adc_packer -pg 1 -lvl 3 -x 1170 -y 980 -swap {0 1 2 3 4 16 14 5 7 9 11 15 12 6 8 10 13} -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 5 -x 2000 -y 2710 -swap {0 1 2 4 3} -defaultsOSRD
preplace inst ad9361_dac_unpacker -pg 1 -lvl 5 -x 2000 -y 1090 -defaultsOSRD
preplace inst logic_or_1 -pg 1 -lvl 4 -x 1550 -y 910 -defaultsOSRD
preplace inst logic_or_0 -pg 1 -lvl 1 -x 180 -y 1090 -swap {1 0 2} -defaultsOSRD
preplace inst reset_combiner -pg 1 -lvl 13 -x 5700 -y 3060 -defaultsOSRD
preplace inst xadc_wiz_0 -pg 1 -lvl 11 -x 4960 -y 1800 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 24 25 26 27 28 29 23} -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 15 -x 6590 -y 1780 -defaultsOSRD
preplace inst GND_0 -pg 1 -lvl 14 -x 6190 -y 1490 -defaultsOSRD
preplace inst GND_1 -pg 1 -lvl 15 -x 6590 -y 2930 -defaultsOSRD
preplace netloc axi_pcie_0_axi_aclk_out 1 3 11 1360 2000 1820 2120 NJ 2120 2750 1910 3460 1610 3980 1670 4310 1670 4740 1660 NJ 1660 NJ 1660 6000
preplace netloc rst_axi_pcie_0_125M_interconnect_aresetn 1 4 11 1830 2130 2210 1930 N 1930 3480 1650 3920 1830 4320 2410 NJ 2410 NJ 2410 NJ 2410 NJ 2410 6370
preplace netloc axi_pcie_0_mmcm_lock 1 6 8 NJ 2630 N 2630 NJ 2630 NJ 2630 NJ 2630 NJ 2630 NJ 2630 5850
preplace netloc rst_axi_pcie_0_125M_peripheral_aresetn 1 3 13 1370 1980 1760J 1640 2150J 1680 2700J 1610 3430 1600 NJ 1600 NJ 1600 4630 1680 NJ 1680 NJ 1680 5890 3000 6430 3000 NJ
preplace netloc util_upack2_1_fifo_rd_data_0 1 5 6 2150 820 NJ 820 3360 390 NJ 390 NJ 390 NJ
preplace netloc util_upack2_1_fifo_rd_data_1 1 5 6 2210 830 NJ 830 3370 410 NJ 410 NJ 410 NJ
preplace netloc util_upack2_1_fifo_rd_data_2 1 5 6 2230 840 NJ 840 3380 430 NJ 430 NJ 430 NJ
preplace netloc util_upack2_1_fifo_rd_data_3 1 5 6 2240 850 NJ 850 3390 450 NJ 450 NJ 450 NJ
preplace netloc axi_ad9361_0_adc_data_i0 1 2 10 670 -150 NJ -150 NJ -150 NJ -150 NJ -150 N -150 NJ -150 NJ -150 NJ -150 5260
preplace netloc axi_ad9361_0_adc_data_i1 1 2 10 650 -140 NJ -140 NJ -140 NJ -140 NJ -140 N -140 NJ -140 NJ -140 NJ -140 5290
preplace netloc axi_ad9361_0_adc_data_q0 1 2 10 680 -130 NJ -130 NJ -130 NJ -130 NJ -130 N -130 NJ -130 NJ -130 NJ -130 5250
preplace netloc axi_ad9361_0_adc_data_q1 1 2 10 660 -120 NJ -120 NJ -120 NJ -120 NJ -120 N -120 NJ -120 NJ -120 NJ -120 5280
preplace netloc axi_ad9361_0_l_clk 1 2 10 730 1140 1350 1060 1740 360 NJ 360 NJ 360 N 360 NJ 360 NJ 360 4630 0 5130
preplace netloc axi_ad9361_0_rst 1 2 10 690 820 NJ 820 1760 880 NJ 880 NJ 880 N 880 NJ 880 NJ 880 NJ 880 5200
preplace netloc axi_pcie_0_axi_ctl_aclk_out 1 6 4 2760J 2100 3380 2030 NJ 2030 4300
preplace netloc axi_ad9361_0_txnrx 1 11 5 NJ 140 NJ 140 NJ 140 NJ 140 6700J
preplace netloc axi_ad9361_0_enable 1 11 5 NJ 120 NJ 120 NJ 120 NJ 120 6700J
preplace netloc axi_ad9361_0_tx_data_out 1 11 5 NJ 100 NJ 100 NJ 100 NJ 100 NJ
preplace netloc axi_ad9361_0_tx_frame_out 1 11 5 5300J 70 NJ 70 NJ 70 NJ 70 NJ
preplace netloc axi_ad9361_0_tx_clk_out 1 11 5 5300J 40 NJ 40 NJ 40 NJ 40 NJ
preplace netloc RXCLK_1 1 0 11 NJ 200 NJ 200 NJ 200 NJ 200 NJ 200 NJ 200 NJ 200 3330 210 NJ 210 NJ 210 NJ
preplace netloc RXDATA_1 1 0 11 NJ 260 NJ 260 NJ 260 NJ 260 NJ 260 NJ 260 NJ 260 3330 250 NJ 250 NJ 250 NJ
preplace netloc RXFRAME_1 1 0 11 NJ 230 NJ 230 NJ 230 NJ 230 NJ 230 NJ 230 NJ 230 N 230 NJ 230 NJ 230 NJ
preplace netloc axi_ad9361_0_dac_enable_i0 1 4 8 1830 -20 NJ -20 NJ -20 N -20 NJ -20 NJ -20 NJ -20 5160
preplace netloc axi_ad9361_0_dac_enable_q0 1 4 8 1790 -40 NJ -40 NJ -40 N -40 NJ -40 NJ -40 NJ -40 5230
preplace netloc axi_ad9361_0_dac_enable_i1 1 4 8 1780 -50 NJ -50 NJ -50 N -50 NJ -50 NJ -50 NJ -50 5270
preplace netloc axi_ad9361_0_dac_enable_q1 1 4 8 1810 870 NJ 870 NJ 870 N 870 NJ 870 NJ 870 NJ 870 5130
preplace netloc util_vector_logic_0_Res 1 4 1 1750 910n
preplace netloc axi_ad9361_0_dac_valid_i0 1 3 9 1340 -30 NJ -30 NJ -30 NJ -30 N -30 NJ -30 NJ -30 NJ -30 5190
preplace netloc axi_ad9361_0_dac_valid_i1 1 3 9 1350 -10 NJ -10 NJ -10 NJ -10 N -10 NJ -10 NJ -10 NJ -10 5210
preplace netloc axi_ad9361_0_adc_valid_i0 1 0 12 0 -70 NJ -70 NJ -70 NJ -70 NJ -70 NJ -70 NJ -70 N -70 NJ -70 NJ -70 NJ -70 5140
preplace netloc axi_ad9361_0_adc_valid_i1 1 0 12 10 -60 NJ -60 NJ -60 NJ -60 NJ -60 NJ -60 NJ -60 N -60 NJ -60 NJ -60 NJ -60 5170
preplace netloc axi_ad9361_0_adc_enable_i0 1 2 10 720 -110 NJ -110 NJ -110 NJ -110 NJ -110 N -110 NJ -110 NJ -110 NJ -110 5150
preplace netloc axi_ad9361_0_adc_enable_q0 1 2 10 730 -90 NJ -90 NJ -90 NJ -90 NJ -90 N -90 NJ -90 NJ -90 NJ -90 5180
preplace netloc axi_ad9361_0_adc_enable_i1 1 2 10 700 -100 NJ -100 NJ -100 NJ -100 NJ -100 N -100 NJ -100 NJ -100 NJ -100 5220
preplace netloc axi_ad9361_0_adc_enable_q1 1 2 10 710 -80 NJ -80 NJ -80 NJ -80 NJ -80 N -80 NJ -80 NJ -80 NJ -80 5240
preplace netloc GND_0_dout 1 5 11 2240 1880 2670J 1530 3330 1500 NJ 1500 NJ 1500 4780 1550 NJ 1550 NJ 1550 5960J 1860 6420 1990 6700J
preplace netloc PCIe_RESETn_1 1 0 13 NJ 3070 NJ 3070 NJ 3070 NJ 3070 NJ 3070 NJ 3070 NJ 3070 N 3070 NJ 3070 NJ 3070 NJ 3070 NJ 3070 NJ
preplace netloc RESETn_1 1 0 13 NJ 3040 NJ 3040 NJ 3040 NJ 3040 NJ 3040 NJ 3040 NJ 3040 3400 3050 NJ 3050 NJ 3050 NJ 3050 NJ 3050 NJ
preplace netloc util_vector_logic_2_Res 1 13 1 5910 1310n
preplace netloc util_ds_buf_0_IBUF_OUT 1 5 1 2200J 2670n
preplace netloc VCC_0_dout 1 1 14 340 1200 NJ 1200 1330 1260 NJ 1260 2210 1670 2630J 1540 3340 1510 NJ 1510 NJ 1510 4760J 1560 NJ 1560 NJ 1560 6010J 1800 6370
preplace netloc axi_dmac_rf_rx_irq 1 4 11 1710J 1590 2160J 1700 2680J 1580 3390 1550 NJ 1550 NJ 1550 4710J 1590 NJ 1590 NJ 1590 5950J 1820 6440
preplace netloc axi_dmac_rf_tx_irq 1 4 11 1700J 1550 2170J 1710 2710J 1600 3410 1590 NJ 1590 NJ 1590 4680J 1620 NJ 1620 NJ 1620 5970J 1790 6430
preplace netloc axi_ad9361_0_gps_pps_irq 1 11 4 NJ 200 NJ 200 NJ 200 6460
preplace netloc axi_iic_0_iic2intc_irpt 1 14 1 6460 1710n
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 14 1 N 1730
preplace netloc axi_dmac_i2s_tx_irq 1 4 11 1780J 1580 2190J 1660 2650J 1570 3380 1540 NJ 1540 NJ 1540 4730J 1580 NJ 1580 NJ 1580 5930J 1850 6470
preplace netloc axi_dmac_i2s_rx_irq 1 4 11 1730J 1570 2200J 1640 2640J 1560 3370 1530 NJ 1530 NJ 1530 4750J 1570 NJ 1570 NJ 1570 5990J 1810 6450
preplace netloc clk_wiz_0_delay_ref_clk 1 10 5 4790 1500 NJ 1500 NJ 1500 5880 1410 6380
preplace netloc xadc_wiz_0_ip2intc_irpt 1 11 4 NJ 1760 NJ 1760 5860J 1840 6480
preplace netloc xadc_wiz_0_temp_out 1 11 3 5210J 1490 NJ 1490 5860
preplace netloc mig_7series_0_ui_clk 1 5 10 2230 1690 N 1690 3450 1570 NJ 1570 NJ 1570 4700J 1600 NJ 1600 NJ 1600 5920J 1830 6400
preplace netloc mig_7series_0_ui_clk_sync_rst 1 5 10 2240 1280 NJ 1280 3380 1480 NJ 1480 NJ 1480 NJ 1480 NJ 1480 NJ 1480 5890J 1430 6390
preplace netloc mig_7series_0_mmcm_locked 1 5 10 2220 1270 NJ 1270 3390 1470 NJ 1470 NJ 1470 NJ 1470 NJ 1470 NJ 1470 5870J 1420 6370
preplace netloc rst_mig_7series_0_166M_interconnect_aresetn 1 6 2 2610 1430 3360
preplace netloc rst_mig_7series_0_166M_peripheral_aresetn 1 6 8 N 1420 3370 1490 NJ 1490 NJ 1490 4770J 1510 NJ 1510 NJ 1510 5900J
preplace netloc data_clk_i_0_1 1 0 14 NJ 2830 NJ 2830 NJ 2830 NJ 2830 NJ 2830 NJ 2830 NJ 2830 N 2830 NJ 2830 NJ 2830 NJ 2830 NJ 2830 NJ 2830 NJ
preplace netloc GND_1_dout 1 15 1 NJ 2930
preplace netloc axi_quad_spi_1_ip2intc_irpt 1 14 1 6480 1850n
preplace netloc logic_and_2_Res 1 4 1 1720 1040n
preplace netloc logic_and_1_Res 1 4 3 1780 1530 2180J 1720 2610
preplace netloc axi_dmac_rf_tx_m_axis_valid 1 3 2 1360 1400 1700
preplace netloc ad9361_dac_unpacker_s_axis_ready 1 4 2 1820 1540 N
preplace netloc logic_or_0_Res 1 1 1 330 1090n
preplace netloc logic_and_0_Res 1 2 1 670 1060n
preplace netloc ad9361_adc_packer_fifo_wr_overflow 1 3 8 1330J 810 NJ 810 NJ 810 NJ 810 3330 380 NJ 380 NJ 380 4780
preplace netloc ad9361_dac_unpacker_fifo_rd_underflow 1 5 6 2220 860 NJ 860 3400 470 NJ 470 NJ 470 NJ
preplace netloc axi_pcie_0_pcie_7x_mgt 1 6 10 NJ 2550 N 2550 NJ 2550 NJ 2550 NJ 2550 NJ 2550 NJ 2550 NJ 2550 NJ 2550 NJ
preplace netloc axi_interconnect_1_M00_AXI 1 3 8 1400 1630 1700J 1610 NJ 1610 2660J 1590 3400 1560 NJ 1560 NJ 1560 4670
preplace netloc axi_pcie_interconnect_M00_AXI 1 5 3 NJ 1870 2730 1710 N
preplace netloc axi_mem_interconnect_M00_AXI 1 8 1 3970 1730n
preplace netloc Vp_Vn_0_1 1 0 11 NJ 2120 NJ 2120 NJ 2120 NJ 2120 1750J 1600 NJ 1600 2620J 1550 3350 1520 NJ 1520 NJ 1520 4720J
preplace netloc axi_iic_0_IIC 1 14 2 NJ 2130 NJ
preplace netloc axi_pcie_0_M_AXI 1 6 2 2740 1730 N
preplace netloc axi_interconnect_1_M01_AXI 1 3 8 1380 1620 NJ 1620 NJ 1620 NJ 1620 3420 1580 NJ 1580 NJ 1580 4660
preplace netloc axi_interconnect_1_M04_AXI 1 10 4 NJ 2010 NJ 2010 NJ 2010 5850
preplace netloc axi_peripheral_interconnect_M08_AXI 1 3 8 1390 2110 NJ 2110 NJ 2110 NJ 2110 3470 2040 NJ 2040 4290J 1690 4620
preplace netloc axi_protocol_convert_1_M_AXI 1 9 1 N 1750
preplace netloc axi_peripheral_interconnect_M10_AXI 1 10 1 4790 1770n
preplace netloc axi_gpio_0_GPIO2 1 14 2 NJ 2020 6700J
preplace netloc axi_dmac_i2s_tx_m_src_axi 1 4 1 1810 1750n
preplace netloc SYS_CLK_0_1 1 0 14 NJ 1260 330J 1250 NJ 1250 NJ 1250 NJ 1250 NJ 1250 NJ 1250 3400 1270 NJ 1270 NJ 1270 NJ 1270 NJ 1270 NJ 1270 NJ
preplace netloc axi_interconnect_1_M02_AXI 1 10 1 4690 190n
preplace netloc axi_interconnect_0_M01_AXI 1 5 1 2170 1890n
preplace netloc PCIe_REFCLK_1 1 0 5 NJ 2710 NJ 2710 NJ 2710 1330J 2590 1800J
preplace netloc axi_interconnect_1_M03_AXI 1 10 4 N 1990 NJ 1990 NJ 1990 NJ
preplace netloc axi_dmac_rf_tx_m_axis 1 4 1 1710 1000n
preplace netloc axi_quad_spi_0_SPI_0 1 14 2 6410J 1570 NJ
preplace netloc S00_AXI_1 1 4 1 1740 1460n
preplace netloc S03_AXI_1 1 4 1 1800 1770n
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 11 1 NJ 2240
preplace netloc axi_mem_interconnect_M01_AXI 1 8 6 3960J 1630 NJ 1630 NJ 1630 NJ 1630 NJ 1630 5980
preplace netloc axi_quad_spi_1_SPI_0 1 14 2 NJ 2310 NJ
preplace netloc axi_gpio_0_GPIO 1 14 2 NJ 2000 NJ
preplace netloc axi_peripheral_interconnect_M07_AXI 1 3 8 1400 1990 1790J 1650 NJ 1650 NJ 1650 3470 1640 3930J 1660 NJ 1660 4640
preplace netloc axi_peripheral_interconnect_M09_AXI 1 10 4 4640 2140 NJ 2140 NJ 2140 5870J
preplace netloc axi_dmac_i2s_tx_m_axis 1 4 10 1830J 2470 NJ 2470 NJ 2470 N 2470 NJ 2470 NJ 2470 NJ 2470 NJ 2470 NJ 2470 5860
preplace netloc axi_pcie_interconnect_M02_AXI 1 8 6 3940J 1460 NJ 1460 NJ 1460 NJ 1460 NJ 1460 5850
preplace netloc axi_peripheral_interconnect_M11_AXI 1 10 4 NJ 2150 NJ 2150 NJ 2150 5850
preplace netloc axi_i2s_adi_0_i2s 1 14 2 NJ 2870 NJ
preplace netloc util_cpack2_0_packed_fifo_wr 1 3 1 1340 970n
preplace netloc axi_peripheral_interconnect_M12_AXI 1 10 1 4640 2170n
preplace netloc axi_i2s_adi_0_m_axis 1 3 12 1380 1640 1720J 1630 NJ 1630 2690J 1640 3440 1630 3950J 1650 NJ 1650 NJ 1650 NJ 1650 NJ 1650 5850J 1870 6380
preplace netloc S01_AXI_1 1 4 1 1770 1730n
preplace netloc axi_interconnect_1_M06_AXI 1 5 6 2230 1730 2720J 1630 3430 1620 3990J 1640 NJ 1640 4650
preplace netloc axi_interconnect_1_M05_AXI 1 10 4 4770J 1610 NJ 1610 NJ 1610 5940
preplace netloc mig_7series_0_DDR3 1 14 2 NJ 1250 NJ
preplace cgraphic comment_0 place top 824 -208 textcolor 4 linecolor 3 linewidth 2
levelinfo -pg 1 -20 180 500 1170 1550 2000 2430 3310 3770 4140 4470 4960 5420 5700 6190 6590 6720
pagesize -pg 1 -db -bbox -sgen -220 -220 6920 3200
",
   "linecolor_comment_0":"",
   "textcolor_comment_0":""
}
{
   """"""""""da_axi4_cnt"""""""""":"1",
   """"""""""da_board_cnt"""""""""":"6",
   """"""""""da_bram_cntlr_cnt"""""""""":"1",
   """"""""""da_clkrst_cnt"""""""""":"23"
}
{
   "/comment_0":"comment_0"
}