{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 456, "design__inferred_latch__count": 0, "design__instance__count": 12443, "design__instance__area": 137584, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 88, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 191, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 4, "power__internal__total": 0.014635746367275715, "power__switching__total": 0.006440792698413134, "power__leakage__total": 1.5499294647725037e-07, "power__total": 0.021076694130897522, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.129479, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -0.129479, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.347597, "timing__setup__ws__corner:nom_tt_025C_1v80": 2.3994, "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.347597, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 6.207192, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count": 301, "design__max_fanout_violation__count": 191, "design__max_cap_violation__count": 18, "clock__skew__worst_hold": -0.08546, "clock__skew__worst_setup": -0.232414, "timing__hold__ws": -0.500413, "timing__setup__ws": -2.82858, "timing__hold__tns": -2.496063, "timing__setup__tns": -83.279686, "timing__hold__wns": -0.500413, "timing__setup__wns": -2.82858, "timing__hold_vio__count": 26, "timing__hold_r2r__ws": 0.114522, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 159, "timing__setup_r2r__ws": 2.391598, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 411.275 421.995", "design__core__bbox": "5.52 10.88 405.72 410.72", "design__io": 78, "design__die__area": 173556, "design__core__area": 160016, "design__instance__count__stdcell": 12443, "design__instance__area__stdcell": 137584, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.859817, "design__instance__utilization__stdcell": 0.859817, "floorplan__design__io": 76, "design__io__hpwl": 8382147, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 382060, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 2385, "antenna__violating__nets": 33, "antenna__violating__pins": 34, "route__antenna_violation__count": 33, "route__net": 10248, "route__net__special": 2, "route__drc_errors__iter:1": 14803, "route__wirelength__iter:1": 481666, "route__drc_errors__iter:2": 6246, "route__wirelength__iter:2": 476566, "route__drc_errors__iter:3": 5888, "route__wirelength__iter:3": 474185, "route__drc_errors__iter:4": 1200, "route__wirelength__iter:4": 473952, "route__drc_errors__iter:5": 231, "route__wirelength__iter:5": 473962, "route__drc_errors__iter:6": 110, "route__wirelength__iter:6": 473884, "route__drc_errors__iter:7": 69, "route__wirelength__iter:7": 473899, "route__drc_errors__iter:8": 27, "route__wirelength__iter:8": 473897, "route__drc_errors__iter:9": 5, "route__wirelength__iter:9": 473925, "route__drc_errors__iter:10": 0, "route__wirelength__iter:10": 473953, "route__drc_errors": 0, "route__wirelength": 473953, "route__vias": 85638, "route__vias__singlecut": 85638, "route__vias__multicut": 0, "design__disconnected_pin__count": 12, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1157.21, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 12, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 259, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 191, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 15, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.216101, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -0.216101, "timing__hold__ws__corner:nom_ss_100C_1v60": -0.406741, "timing__setup__ws__corner:nom_ss_100C_1v60": -2.433398, "timing__hold__tns__corner:nom_ss_100C_1v60": -1.582745, "timing__setup__tns__corner:nom_ss_100C_1v60": -68.149384, "timing__hold__wns__corner:nom_ss_100C_1v60": -0.406741, "timing__setup__wns__corner:nom_ss_100C_1v60": -2.433398, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 7, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.980895, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 53, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 2.648649, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 12, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 41, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 191, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 4, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.090551, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -0.090551, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11755, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.193208, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.11755, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 7.522862, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 12, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 61, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 191, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 2, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.120985, "clock__skew__worst_setup__corner:min_tt_025C_1v80": -0.120985, "timing__hold__ws__corner:min_tt_025C_1v80": 0.342292, "timing__setup__ws__corner:min_tt_025C_1v80": 2.653033, "timing__hold__tns__corner:min_tt_025C_1v80": 0.0, "timing__setup__tns__corner:min_tt_025C_1v80": 0.0, "timing__hold__wns__corner:min_tt_025C_1v80": 0.0, "timing__setup__wns__corner:min_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.342292, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 6.370882, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 12, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 217, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 191, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 9, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.203239, "clock__skew__worst_setup__corner:min_ss_100C_1v60": -0.203239, "timing__hold__ws__corner:min_ss_100C_1v60": -0.296025, "timing__setup__ws__corner:min_ss_100C_1v60": -1.968416, "timing__hold__tns__corner:min_ss_100C_1v60": -1.136489, "timing__setup__tns__corner:min_ss_100C_1v60": -52.341103, "timing__hold__wns__corner:min_ss_100C_1v60": -0.296025, "timing__setup__wns__corner:min_ss_100C_1v60": -1.968416, "timing__hold_vio__count__corner:min_ss_100C_1v60": 4, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.966155, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 52, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 2.958992, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 12, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 36, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 191, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 2, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.08546, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": -0.08546, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.114522, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.368673, "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.114522, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 7.624886, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 12, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 97, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 191, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 7, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.139952, "clock__skew__worst_setup__corner:max_tt_025C_1v80": -0.139952, "timing__hold__ws__corner:max_tt_025C_1v80": 0.348485, "timing__setup__ws__corner:max_tt_025C_1v80": 2.162965, "timing__hold__tns__corner:max_tt_025C_1v80": 0.0, "timing__setup__tns__corner:max_tt_025C_1v80": 0.0, "timing__hold__wns__corner:max_tt_025C_1v80": 0.0, "timing__setup__wns__corner:max_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.348485, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 6.073449, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 12, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 301, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 191, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 18, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.232414, "clock__skew__worst_setup__corner:max_ss_100C_1v60": -0.232414, "timing__hold__ws__corner:max_ss_100C_1v60": -0.500413, "timing__setup__ws__corner:max_ss_100C_1v60": -2.82858, "timing__hold__tns__corner:max_ss_100C_1v60": -2.496063, "timing__setup__tns__corner:max_ss_100C_1v60": -83.279686, "timing__hold__wns__corner:max_ss_100C_1v60": -0.500413, "timing__setup__wns__corner:max_ss_100C_1v60": -2.82858, "timing__hold_vio__count__corner:max_ss_100C_1v60": 15, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.001096, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 54, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 2.391598, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 12, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 47, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 191, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 7, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.096818, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": -0.096818, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.117929, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.02765, "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.117929, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 7.435516, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 12, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 12, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79838, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 0.000374865, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00161833, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00160135, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000372963, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00160135, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000375, "ir__drop__worst": 0.00162, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}