{"top":"global.main",
"namespaces":{
  "global":{
    "modules":{
      "And2":{
        "type":["Record",[
          ["I0",["Record",[["x","BitIn"],["y","BitIn"]]]],
          ["I1",["Record",[["x","BitIn"],["y","BitIn"]]]],
          ["O",["Record",[["x","Bit"],["y","Bit"]]]]
        ]]
      },
      "main":{
        "type":["Record",[
          ["I0",["Record",[["x","BitIn"],["y","BitIn"]]]],
          ["I1",["Record",[["x","BitIn"],["y","BitIn"]]]],
          ["O",["Record",[["x","Bit"],["y","Bit"]]]]
        ]],
        "instances":{
          "and2":{
            "modref":"global.And2"
          },
          "tmp":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",2]}
          }
        },
        "connections":[
          ["self.I0","and2.I0"],
          ["self.I1","and2.I1"],
          ["tmp.in.0","and2.O.x"],
          ["tmp.in.1","and2.O.y"],
          ["tmp.out.0","self.O.x"],
          ["tmp.out.1","self.O.y"]
        ]
      }
    }
  }
}
}
