{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1512998808481 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1512998808491 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 14:26:47 2017 " "Processing started: Mon Dec 11 14:26:47 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1512998808491 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1512998808491 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VGA_contr -c VGA_contr " "Command: quartus_fit --read_settings_files=off --write_settings_files=off VGA_contr -c VGA_contr" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1512998808491 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1512998813591 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VGA_contr EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"VGA_contr\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1512998814351 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1512998814431 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1512998814431 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1512998814741 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1512998815241 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1512998815241 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1512998815241 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1512998815241 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1512998815241 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1512998815241 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1512998815241 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1512998815241 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1512998815241 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1512998815241 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Lab3/Lab3_VGA2.0/Lab3_VGA2.0/" { { 0 { 0 ""} 0 428 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1512998815241 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Lab3/Lab3_VGA2.0/Lab3_VGA2.0/" { { 0 { 0 ""} 0 430 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1512998815241 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Lab3/Lab3_VGA2.0/Lab3_VGA2.0/" { { 0 { 0 ""} 0 432 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1512998815241 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Lab3/Lab3_VGA2.0/Lab3_VGA2.0/" { { 0 { 0 ""} 0 434 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1512998815241 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Lab3/Lab3_VGA2.0/Lab3_VGA2.0/" { { 0 { 0 ""} 0 436 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1512998815241 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1512998815241 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1512998815251 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA_contr.sdc " "Synopsys Design Constraints File file not found: 'VGA_contr.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1512998817321 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1512998817321 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1512998817321 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1512998817321 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1512998817321 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:inst4\|clk_int  " "Automatically promoted node PLL:inst4\|clk_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1512998817331 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PLL:inst4\|clk_int~0 " "Destination node PLL:inst4\|clk_int~0" {  } { { "PLL.vhd" "" { Text "H:/TSIU03/Lab3/Lab3_VGA2.0/Lab3_VGA2.0/PLL.vhd" 28 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:inst4|clk_int~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Lab3/Lab3_VGA2.0/Lab3_VGA2.0/" { { 0 { 0 ""} 0 330 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1512998817331 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_clk~output " "Destination node vga_clk~output" {  } { { "VGA_contr.bdf" "" { Schematic "H:/TSIU03/Lab3/Lab3_VGA2.0/Lab3_VGA2.0/VGA_contr.bdf" { { 792 1328 1504 808 "vga_clk" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_clk~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Lab3/Lab3_VGA2.0/Lab3_VGA2.0/" { { 0 { 0 ""} 0 343 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1512998817331 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1512998817331 ""}  } { { "PLL.vhd" "" { Text "H:/TSIU03/Lab3/Lab3_VGA2.0/Lab3_VGA2.0/PLL.vhd" 28 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:inst4|clk_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Lab3/Lab3_VGA2.0/Lab3_VGA2.0/" { { 0 { 0 ""} 0 190 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1512998817331 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1512998818381 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1512998818381 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1512998818381 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1512998818381 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1512998818381 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1512998818381 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1512998818381 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1512998818381 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1512998819361 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1512998819361 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1512998819361 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1512998819441 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1512998822761 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1512998822831 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1512998822831 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1512998824711 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1512998824711 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1512998826131 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X11_Y24 X22_Y36 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y24 to location X22_Y36" {  } { { "loc" "" { Generic "H:/TSIU03/Lab3/Lab3_VGA2.0/Lab3_VGA2.0/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y24 to location X22_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y24 to location X22_Y36"} 11 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1512998829001 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1512998829001 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1512998830131 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1512998830131 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1512998830131 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1512998830411 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1512998830911 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1512998831161 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1512998831641 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1512998832131 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "18 Cyclone IV E " "18 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY0 3.3-V LVTTL M23 " "Pin KEY0 uses I/O standard 3.3-V LVTTL at M23" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { KEY0 } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY0" } } } } { "VGA_contr.bdf" "" { Schematic "H:/TSIU03/Lab3/Lab3_VGA2.0/Lab3_VGA2.0/VGA_contr.bdf" { { 408 32 200 424 "KEY0" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Lab3/Lab3_VGA2.0/Lab3_VGA2.0/" { { 0 { 0 ""} 0 97 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1512998833331 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fpga_clk 3.3-V LVTTL Y2 " "Pin fpga_clk uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { fpga_clk } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fpga_clk" } } } } { "VGA_contr.bdf" "" { Schematic "H:/TSIU03/Lab3/Lab3_VGA2.0/Lab3_VGA2.0/VGA_contr.bdf" { { 256 -320 -152 272 "fpga_clk" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fpga_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Lab3/Lab3_VGA2.0/Lab3_VGA2.0/" { { 0 { 0 ""} 0 96 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1512998833331 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[9\] 3.3-V LVTTL AD2 " "Pin sram_data\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { sram_data[9] } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[9\]" } } } } { "VGA_contr.bdf" "" { Schematic "H:/TSIU03/Lab3/Lab3_VGA2.0/Lab3_VGA2.0/VGA_contr.bdf" { { 624 744 912 640 "sram_data" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Lab3/Lab3_VGA2.0/Lab3_VGA2.0/" { { 0 { 0 ""} 0 27 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1512998833331 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[1\] 3.3-V LVTTL AF4 " "Pin sram_data\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { sram_data[1] } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[1\]" } } } } { "VGA_contr.bdf" "" { Schematic "H:/TSIU03/Lab3/Lab3_VGA2.0/Lab3_VGA2.0/VGA_contr.bdf" { { 624 744 912 640 "sram_data" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Lab3/Lab3_VGA2.0/Lab3_VGA2.0/" { { 0 { 0 ""} 0 35 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1512998833331 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[14\] 3.3-V LVTTL AF3 " "Pin sram_data\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { sram_data[14] } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[14\]" } } } } { "VGA_contr.bdf" "" { Schematic "H:/TSIU03/Lab3/Lab3_VGA2.0/Lab3_VGA2.0/VGA_contr.bdf" { { 624 744 912 640 "sram_data" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Lab3/Lab3_VGA2.0/Lab3_VGA2.0/" { { 0 { 0 ""} 0 22 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1512998833331 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[6\] 3.3-V LVTTL AH6 " "Pin sram_data\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { sram_data[6] } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[6\]" } } } } { "VGA_contr.bdf" "" { Schematic "H:/TSIU03/Lab3/Lab3_VGA2.0/Lab3_VGA2.0/VGA_contr.bdf" { { 624 744 912 640 "sram_data" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Lab3/Lab3_VGA2.0/Lab3_VGA2.0/" { { 0 { 0 ""} 0 30 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1512998833331 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[15\] 3.3-V LVTTL AG3 " "Pin sram_data\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { sram_data[15] } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[15\]" } } } } { "VGA_contr.bdf" "" { Schematic "H:/TSIU03/Lab3/Lab3_VGA2.0/Lab3_VGA2.0/VGA_contr.bdf" { { 624 744 912 640 "sram_data" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Lab3/Lab3_VGA2.0/Lab3_VGA2.0/" { { 0 { 0 ""} 0 21 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1512998833331 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[7\] 3.3-V LVTTL AF7 " "Pin sram_data\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { sram_data[7] } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[7\]" } } } } { "VGA_contr.bdf" "" { Schematic "H:/TSIU03/Lab3/Lab3_VGA2.0/Lab3_VGA2.0/VGA_contr.bdf" { { 624 744 912 640 "sram_data" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Lab3/Lab3_VGA2.0/Lab3_VGA2.0/" { { 0 { 0 ""} 0 29 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1512998833331 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[8\] 3.3-V LVTTL AD1 " "Pin sram_data\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { sram_data[8] } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[8\]" } } } } { "VGA_contr.bdf" "" { Schematic "H:/TSIU03/Lab3/Lab3_VGA2.0/Lab3_VGA2.0/VGA_contr.bdf" { { 624 744 912 640 "sram_data" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Lab3/Lab3_VGA2.0/Lab3_VGA2.0/" { { 0 { 0 ""} 0 28 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1512998833331 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[0\] 3.3-V LVTTL AH3 " "Pin sram_data\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { sram_data[0] } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[0\]" } } } } { "VGA_contr.bdf" "" { Schematic "H:/TSIU03/Lab3/Lab3_VGA2.0/Lab3_VGA2.0/VGA_contr.bdf" { { 624 744 912 640 "sram_data" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Lab3/Lab3_VGA2.0/Lab3_VGA2.0/" { { 0 { 0 ""} 0 36 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1512998833331 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[13\] 3.3-V LVTTL AE4 " "Pin sram_data\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { sram_data[13] } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[13\]" } } } } { "VGA_contr.bdf" "" { Schematic "H:/TSIU03/Lab3/Lab3_VGA2.0/Lab3_VGA2.0/VGA_contr.bdf" { { 624 744 912 640 "sram_data" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Lab3/Lab3_VGA2.0/Lab3_VGA2.0/" { { 0 { 0 ""} 0 23 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1512998833331 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[5\] 3.3-V LVTTL AG6 " "Pin sram_data\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { sram_data[5] } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[5\]" } } } } { "VGA_contr.bdf" "" { Schematic "H:/TSIU03/Lab3/Lab3_VGA2.0/Lab3_VGA2.0/VGA_contr.bdf" { { 624 744 912 640 "sram_data" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Lab3/Lab3_VGA2.0/Lab3_VGA2.0/" { { 0 { 0 ""} 0 31 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1512998833331 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[12\] 3.3-V LVTTL AE3 " "Pin sram_data\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { sram_data[12] } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[12\]" } } } } { "VGA_contr.bdf" "" { Schematic "H:/TSIU03/Lab3/Lab3_VGA2.0/Lab3_VGA2.0/VGA_contr.bdf" { { 624 744 912 640 "sram_data" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Lab3/Lab3_VGA2.0/Lab3_VGA2.0/" { { 0 { 0 ""} 0 24 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1512998833331 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[4\] 3.3-V LVTTL AF6 " "Pin sram_data\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { sram_data[4] } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[4\]" } } } } { "VGA_contr.bdf" "" { Schematic "H:/TSIU03/Lab3/Lab3_VGA2.0/Lab3_VGA2.0/VGA_contr.bdf" { { 624 744 912 640 "sram_data" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Lab3/Lab3_VGA2.0/Lab3_VGA2.0/" { { 0 { 0 ""} 0 32 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1512998833331 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[11\] 3.3-V LVTTL AE1 " "Pin sram_data\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { sram_data[11] } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[11\]" } } } } { "VGA_contr.bdf" "" { Schematic "H:/TSIU03/Lab3/Lab3_VGA2.0/Lab3_VGA2.0/VGA_contr.bdf" { { 624 744 912 640 "sram_data" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Lab3/Lab3_VGA2.0/Lab3_VGA2.0/" { { 0 { 0 ""} 0 25 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1512998833331 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[3\] 3.3-V LVTTL AH4 " "Pin sram_data\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { sram_data[3] } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[3\]" } } } } { "VGA_contr.bdf" "" { Schematic "H:/TSIU03/Lab3/Lab3_VGA2.0/Lab3_VGA2.0/VGA_contr.bdf" { { 624 744 912 640 "sram_data" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Lab3/Lab3_VGA2.0/Lab3_VGA2.0/" { { 0 { 0 ""} 0 33 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1512998833331 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[10\] 3.3-V LVTTL AE2 " "Pin sram_data\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { sram_data[10] } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[10\]" } } } } { "VGA_contr.bdf" "" { Schematic "H:/TSIU03/Lab3/Lab3_VGA2.0/Lab3_VGA2.0/VGA_contr.bdf" { { 624 744 912 640 "sram_data" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Lab3/Lab3_VGA2.0/Lab3_VGA2.0/" { { 0 { 0 ""} 0 26 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1512998833331 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[2\] 3.3-V LVTTL AG4 " "Pin sram_data\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { sram_data[2] } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[2\]" } } } } { "VGA_contr.bdf" "" { Schematic "H:/TSIU03/Lab3/Lab3_VGA2.0/Lab3_VGA2.0/VGA_contr.bdf" { { 624 744 912 640 "sram_data" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Lab3/Lab3_VGA2.0/Lab3_VGA2.0/" { { 0 { 0 ""} 0 34 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1512998833331 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1 1512998833331 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/TSIU03/Lab3/Lab3_VGA2.0/Lab3_VGA2.0/VGA_contr.fit.smsg " "Generated suppressed messages file H:/TSIU03/Lab3/Lab3_VGA2.0/Lab3_VGA2.0/VGA_contr.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1512998833571 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1119 " "Peak virtual memory: 1119 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1512998838161 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 14:27:18 2017 " "Processing ended: Mon Dec 11 14:27:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1512998838161 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1512998838161 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1512998838161 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1512998838161 ""}
