{
  "module_name": "gcc-msm8953.c",
  "hash_id": "528cbcaadc2233e93ae50565fac40e5a594dfb8fe6f82f2b149d5c7b011a9b94",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/qcom/gcc-msm8953.c",
  "human_readable_source": "\n\n\n#include <linux/kernel.h>\n#include <linux/bitops.h>\n#include <linux/err.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n#include <linux/of.h>\n#include <linux/clk-provider.h>\n#include <linux/regmap.h>\n#include <linux/reset-controller.h>\n\n#include <dt-bindings/clock/qcom,gcc-msm8953.h>\n\n#include \"clk-alpha-pll.h\"\n#include \"clk-branch.h\"\n#include \"clk-rcg.h\"\n#include \"common.h\"\n#include \"gdsc.h\"\n#include \"reset.h\"\n\nenum {\n\tP_XO,\n\tP_SLEEP_CLK,\n\tP_GPLL0,\n\tP_GPLL0_DIV2,\n\tP_GPLL2,\n\tP_GPLL3,\n\tP_GPLL4,\n\tP_GPLL6,\n\tP_GPLL6_DIV2,\n\tP_DSI0PLL,\n\tP_DSI0PLL_BYTE,\n\tP_DSI1PLL,\n\tP_DSI1PLL_BYTE,\n};\n\nstatic struct clk_alpha_pll gpll0_early = {\n\t.offset = 0x21000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.clkr = {\n\t\t.enable_reg = 0x45000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gpll0_early\",\n\t\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t\t.fw_name = \"xo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fixed_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_fixed_factor gpll0_early_div = {\n\t.mult = 1,\n\t.div = 2,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll0_early_div\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&gpll0_early.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_fixed_factor_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv gpll0 = {\n\t.offset = 0x21000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll0\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&gpll0_early.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_ro_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll gpll2_early = {\n\t.offset = 0x4a000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.clkr = {\n\t\t.enable_reg = 0x45000,\n\t\t.enable_mask = BIT(2),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpll2_early\",\n\t\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t\t.fw_name = \"xo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fixed_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv gpll2 = {\n\t.offset = 0x4a000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll2\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&gpll2_early.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_ro_ops,\n\t},\n};\n\nstatic const struct pll_vco gpll3_p_vco[] = {\n\t{ 1000000000, 2000000000, 0 },\n};\n\nstatic const struct alpha_pll_config gpll3_early_config = {\n\t.l = 63,\n\t.config_ctl_val = 0x4001055b,\n\t.early_output_mask = 0,\n\t.post_div_mask = GENMASK(11, 8),\n\t.post_div_val = BIT(8),\n};\n\nstatic struct clk_alpha_pll gpll3_early = {\n\t.offset = 0x22000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.vco_table = gpll3_p_vco,\n\t.num_vco = ARRAY_SIZE(gpll3_p_vco),\n\t.flags = SUPPORTS_DYNAMIC_UPDATE,\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpll3_early\",\n\t\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t\t.fw_name = \"xo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv gpll3 = {\n\t.offset = 0x22000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll3\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&gpll3_early.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_ops,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_alpha_pll gpll4_early = {\n\t.offset = 0x24000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.clkr = {\n\t\t.enable_reg = 0x45000,\n\t\t.enable_mask = BIT(5),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpll4_early\",\n\t\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t\t.fw_name = \"xo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fixed_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv gpll4 = {\n\t.offset = 0x24000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll4\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&gpll4_early.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_ro_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll gpll6_early = {\n\t.offset = 0x37000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.clkr = {\n\t\t.enable_reg = 0x45000,\n\t\t.enable_mask = BIT(7),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpll6_early\",\n\t\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t\t.fw_name = \"xo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fixed_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_fixed_factor gpll6_early_div = {\n\t.mult = 1,\n\t.div = 2,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll6_early_div\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&gpll6_early.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_fixed_factor_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv gpll6 = {\n\t.offset = 0x37000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll6\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&gpll6_early.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_ro_ops,\n\t},\n};\n\nstatic const struct parent_map gcc_xo_gpll0_gpll0div2_2_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n\t{ P_GPLL0_DIV2, 2 },\n};\n\nstatic const struct parent_map gcc_xo_gpll0_gpll0div2_4_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n\t{ P_GPLL0_DIV2, 4 },\n};\n\nstatic const struct clk_parent_data gcc_xo_gpll0_gpll0div2_data[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll0_early_div.hw },\n};\n\nstatic const struct parent_map gcc_apc_droop_detector_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n\t{ P_GPLL4, 2 },\n};\n\nstatic const struct clk_parent_data gcc_apc_droop_detector_data[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll4.clkr.hw },\n};\n\nstatic const struct freq_tbl ftbl_apc_droop_detector_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(400000000, P_GPLL0, 2, 0, 0),\n\tF(576000000, P_GPLL4, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 apc0_droop_detector_clk_src = {\n\t.cmd_rcgr = 0x78008,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_apc_droop_detector_clk_src,\n\t.parent_map = gcc_apc_droop_detector_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"apc0_droop_detector_clk_src\",\n\t\t.parent_data = gcc_apc_droop_detector_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_apc_droop_detector_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\nstatic struct clk_rcg2 apc1_droop_detector_clk_src = {\n\t.cmd_rcgr = 0x79008,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_apc_droop_detector_clk_src,\n\t.parent_map = gcc_apc_droop_detector_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"apc1_droop_detector_clk_src\",\n\t\t.parent_data = gcc_apc_droop_detector_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_apc_droop_detector_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic const struct freq_tbl ftbl_apss_ahb_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(25000000, P_GPLL0_DIV2, 16, 0, 0),\n\tF(50000000, P_GPLL0, 16, 0, 0),\n\tF(100000000, P_GPLL0, 8, 0, 0),\n\tF(133330000, P_GPLL0, 6, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 apss_ahb_clk_src = {\n\t.cmd_rcgr = 0x46000,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_apss_ahb_clk_src,\n\t.parent_map = gcc_xo_gpll0_gpll0div2_4_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"apss_ahb_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll0div2_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll0div2_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic const struct freq_tbl ftbl_blsp_i2c_apps_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(25000000, P_GPLL0_DIV2, 16, 0, 0),\n\tF(50000000, P_GPLL0, 16, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 blsp1_qup1_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x0200c,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_blsp_i2c_apps_clk_src,\n\t.parent_map = gcc_xo_gpll0_gpll0div2_2_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"blsp1_qup1_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll0div2_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll0div2_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic struct clk_rcg2 blsp1_qup2_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x03000,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_blsp_i2c_apps_clk_src,\n\t.parent_map = gcc_xo_gpll0_gpll0div2_2_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"blsp1_qup2_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll0div2_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll0div2_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic struct clk_rcg2 blsp1_qup3_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x04000,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_blsp_i2c_apps_clk_src,\n\t.parent_map = gcc_xo_gpll0_gpll0div2_2_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"blsp1_qup3_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll0div2_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll0div2_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic struct clk_rcg2 blsp1_qup4_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x05000,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_blsp_i2c_apps_clk_src,\n\t.parent_map = gcc_xo_gpll0_gpll0div2_2_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"blsp1_qup4_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll0div2_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll0div2_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic struct clk_rcg2 blsp2_qup1_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x0c00c,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_blsp_i2c_apps_clk_src,\n\t.parent_map = gcc_xo_gpll0_gpll0div2_2_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"blsp2_qup1_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll0div2_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll0div2_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic struct clk_rcg2 blsp2_qup2_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x0d000,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_blsp_i2c_apps_clk_src,\n\t.parent_map = gcc_xo_gpll0_gpll0div2_2_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"blsp2_qup2_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll0div2_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll0div2_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic struct clk_rcg2 blsp2_qup3_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x0f000,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_blsp_i2c_apps_clk_src,\n\t.parent_map = gcc_xo_gpll0_gpll0div2_2_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"blsp2_qup3_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll0div2_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll0div2_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic struct clk_rcg2 blsp2_qup4_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x18000,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_blsp_i2c_apps_clk_src,\n\t.parent_map = gcc_xo_gpll0_gpll0div2_2_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"blsp2_qup4_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll0div2_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll0div2_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic const struct freq_tbl ftbl_blsp_spi_apps_clk_src[] = {\n\tF(960000, P_XO, 10, 1, 2),\n\tF(4800000, P_XO, 4, 0, 0),\n\tF(9600000, P_XO, 2, 0, 0),\n\tF(12500000, P_GPLL0_DIV2, 16, 1, 2),\n\tF(16000000, P_GPLL0, 10, 1, 5),\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(25000000, P_GPLL0, 16, 1, 2),\n\tF(50000000, P_GPLL0, 16, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 blsp1_qup1_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x02024,\n\t.hid_width = 5,\n\t.mnd_width = 8,\n\t.freq_tbl = ftbl_blsp_spi_apps_clk_src,\n\t.parent_map = gcc_xo_gpll0_gpll0div2_2_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"blsp1_qup1_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll0div2_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll0div2_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic struct clk_rcg2 blsp1_qup2_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x03014,\n\t.hid_width = 5,\n\t.mnd_width = 8,\n\t.freq_tbl = ftbl_blsp_spi_apps_clk_src,\n\t.parent_map = gcc_xo_gpll0_gpll0div2_2_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"blsp1_qup2_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll0div2_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll0div2_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic struct clk_rcg2 blsp1_qup3_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x04024,\n\t.hid_width = 5,\n\t.mnd_width = 8,\n\t.freq_tbl = ftbl_blsp_spi_apps_clk_src,\n\t.parent_map = gcc_xo_gpll0_gpll0div2_2_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"blsp1_qup3_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll0div2_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll0div2_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic struct clk_rcg2 blsp1_qup4_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x05024,\n\t.hid_width = 5,\n\t.mnd_width = 8,\n\t.freq_tbl = ftbl_blsp_spi_apps_clk_src,\n\t.parent_map = gcc_xo_gpll0_gpll0div2_2_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"blsp1_qup4_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll0div2_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll0div2_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic struct clk_rcg2 blsp2_qup1_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x0c024,\n\t.hid_width = 5,\n\t.mnd_width = 8,\n\t.freq_tbl = ftbl_blsp_spi_apps_clk_src,\n\t.parent_map = gcc_xo_gpll0_gpll0div2_2_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"blsp2_qup1_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll0div2_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll0div2_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic struct clk_rcg2 blsp2_qup2_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x0d014,\n\t.hid_width = 5,\n\t.mnd_width = 8,\n\t.freq_tbl = ftbl_blsp_spi_apps_clk_src,\n\t.parent_map = gcc_xo_gpll0_gpll0div2_2_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"blsp2_qup2_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll0div2_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll0div2_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic struct clk_rcg2 blsp2_qup3_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x0f024,\n\t.hid_width = 5,\n\t.mnd_width = 8,\n\t.freq_tbl = ftbl_blsp_spi_apps_clk_src,\n\t.parent_map = gcc_xo_gpll0_gpll0div2_2_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"blsp2_qup3_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll0div2_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll0div2_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic struct clk_rcg2 blsp2_qup4_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x18024,\n\t.hid_width = 5,\n\t.mnd_width = 8,\n\t.freq_tbl = ftbl_blsp_spi_apps_clk_src,\n\t.parent_map = gcc_xo_gpll0_gpll0div2_2_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"blsp2_qup4_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll0div2_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll0div2_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic const struct freq_tbl ftbl_blsp_uart_apps_clk_src[] = {\n\tF(3686400, P_GPLL0_DIV2, 1, 144, 15625),\n\tF(7372800, P_GPLL0_DIV2, 1, 288, 15625),\n\tF(14745600, P_GPLL0_DIV2, 1, 576, 15625),\n\tF(16000000, P_GPLL0_DIV2, 5, 1, 5),\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(24000000, P_GPLL0, 1, 3, 100),\n\tF(25000000, P_GPLL0, 16, 1, 2),\n\tF(32000000, P_GPLL0, 1, 1, 25),\n\tF(40000000, P_GPLL0, 1, 1, 20),\n\tF(46400000, P_GPLL0, 1, 29, 500),\n\tF(48000000, P_GPLL0, 1, 3, 50),\n\tF(51200000, P_GPLL0, 1, 8, 125),\n\tF(56000000, P_GPLL0, 1, 7, 100),\n\tF(58982400, P_GPLL0, 1, 1152, 15625),\n\tF(60000000, P_GPLL0, 1, 3, 40),\n\tF(64000000, P_GPLL0, 1, 2, 25),\n\t{ }\n};\n\nstatic struct clk_rcg2 blsp1_uart1_apps_clk_src = {\n\t.cmd_rcgr = 0x02044,\n\t.hid_width = 5,\n\t.mnd_width = 16,\n\t.freq_tbl = ftbl_blsp_uart_apps_clk_src,\n\t.parent_map = gcc_xo_gpll0_gpll0div2_4_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"blsp1_uart1_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll0div2_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll0div2_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic struct clk_rcg2 blsp1_uart2_apps_clk_src = {\n\t.cmd_rcgr = 0x03034,\n\t.hid_width = 5,\n\t.mnd_width = 16,\n\t.freq_tbl = ftbl_blsp_uart_apps_clk_src,\n\t.parent_map = gcc_xo_gpll0_gpll0div2_4_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"blsp1_uart2_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll0div2_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll0div2_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic struct clk_rcg2 blsp2_uart1_apps_clk_src = {\n\t.cmd_rcgr = 0x0c044,\n\t.hid_width = 5,\n\t.mnd_width = 16,\n\t.freq_tbl = ftbl_blsp_uart_apps_clk_src,\n\t.parent_map = gcc_xo_gpll0_gpll0div2_4_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"blsp2_uart1_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll0div2_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll0div2_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic struct clk_rcg2 blsp2_uart2_apps_clk_src = {\n\t.cmd_rcgr = 0x0d034,\n\t.hid_width = 5,\n\t.mnd_width = 16,\n\t.freq_tbl = ftbl_blsp_uart_apps_clk_src,\n\t.parent_map = gcc_xo_gpll0_gpll0div2_4_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"blsp2_uart2_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll0div2_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll0div2_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic const struct parent_map gcc_byte0_map[] = {\n\t{ P_XO, 0 },\n\t{ P_DSI0PLL_BYTE, 1 },\n\t{ P_DSI1PLL_BYTE, 3 },\n};\n\nstatic const struct parent_map gcc_byte1_map[] = {\n\t{ P_XO, 0 },\n\t{ P_DSI0PLL_BYTE, 3 },\n\t{ P_DSI1PLL_BYTE, 1 },\n};\n\nstatic const struct clk_parent_data gcc_byte_data[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .fw_name = \"dsi0pllbyte\", .name = \"dsi0pllbyte\" },\n\t{ .fw_name = \"dsi1pllbyte\", .name = \"dsi1pllbyte\" },\n};\n\nstatic struct clk_rcg2 byte0_clk_src = {\n\t.cmd_rcgr = 0x4d044,\n\t.hid_width = 5,\n\t.parent_map = gcc_byte0_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"byte0_clk_src\",\n\t\t.parent_data = gcc_byte_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_byte_data),\n\t\t.ops = &clk_byte2_ops,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t}\n};\n\nstatic struct clk_rcg2 byte1_clk_src = {\n\t.cmd_rcgr = 0x4d0b0,\n\t.hid_width = 5,\n\t.parent_map = gcc_byte1_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"byte1_clk_src\",\n\t\t.parent_data = gcc_byte_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_byte_data),\n\t\t.ops = &clk_byte2_ops,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t}\n};\n\nstatic const struct parent_map gcc_gp_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n\t{ P_GPLL6, 2 },\n\t{ P_GPLL0_DIV2, 4 },\n\t{ P_SLEEP_CLK, 6 },\n};\n\nstatic const struct clk_parent_data gcc_gp_data[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll6.clkr.hw },\n\t{ .hw = &gpll0_early_div.hw },\n\t{ .fw_name = \"sleep\", .name = \"sleep\" },\n};\n\nstatic const struct freq_tbl ftbl_camss_gp_clk_src[] = {\n\tF(50000000, P_GPLL0_DIV2, 8, 0, 0),\n\tF(100000000, P_GPLL0, 8, 0, 0),\n\tF(200000000, P_GPLL0, 4, 0, 0),\n\tF(266670000, P_GPLL0, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 camss_gp0_clk_src = {\n\t.cmd_rcgr = 0x54000,\n\t.hid_width = 5,\n\t.mnd_width = 8,\n\t.freq_tbl = ftbl_camss_gp_clk_src,\n\t.parent_map = gcc_gp_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"camss_gp0_clk_src\",\n\t\t.parent_data = gcc_gp_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_gp_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic struct clk_rcg2 camss_gp1_clk_src = {\n\t.cmd_rcgr = 0x55000,\n\t.hid_width = 5,\n\t.mnd_width = 8,\n\t.freq_tbl = ftbl_camss_gp_clk_src,\n\t.parent_map = gcc_gp_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"camss_gp1_clk_src\",\n\t\t.parent_data = gcc_gp_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_gp_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic const struct freq_tbl ftbl_camss_top_ahb_clk_src[] = {\n\tF(40000000, P_GPLL0_DIV2, 10, 0, 0),\n\tF(80000000, P_GPLL0, 10, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 camss_top_ahb_clk_src = {\n\t.cmd_rcgr = 0x5a000,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_camss_top_ahb_clk_src,\n\t.parent_map = gcc_xo_gpll0_gpll0div2_2_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"camss_top_ahb_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll0div2_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll0div2_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic const struct parent_map gcc_cci_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 2 },\n\t{ P_GPLL0_DIV2, 3 },\n\t{ P_SLEEP_CLK, 6 },\n};\n\nstatic const struct clk_parent_data gcc_cci_data[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll0_early_div.hw },\n\t{ .fw_name = \"sleep\", .name = \"sleep\" },\n};\n\nstatic const struct freq_tbl ftbl_cci_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(37500000, P_GPLL0_DIV2, 1, 3, 32),\n\t{ }\n};\n\nstatic struct clk_rcg2 cci_clk_src = {\n\t.cmd_rcgr = 0x51000,\n\t.hid_width = 5,\n\t.mnd_width = 8,\n\t.freq_tbl = ftbl_cci_clk_src,\n\t.parent_map = gcc_cci_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"cci_clk_src\",\n\t\t.parent_data = gcc_cci_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_cci_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic const struct parent_map gcc_cpp_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n\t{ P_GPLL6, 3 },\n\t{ P_GPLL2, 4 },\n\t{ P_GPLL0_DIV2, 5 },\n};\n\nstatic const struct clk_parent_data gcc_cpp_data[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll6.clkr.hw },\n\t{ .hw = &gpll2.clkr.hw },\n\t{ .hw = &gpll0_early_div.hw },\n};\n\nstatic const struct freq_tbl ftbl_cpp_clk_src[] = {\n\tF(100000000, P_GPLL0_DIV2, 4, 0, 0),\n\tF(200000000, P_GPLL0, 4, 0, 0),\n\tF(266670000, P_GPLL0, 3, 0, 0),\n\tF(320000000, P_GPLL0, 2.5, 0, 0),\n\tF(400000000, P_GPLL0, 2, 0, 0),\n\tF(465000000, P_GPLL2, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cpp_clk_src = {\n\t.cmd_rcgr = 0x58018,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_cpp_clk_src,\n\t.parent_map = gcc_cpp_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"cpp_clk_src\",\n\t\t.parent_data = gcc_cpp_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_cpp_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic const struct freq_tbl ftbl_crypto_clk_src[] = {\n\tF(40000000, P_GPLL0_DIV2, 10, 0, 0),\n\tF(80000000, P_GPLL0, 10, 0, 0),\n\tF(100000000, P_GPLL0, 8, 0, 0),\n\tF(160000000, P_GPLL0, 5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 crypto_clk_src = {\n\t.cmd_rcgr = 0x16004,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_crypto_clk_src,\n\t.parent_map = gcc_xo_gpll0_gpll0div2_4_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"crypto_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll0div2_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll0div2_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic const struct parent_map gcc_csi0_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n\t{ P_GPLL2, 4 },\n\t{ P_GPLL0_DIV2, 5 },\n};\n\nstatic const struct parent_map gcc_csi12_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n\t{ P_GPLL2, 5 },\n\t{ P_GPLL0_DIV2, 4 },\n};\n\nstatic const struct clk_parent_data gcc_csi_data[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll2.clkr.hw },\n\t{ .hw = &gpll0_early_div.hw },\n};\n\nstatic const struct freq_tbl ftbl_csi_clk_src[] = {\n\tF(100000000, P_GPLL0_DIV2, 4, 0, 0),\n\tF(200000000, P_GPLL0, 4, 0, 0),\n\tF(310000000, P_GPLL2, 3, 0, 0),\n\tF(400000000, P_GPLL0, 2, 0, 0),\n\tF(465000000, P_GPLL2, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 csi0_clk_src = {\n\t.cmd_rcgr = 0x4e020,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_csi_clk_src,\n\t.parent_map = gcc_csi0_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"csi0_clk_src\",\n\t\t.parent_data = gcc_csi_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_csi_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic struct clk_rcg2 csi1_clk_src = {\n\t.cmd_rcgr = 0x4f020,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_csi_clk_src,\n\t.parent_map = gcc_csi12_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"csi1_clk_src\",\n\t\t.parent_data = gcc_csi_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_csi_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic struct clk_rcg2 csi2_clk_src = {\n\t.cmd_rcgr = 0x3c020,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_csi_clk_src,\n\t.parent_map = gcc_csi12_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"csi2_clk_src\",\n\t\t.parent_data = gcc_csi_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_csi_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic const struct parent_map gcc_csip_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n\t{ P_GPLL4, 3 },\n\t{ P_GPLL2, 4 },\n\t{ P_GPLL0_DIV2, 5 },\n};\n\nstatic const struct clk_parent_data gcc_csip_data[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll4.clkr.hw },\n\t{ .hw = &gpll2.clkr.hw },\n\t{ .hw = &gpll0_early_div.hw },\n};\n\nstatic const struct freq_tbl ftbl_csi_p_clk_src[] = {\n\tF(66670000, P_GPLL0_DIV2, 6, 0, 0),\n\tF(133330000, P_GPLL0, 6, 0, 0),\n\tF(200000000, P_GPLL0, 4, 0, 0),\n\tF(266670000, P_GPLL0, 3, 0, 0),\n\tF(310000000, P_GPLL2, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 csi0p_clk_src = {\n\t.cmd_rcgr = 0x58084,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_csi_p_clk_src,\n\t.parent_map = gcc_csip_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"csi0p_clk_src\",\n\t\t.parent_data = gcc_csip_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_csip_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic struct clk_rcg2 csi1p_clk_src = {\n\t.cmd_rcgr = 0x58094,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_csi_p_clk_src,\n\t.parent_map = gcc_csip_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"csi1p_clk_src\",\n\t\t.parent_data = gcc_csip_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_csip_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic struct clk_rcg2 csi2p_clk_src = {\n\t.cmd_rcgr = 0x580a4,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_csi_p_clk_src,\n\t.parent_map = gcc_csip_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"csi2p_clk_src\",\n\t\t.parent_data = gcc_csip_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_csip_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic const struct freq_tbl ftbl_csi_phytimer_clk_src[] = {\n\tF(100000000, P_GPLL0_DIV2, 4, 0, 0),\n\tF(200000000, P_GPLL0, 4, 0, 0),\n\tF(266670000, P_GPLL0, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 csi0phytimer_clk_src = {\n\t.cmd_rcgr = 0x4e000,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_csi_phytimer_clk_src,\n\t.parent_map = gcc_xo_gpll0_gpll0div2_2_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"csi0phytimer_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll0div2_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll0div2_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic struct clk_rcg2 csi1phytimer_clk_src = {\n\t.cmd_rcgr = 0x4f000,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_csi_phytimer_clk_src,\n\t.parent_map = gcc_xo_gpll0_gpll0div2_2_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"csi1phytimer_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll0div2_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll0div2_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic struct clk_rcg2 csi2phytimer_clk_src = {\n\t.cmd_rcgr = 0x4f05c,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_csi_phytimer_clk_src,\n\t.parent_map = gcc_xo_gpll0_gpll0div2_2_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"csi2phytimer_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll0div2_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll0div2_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic const struct parent_map gcc_esc_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 3 },\n};\n\nstatic const struct clk_parent_data gcc_esc_vsync_data[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0.clkr.hw },\n};\n\nstatic const struct freq_tbl ftbl_esc0_1_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 esc0_clk_src = {\n\t.cmd_rcgr = 0x4d05c,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_esc0_1_clk_src,\n\t.parent_map = gcc_esc_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"esc0_clk_src\",\n\t\t.parent_data = gcc_esc_vsync_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_esc_vsync_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic struct clk_rcg2 esc1_clk_src = {\n\t.cmd_rcgr = 0x4d0a8,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_esc0_1_clk_src,\n\t.parent_map = gcc_esc_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"esc1_clk_src\",\n\t\t.parent_data = gcc_esc_vsync_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_esc_vsync_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic const struct parent_map gcc_gfx3d_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n\t{ P_GPLL3, 2 },\n\t{ P_GPLL6, 3 },\n\t{ P_GPLL4, 4 },\n\t{ P_GPLL0_DIV2, 5 },\n\t{ P_GPLL6_DIV2, 6 },\n};\n\nstatic const struct clk_parent_data gcc_gfx3d_data[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll3.clkr.hw },\n\t{ .hw = &gpll6.clkr.hw },\n\t{ .hw = &gpll4.clkr.hw },\n\t{ .hw = &gpll0_early_div.hw },\n\t{ .hw = &gpll6_early_div.hw },\n};\n\nstatic const struct freq_tbl ftbl_gfx3d_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(50000000, P_GPLL0_DIV2, 8, 0, 0),\n\tF(80000000, P_GPLL0_DIV2, 5, 0, 0),\n\tF(100000000, P_GPLL0_DIV2, 4, 0, 0),\n\tF(133330000, P_GPLL0_DIV2, 3, 0, 0),\n\tF(160000000, P_GPLL0_DIV2, 2.5, 0, 0),\n\tF(200000000, P_GPLL0_DIV2, 2, 0, 0),\n\tF(266670000, P_GPLL0, 3.0, 0, 0),\n\tF(320000000, P_GPLL0, 2.5, 0, 0),\n\tF(400000000, P_GPLL0, 2, 0, 0),\n\tF(460800000, P_GPLL4, 2.5, 0, 0),\n\tF(510000000, P_GPLL3, 2, 0, 0),\n\tF(560000000, P_GPLL3, 2, 0, 0),\n\tF(600000000, P_GPLL3, 2, 0, 0),\n\tF(650000000, P_GPLL3, 2, 0, 0),\n\tF(685000000, P_GPLL3, 2, 0, 0),\n\tF(725000000, P_GPLL3, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gfx3d_clk_src = {\n\t.cmd_rcgr = 0x59000,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_gfx3d_clk_src,\n\t.parent_map = gcc_gfx3d_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"gfx3d_clk_src\",\n\t\t.parent_data = gcc_gfx3d_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_gfx3d_data),\n\t\t.ops = &clk_rcg2_floor_ops,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t}\n};\n\nstatic const struct freq_tbl ftbl_gp_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gp1_clk_src = {\n\t.cmd_rcgr = 0x08004,\n\t.hid_width = 5,\n\t.mnd_width = 8,\n\t.freq_tbl = ftbl_gp_clk_src,\n\t.parent_map = gcc_gp_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"gp1_clk_src\",\n\t\t.parent_data = gcc_gp_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_gp_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic struct clk_rcg2 gp2_clk_src = {\n\t.cmd_rcgr = 0x09004,\n\t.hid_width = 5,\n\t.mnd_width = 8,\n\t.freq_tbl = ftbl_gp_clk_src,\n\t.parent_map = gcc_gp_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"gp2_clk_src\",\n\t\t.parent_data = gcc_gp_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_gp_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic struct clk_rcg2 gp3_clk_src = {\n\t.cmd_rcgr = 0x0a004,\n\t.hid_width = 5,\n\t.mnd_width = 8,\n\t.freq_tbl = ftbl_gp_clk_src,\n\t.parent_map = gcc_gp_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"gp3_clk_src\",\n\t\t.parent_data = gcc_gp_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_gp_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic const struct parent_map gcc_jpeg0_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n\t{ P_GPLL6, 2 },\n\t{ P_GPLL0_DIV2, 4 },\n\t{ P_GPLL2, 5 },\n};\n\nstatic const struct clk_parent_data gcc_jpeg0_data[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll6.clkr.hw },\n\t{ .hw = &gpll0_early_div.hw },\n\t{ .hw = &gpll2.clkr.hw },\n};\n\nstatic const struct freq_tbl ftbl_jpeg0_clk_src[] = {\n\tF(66670000, P_GPLL0_DIV2, 6, 0, 0),\n\tF(133330000, P_GPLL0, 6, 0, 0),\n\tF(200000000, P_GPLL0, 4, 0, 0),\n\tF(266670000, P_GPLL0, 3, 0, 0),\n\tF(310000000, P_GPLL2, 3, 0, 0),\n\tF(320000000, P_GPLL0, 2.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 jpeg0_clk_src = {\n\t.cmd_rcgr = 0x57000,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_jpeg0_clk_src,\n\t.parent_map = gcc_jpeg0_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"jpeg0_clk_src\",\n\t\t.parent_data = gcc_jpeg0_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_jpeg0_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic const struct parent_map gcc_mclk_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n\t{ P_GPLL6, 2 },\n\t{ P_GPLL0_DIV2, 4 },\n\t{ P_GPLL6_DIV2, 5 },\n\t{ P_SLEEP_CLK, 6 },\n};\n\nstatic const struct clk_parent_data gcc_mclk_data[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll6.clkr.hw },\n\t{ .hw = &gpll0_early_div.hw },\n\t{ .hw = &gpll6_early_div.hw },\n\t{ .fw_name = \"sleep\", .name = \"sleep\" },\n};\n\nstatic const struct freq_tbl ftbl_mclk_clk_src[] = {\n\tF(19200000, P_GPLL6, 5, 4, 45),\n\tF(24000000, P_GPLL6_DIV2, 1, 2, 45),\n\tF(26000000, P_GPLL0, 1, 4, 123),\n\tF(33330000, P_GPLL0_DIV2, 12, 0, 0),\n\tF(36610000, P_GPLL6, 1, 2, 59),\n\tF(66667000, P_GPLL0, 12, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 mclk0_clk_src = {\n\t.cmd_rcgr = 0x52000,\n\t.hid_width = 5,\n\t.mnd_width = 8,\n\t.freq_tbl = ftbl_mclk_clk_src,\n\t.parent_map = gcc_mclk_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"mclk0_clk_src\",\n\t\t.parent_data = gcc_mclk_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_mclk_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic struct clk_rcg2 mclk1_clk_src = {\n\t.cmd_rcgr = 0x53000,\n\t.hid_width = 5,\n\t.mnd_width = 8,\n\t.freq_tbl = ftbl_mclk_clk_src,\n\t.parent_map = gcc_mclk_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"mclk1_clk_src\",\n\t\t.parent_data = gcc_mclk_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_mclk_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic struct clk_rcg2 mclk2_clk_src = {\n\t.cmd_rcgr = 0x5c000,\n\t.hid_width = 5,\n\t.mnd_width = 8,\n\t.freq_tbl = ftbl_mclk_clk_src,\n\t.parent_map = gcc_mclk_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"mclk2_clk_src\",\n\t\t.parent_data = gcc_mclk_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_mclk_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic struct clk_rcg2 mclk3_clk_src = {\n\t.cmd_rcgr = 0x5e000,\n\t.hid_width = 5,\n\t.mnd_width = 8,\n\t.freq_tbl = ftbl_mclk_clk_src,\n\t.parent_map = gcc_mclk_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"mclk3_clk_src\",\n\t\t.parent_data = gcc_mclk_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_mclk_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic const struct parent_map gcc_mdp_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n\t{ P_GPLL6, 3 },\n\t{ P_GPLL0_DIV2, 4 },\n};\n\nstatic const struct clk_parent_data gcc_mdp_data[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll6.clkr.hw },\n\t{ .hw = &gpll0_early_div.hw },\n};\n\nstatic const struct freq_tbl ftbl_mdp_clk_src[] = {\n\tF(50000000, P_GPLL0_DIV2, 8, 0, 0),\n\tF(80000000, P_GPLL0_DIV2, 5, 0, 0),\n\tF(160000000, P_GPLL0_DIV2, 2.5, 0, 0),\n\tF(200000000, P_GPLL0, 4, 0, 0),\n\tF(266670000, P_GPLL0, 3, 0, 0),\n\tF(320000000, P_GPLL0, 2.5, 0, 0),\n\tF(400000000, P_GPLL0, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 mdp_clk_src = {\n\t.cmd_rcgr = 0x4d014,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_mdp_clk_src,\n\t.parent_map = gcc_mdp_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"mdp_clk_src\",\n\t\t.parent_data = gcc_mdp_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_mdp_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic const struct parent_map gcc_pclk0_map[] = {\n\t{ P_XO, 0 },\n\t{ P_DSI0PLL, 1 },\n\t{ P_DSI1PLL, 3 },\n};\n\nstatic const struct parent_map gcc_pclk1_map[] = {\n\t{ P_XO, 0 },\n\t{ P_DSI0PLL, 3 },\n\t{ P_DSI1PLL, 1 },\n};\n\nstatic const struct clk_parent_data gcc_pclk_data[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .fw_name = \"dsi0pll\", .name = \"dsi0pll\" },\n\t{ .fw_name = \"dsi1pll\", .name = \"dsi1pll\" },\n};\n\nstatic struct clk_rcg2 pclk0_clk_src = {\n\t.cmd_rcgr = 0x4d000,\n\t.hid_width = 5,\n\t.mnd_width = 8,\n\t.parent_map = gcc_pclk0_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"pclk0_clk_src\",\n\t\t.parent_data = gcc_pclk_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_pclk_data),\n\t\t.ops = &clk_pixel_ops,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t}\n};\n\nstatic struct clk_rcg2 pclk1_clk_src = {\n\t.cmd_rcgr = 0x4d0b8,\n\t.hid_width = 5,\n\t.mnd_width = 8,\n\t.parent_map = gcc_pclk1_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"pclk1_clk_src\",\n\t\t.parent_data = gcc_pclk_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_pclk_data),\n\t\t.ops = &clk_pixel_ops,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t}\n};\n\nstatic const struct freq_tbl ftbl_pdm2_clk_src[] = {\n\tF(32000000, P_GPLL0_DIV2, 12.5, 0, 0),\n\tF(64000000, P_GPLL0, 12.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 pdm2_clk_src = {\n\t.cmd_rcgr = 0x44010,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_pdm2_clk_src,\n\t.parent_map = gcc_xo_gpll0_gpll0div2_2_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"pdm2_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll0div2_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll0div2_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic const struct freq_tbl ftbl_rbcpr_gfx_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(50000000, P_GPLL0, 16, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 rbcpr_gfx_clk_src = {\n\t.cmd_rcgr = 0x3a00c,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_rbcpr_gfx_clk_src,\n\t.parent_map = gcc_xo_gpll0_gpll0div2_4_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"rbcpr_gfx_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll0div2_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll0div2_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic const struct parent_map gcc_sdcc1_ice_core_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n\t{ P_GPLL6, 2 },\n\t{ P_GPLL0_DIV2, 4 },\n};\n\nstatic const struct clk_parent_data gcc_sdcc1_ice_core_data[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll6.clkr.hw },\n\t{ .hw = &gpll0_early_div.hw },\n};\n\nstatic const struct freq_tbl ftbl_sdcc1_ice_core_clk_src[] = {\n\tF(80000000, P_GPLL0_DIV2, 5, 0, 0),\n\tF(160000000, P_GPLL0, 5, 0, 0),\n\tF(270000000, P_GPLL6, 4, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 sdcc1_ice_core_clk_src = {\n\t.cmd_rcgr = 0x5d000,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_sdcc1_ice_core_clk_src,\n\t.parent_map = gcc_sdcc1_ice_core_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"sdcc1_ice_core_clk_src\",\n\t\t.parent_data = gcc_sdcc1_ice_core_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_sdcc1_ice_core_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic const struct parent_map gcc_sdcc_apps_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n\t{ P_GPLL4, 2 },\n\t{ P_GPLL0_DIV2, 4 },\n};\n\nstatic const struct clk_parent_data gcc_sdcc_apss_data[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll4.clkr.hw },\n\t{ .hw = &gpll0_early_div.hw },\n};\n\nstatic const struct freq_tbl ftbl_sdcc1_apps_clk_src[] = {\n\tF(144000, P_XO, 16, 3, 25),\n\tF(400000, P_XO, 12, 1, 4),\n\tF(20000000, P_GPLL0_DIV2, 5, 1, 4),\n\tF(25000000, P_GPLL0_DIV2, 16, 0, 0),\n\tF(50000000, P_GPLL0, 16, 0, 0),\n\tF(100000000, P_GPLL0, 8, 0, 0),\n\tF(177770000, P_GPLL0, 4.5, 0, 0),\n\tF(192000000, P_GPLL4, 6, 0, 0),\n\tF(384000000, P_GPLL4, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 sdcc1_apps_clk_src = {\n\t.cmd_rcgr = 0x42004,\n\t.hid_width = 5,\n\t.mnd_width = 8,\n\t.freq_tbl = ftbl_sdcc1_apps_clk_src,\n\t.parent_map = gcc_sdcc_apps_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"sdcc1_apps_clk_src\",\n\t\t.parent_data = gcc_sdcc_apss_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_sdcc_apss_data),\n\t\t.ops = &clk_rcg2_floor_ops,\n\t}\n};\n\nstatic const struct freq_tbl ftbl_sdcc2_apps_clk_src[] = {\n\tF(144000, P_XO, 16, 3, 25),\n\tF(400000, P_XO, 12, 1, 4),\n\tF(20000000, P_GPLL0_DIV2, 5, 1, 4),\n\tF(25000000, P_GPLL0_DIV2, 16, 0, 0),\n\tF(50000000, P_GPLL0, 16, 0, 0),\n\tF(100000000, P_GPLL0, 8, 0, 0),\n\tF(177770000, P_GPLL0, 4.5, 0, 0),\n\tF(192000000, P_GPLL4, 6, 0, 0),\n\tF(200000000, P_GPLL0, 4, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 sdcc2_apps_clk_src = {\n\t.cmd_rcgr = 0x43004,\n\t.hid_width = 5,\n\t.mnd_width = 8,\n\t.freq_tbl = ftbl_sdcc2_apps_clk_src,\n\t.parent_map = gcc_sdcc_apps_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"sdcc2_apps_clk_src\",\n\t\t.parent_data = gcc_sdcc_apss_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_sdcc_apss_data),\n\t\t.ops = &clk_rcg2_floor_ops,\n\t}\n};\n\nstatic const struct freq_tbl ftbl_usb30_master_clk_src[] = {\n\tF(80000000, P_GPLL0_DIV2, 5, 0, 0),\n\tF(100000000, P_GPLL0, 8, 0, 0),\n\tF(133330000, P_GPLL0, 6, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 usb30_master_clk_src = {\n\t.cmd_rcgr = 0x3f00c,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_usb30_master_clk_src,\n\t.parent_map = gcc_xo_gpll0_gpll0div2_2_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"usb30_master_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll0div2_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll0div2_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic const struct parent_map gcc_usb30_mock_utmi_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL6, 1 },\n\t{ P_GPLL6_DIV2, 2 },\n\t{ P_GPLL0, 3 },\n\t{ P_GPLL0_DIV2, 4 },\n};\n\nstatic const struct clk_parent_data gcc_usb30_mock_utmi_data[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll6.clkr.hw },\n\t{ .hw = &gpll6_early_div.hw },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll0_early_div.hw },\n};\n\nstatic const struct freq_tbl ftbl_usb30_mock_utmi_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(60000000, P_GPLL6_DIV2, 9, 1, 1),\n\t{ }\n};\n\nstatic struct clk_rcg2 usb30_mock_utmi_clk_src = {\n\t.cmd_rcgr = 0x3f020,\n\t.hid_width = 5,\n\t.mnd_width = 8,\n\t.freq_tbl = ftbl_usb30_mock_utmi_clk_src,\n\t.parent_map = gcc_usb30_mock_utmi_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"usb30_mock_utmi_clk_src\",\n\t\t.parent_data = gcc_usb30_mock_utmi_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_usb30_mock_utmi_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic const struct parent_map gcc_usb3_aux_map[] = {\n\t{ P_XO, 0 },\n\t{ P_SLEEP_CLK, 6 },\n};\n\nstatic const struct clk_parent_data gcc_usb3_aux_data[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .fw_name = \"sleep\", .name = \"sleep\" },\n};\n\nstatic const struct freq_tbl ftbl_usb3_aux_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 usb3_aux_clk_src = {\n\t.cmd_rcgr = 0x3f05c,\n\t.hid_width = 5,\n\t.mnd_width = 8,\n\t.freq_tbl = ftbl_usb3_aux_clk_src,\n\t.parent_map = gcc_usb3_aux_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"usb3_aux_clk_src\",\n\t\t.parent_data = gcc_usb3_aux_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_usb3_aux_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic const struct parent_map gcc_vcodec0_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n\t{ P_GPLL6, 2 },\n\t{ P_GPLL2, 3 },\n\t{ P_GPLL0_DIV2, 4 },\n};\n\nstatic const struct clk_parent_data gcc_vcodec0_data[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll6.clkr.hw },\n\t{ .hw = &gpll2.clkr.hw },\n\t{ .hw = &gpll0_early_div.hw },\n};\n\nstatic const struct freq_tbl ftbl_vcodec0_clk_src[] = {\n\tF(114290000, P_GPLL0_DIV2, 3.5, 0, 0),\n\tF(228570000, P_GPLL0, 3.5, 0, 0),\n\tF(310000000, P_GPLL2, 3, 0, 0),\n\tF(360000000, P_GPLL6, 3, 0, 0),\n\tF(400000000, P_GPLL0, 2, 0, 0),\n\tF(465000000, P_GPLL2, 2, 0, 0),\n\tF(540000000, P_GPLL6, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 vcodec0_clk_src = {\n\t.cmd_rcgr = 0x4c000,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_vcodec0_clk_src,\n\t.parent_map = gcc_vcodec0_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vcodec0_clk_src\",\n\t\t.parent_data = gcc_vcodec0_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_vcodec0_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic const struct parent_map gcc_vfe_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n\t{ P_GPLL6, 2 },\n\t{ P_GPLL4, 3 },\n\t{ P_GPLL2, 4 },\n\t{ P_GPLL0_DIV2, 5 },\n};\n\nstatic const struct clk_parent_data gcc_vfe_data[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll6.clkr.hw },\n\t{ .hw = &gpll4.clkr.hw },\n\t{ .hw = &gpll2.clkr.hw },\n\t{ .hw = &gpll0_early_div.hw },\n};\n\nstatic const struct freq_tbl ftbl_vfe_clk_src[] = {\n\tF(50000000, P_GPLL0_DIV2, 8, 0, 0),\n\tF(100000000, P_GPLL0_DIV2, 4, 0, 0),\n\tF(133330000, P_GPLL0, 6, 0, 0),\n\tF(160000000, P_GPLL0, 5, 0, 0),\n\tF(200000000, P_GPLL0, 4, 0, 0),\n\tF(266670000, P_GPLL0, 3, 0, 0),\n\tF(310000000, P_GPLL2, 3, 0, 0),\n\tF(400000000, P_GPLL0, 2, 0, 0),\n\tF(465000000, P_GPLL2, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 vfe0_clk_src = {\n\t.cmd_rcgr = 0x58000,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_vfe_clk_src,\n\t.parent_map = gcc_vfe_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vfe0_clk_src\",\n\t\t.parent_data = gcc_vfe_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_vfe_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic struct clk_rcg2 vfe1_clk_src = {\n\t.cmd_rcgr = 0x58054,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_vfe_clk_src,\n\t.parent_map = gcc_vfe_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vfe1_clk_src\",\n\t\t.parent_data = gcc_vfe_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_vfe_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic const struct parent_map gcc_vsync_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 2 },\n};\n\nstatic const struct freq_tbl ftbl_vsync_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 vsync_clk_src = {\n\t.cmd_rcgr = 0x4d02c,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_vsync_clk_src,\n\t.parent_map = gcc_vsync_map,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vsync_clk_src\",\n\t\t.parent_data = gcc_esc_vsync_data,\n\t\t.num_parents = ARRAY_SIZE(gcc_esc_vsync_data),\n\t\t.ops = &clk_rcg2_ops,\n\t}\n};\n\nstatic struct clk_branch gcc_apc0_droop_detector_gpll0_clk = {\n\t.halt_reg = 0x78004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x78004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_apc0_droop_detector_gpll0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&apc0_droop_detector_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_apc1_droop_detector_gpll0_clk = {\n\t.halt_reg = 0x79004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x79004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_apc1_droop_detector_gpll0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&apc1_droop_detector_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_apss_ahb_clk = {\n\t.halt_reg = 0x4601c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x45004,\n\t\t.enable_mask = BIT(14),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_apss_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&apss_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_apss_axi_clk = {\n\t.halt_reg = 0x46020,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x45004,\n\t\t.enable_mask = BIT(13),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_apss_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_apss_tcu_async_clk = {\n\t.halt_reg = 0x12018,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4500c,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_apss_tcu_async_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_bimc_gfx_clk = {\n\t.halt_reg = 0x59034,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x59034,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_bimc_gfx_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_bimc_gpu_clk = {\n\t.halt_reg = 0x59030,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x59030,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_bimc_gpu_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_blsp1_ahb_clk = {\n\t.halt_reg = 0x01008,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x45004,\n\t\t.enable_mask = BIT(10),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_blsp1_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_blsp2_ahb_clk = {\n\t.halt_reg = 0x0b008,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x45004,\n\t\t.enable_mask = BIT(20),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_blsp2_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_blsp1_qup1_i2c_apps_clk = {\n\t.halt_reg = 0x02008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x02008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_blsp1_qup1_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_qup1_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_blsp1_qup2_i2c_apps_clk = {\n\t.halt_reg = 0x03010,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x03010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_blsp1_qup2_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_qup2_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_blsp1_qup3_i2c_apps_clk = {\n\t.halt_reg = 0x04020,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x04020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_blsp1_qup3_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_qup3_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_blsp1_qup4_i2c_apps_clk = {\n\t.halt_reg = 0x05020,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x05020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_blsp1_qup4_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_qup4_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_blsp2_qup1_i2c_apps_clk = {\n\t.halt_reg = 0x0c008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x0c008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_blsp2_qup1_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp2_qup1_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_blsp2_qup2_i2c_apps_clk = {\n\t.halt_reg = 0x0d010,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x0d010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_blsp2_qup2_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp2_qup2_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_blsp2_qup3_i2c_apps_clk = {\n\t.halt_reg = 0x0f020,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x0f020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_blsp2_qup3_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp2_qup3_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_blsp2_qup4_i2c_apps_clk = {\n\t.halt_reg = 0x18020,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x18020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_blsp2_qup4_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp2_qup4_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_blsp1_qup1_spi_apps_clk = {\n\t.halt_reg = 0x02004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x02004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_blsp1_qup1_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_qup1_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_blsp1_qup2_spi_apps_clk = {\n\t.halt_reg = 0x0300c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x0300c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_blsp1_qup2_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_qup2_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_blsp1_qup3_spi_apps_clk = {\n\t.halt_reg = 0x0401c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x0401c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_blsp1_qup3_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_qup3_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_blsp1_qup4_spi_apps_clk = {\n\t.halt_reg = 0x0501c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x0501c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_blsp1_qup4_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_qup4_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_blsp2_qup1_spi_apps_clk = {\n\t.halt_reg = 0x0c004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x0c004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_blsp2_qup1_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp2_qup1_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_blsp2_qup2_spi_apps_clk = {\n\t.halt_reg = 0x0d00c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x0d00c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_blsp2_qup2_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp2_qup2_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_blsp2_qup3_spi_apps_clk = {\n\t.halt_reg = 0x0f01c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x0f01c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_blsp2_qup3_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp2_qup3_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_blsp2_qup4_spi_apps_clk = {\n\t.halt_reg = 0x1801c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1801c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_blsp2_qup4_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp2_qup4_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_blsp1_uart1_apps_clk = {\n\t.halt_reg = 0x0203c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x0203c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_blsp1_uart1_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_uart1_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_blsp1_uart2_apps_clk = {\n\t.halt_reg = 0x0302c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x0302c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_blsp1_uart2_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_uart2_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_blsp2_uart1_apps_clk = {\n\t.halt_reg = 0x0c03c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x0c03c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_blsp2_uart1_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp2_uart1_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_blsp2_uart2_apps_clk = {\n\t.halt_reg = 0x0d02c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x0d02c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_blsp2_uart2_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp2_uart2_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_boot_rom_ahb_clk = {\n\t.halt_reg = 0x1300c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x45004,\n\t\t.enable_mask = BIT(7),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_boot_rom_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_ahb_clk = {\n\t.halt_reg = 0x56004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x56004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_cci_ahb_clk = {\n\t.halt_reg = 0x5101c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x5101c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_cci_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camss_top_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_cci_clk = {\n\t.halt_reg = 0x51018,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x51018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_cci_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cci_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_cpp_ahb_clk = {\n\t.halt_reg = 0x58040,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x58040,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_cpp_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camss_top_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_cpp_axi_clk = {\n\t.halt_reg = 0x58064,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x58064,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_cpp_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_cpp_clk = {\n\t.halt_reg = 0x5803c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x5803c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_cpp_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cpp_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_csi0_ahb_clk = {\n\t.halt_reg = 0x4e040,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4e040,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_csi0_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camss_top_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_csi1_ahb_clk = {\n\t.halt_reg = 0x4f040,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4f040,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_csi1_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camss_top_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_csi2_ahb_clk = {\n\t.halt_reg = 0x3c040,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3c040,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_csi2_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camss_top_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_csi0_clk = {\n\t.halt_reg = 0x4e03c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4e03c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_csi0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_csi1_clk = {\n\t.halt_reg = 0x4f03c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4f03c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_csi1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_csi2_clk = {\n\t.halt_reg = 0x3c03c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3c03c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_csi2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_csi0_csiphy_3p_clk = {\n\t.halt_reg = 0x58090,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x58090,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_csi0_csiphy_3p_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi0p_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_csi1_csiphy_3p_clk = {\n\t.halt_reg = 0x580a0,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x580a0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_csi1_csiphy_3p_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi1p_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_csi2_csiphy_3p_clk = {\n\t.halt_reg = 0x580b0,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x580b0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_csi2_csiphy_3p_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi2p_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_csi0phy_clk = {\n\t.halt_reg = 0x4e048,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4e048,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_csi0phy_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_csi1phy_clk = {\n\t.halt_reg = 0x4f048,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4f048,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_csi1phy_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_csi2phy_clk = {\n\t.halt_reg = 0x3c048,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3c048,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_csi2phy_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_csi0phytimer_clk = {\n\t.halt_reg = 0x4e01c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4e01c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_csi0phytimer_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi0phytimer_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_csi1phytimer_clk = {\n\t.halt_reg = 0x4f01c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4f01c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_csi1phytimer_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi1phytimer_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_csi2phytimer_clk = {\n\t.halt_reg = 0x4f068,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4f068,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_csi2phytimer_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi2phytimer_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_csi0pix_clk = {\n\t.halt_reg = 0x4e058,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4e058,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_csi0pix_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_csi1pix_clk = {\n\t.halt_reg = 0x4f058,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4f058,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_csi1pix_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_csi2pix_clk = {\n\t.halt_reg = 0x3c058,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3c058,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_csi2pix_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_csi0rdi_clk = {\n\t.halt_reg = 0x4e050,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4e050,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_csi0rdi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_csi1rdi_clk = {\n\t.halt_reg = 0x4f050,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4f050,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_csi1rdi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_csi2rdi_clk = {\n\t.halt_reg = 0x3c050,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3c050,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_csi2rdi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_csi_vfe0_clk = {\n\t.halt_reg = 0x58050,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x58050,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_csi_vfe0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&vfe0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_csi_vfe1_clk = {\n\t.halt_reg = 0x58074,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x58074,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_csi_vfe1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&vfe1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_gp0_clk = {\n\t.halt_reg = 0x54018,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x54018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_gp0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camss_gp0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_gp1_clk = {\n\t.halt_reg = 0x55018,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x55018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_gp1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camss_gp1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_ispif_ahb_clk = {\n\t.halt_reg = 0x50004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x50004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_ispif_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camss_top_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_jpeg0_clk = {\n\t.halt_reg = 0x57020,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x57020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_jpeg0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&jpeg0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_jpeg_ahb_clk = {\n\t.halt_reg = 0x57024,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x57024,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_jpeg_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camss_top_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_jpeg_axi_clk = {\n\t.halt_reg = 0x57028,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x57028,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_jpeg_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_mclk0_clk = {\n\t.halt_reg = 0x52018,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x52018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_mclk0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&mclk0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_mclk1_clk = {\n\t.halt_reg = 0x53018,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x53018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_mclk1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&mclk1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_mclk2_clk = {\n\t.halt_reg = 0x5c018,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x5c018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_mclk2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&mclk2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_mclk3_clk = {\n\t.halt_reg = 0x5e018,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x5e018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_mclk3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&mclk3_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_micro_ahb_clk = {\n\t.halt_reg = 0x5600c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x5600c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_micro_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camss_top_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_top_ahb_clk = {\n\t.halt_reg = 0x5a014,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x5a014,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_top_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camss_top_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_vfe0_ahb_clk = {\n\t.halt_reg = 0x58044,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x58044,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_vfe0_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camss_top_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_vfe0_axi_clk = {\n\t.halt_reg = 0x58048,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x58048,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_vfe0_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_vfe0_clk = {\n\t.halt_reg = 0x58038,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x58038,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_vfe0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&vfe0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_vfe1_ahb_clk = {\n\t.halt_reg = 0x58060,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x58060,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_vfe1_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camss_top_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_vfe1_axi_clk = {\n\t.halt_reg = 0x58068,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x58068,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_vfe1_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_camss_vfe1_clk = {\n\t.halt_reg = 0x5805c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x5805c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_camss_vfe1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&vfe1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_cpp_tbu_clk = {\n\t.halt_reg = 0x12040,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4500c,\n\t\t.enable_mask = BIT(14),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_cpp_tbu_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_crypto_ahb_clk = {\n\t.halt_reg = 0x16024,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x45004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_crypto_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_crypto_axi_clk = {\n\t.halt_reg = 0x16020,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x45004,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_crypto_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_crypto_clk = {\n\t.halt_reg = 0x1601c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x45004,\n\t\t.enable_mask = BIT(2),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_crypto_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&crypto_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_dcc_clk = {\n\t.halt_reg = 0x77004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x77004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_dcc_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_gp1_clk = {\n\t.halt_reg = 0x08000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x08000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_gp1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gp1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_gp2_clk = {\n\t.halt_reg = 0x09000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x09000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_gp2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gp2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_gp3_clk = {\n\t.halt_reg = 0x0a000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x0a000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_gp3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gp3_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_jpeg_tbu_clk = {\n\t.halt_reg = 0x12034,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4500c,\n\t\t.enable_mask = BIT(10),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_jpeg_tbu_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_mdp_tbu_clk = {\n\t.halt_reg = 0x1201c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4500c,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_mdp_tbu_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_mdss_ahb_clk = {\n\t.halt_reg = 0x4d07c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4d07c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_mdss_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_mdss_axi_clk = {\n\t.halt_reg = 0x4d080,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4d080,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_mdss_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_mdss_byte0_clk = {\n\t.halt_reg = 0x4d094,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4d094,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_mdss_byte0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&byte0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_mdss_byte1_clk = {\n\t.halt_reg = 0x4d0a0,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4d0a0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_mdss_byte1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&byte1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_mdss_esc0_clk = {\n\t.halt_reg = 0x4d098,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4d098,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_mdss_esc0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&esc0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_mdss_esc1_clk = {\n\t.halt_reg = 0x4d09c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4d09c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_mdss_esc1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&esc1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_mdss_mdp_clk = {\n\t.halt_reg = 0x4d088,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4d088,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_mdss_mdp_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&mdp_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_mdss_pclk0_clk = {\n\t.halt_reg = 0x4d084,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4d084,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_mdss_pclk0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&pclk0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_mdss_pclk1_clk = {\n\t.halt_reg = 0x4d0a4,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4d0a4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_mdss_pclk1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&pclk1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_mdss_vsync_clk = {\n\t.halt_reg = 0x4d090,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4d090,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_mdss_vsync_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&vsync_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_mss_cfg_ahb_clk = {\n\t.halt_reg = 0x49000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x49000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_mss_cfg_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_mss_q6_bimc_axi_clk = {\n\t.halt_reg = 0x49004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x49004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_mss_q6_bimc_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_oxili_ahb_clk = {\n\t.halt_reg = 0x59028,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x59028,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_oxili_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_oxili_aon_clk = {\n\t.halt_reg = 0x59044,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x59044,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_oxili_aon_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gfx3d_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_oxili_gfx3d_clk = {\n\t.halt_reg = 0x59020,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x59020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_oxili_gfx3d_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gfx3d_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_oxili_timer_clk = {\n\t.halt_reg = 0x59040,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x59040,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_oxili_timer_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_pcnoc_usb3_axi_clk = {\n\t.halt_reg = 0x3f038,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3f038,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_pcnoc_usb3_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&usb30_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_pdm2_clk = {\n\t.halt_reg = 0x4400c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4400c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_pdm2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&pdm2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_pdm_ahb_clk = {\n\t.halt_reg = 0x44004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x44004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_pdm_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_prng_ahb_clk = {\n\t.halt_reg = 0x13004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x45004,\n\t\t.enable_mask = BIT(8),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_prng_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_qdss_dap_clk = {\n\t.halt_reg = 0x29084,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x45004,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_qdss_dap_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_qusb_ref_clk = {\n\t.halt_reg = 0,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x41030,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_qusb_ref_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_rbcpr_gfx_clk = {\n\t.halt_reg = 0x3a004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3a004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_rbcpr_gfx_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&rbcpr_gfx_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_sdcc1_ice_core_clk = {\n\t.halt_reg = 0x5d014,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x5d014,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_sdcc1_ice_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&sdcc1_ice_core_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_sdcc1_ahb_clk = {\n\t.halt_reg = 0x4201c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4201c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_sdcc1_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_sdcc2_ahb_clk = {\n\t.halt_reg = 0x4301c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4301c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_sdcc2_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_sdcc1_apps_clk = {\n\t.halt_reg = 0x42018,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x42018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_sdcc1_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&sdcc1_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_sdcc2_apps_clk = {\n\t.halt_reg = 0x43018,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x43018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_sdcc2_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&sdcc2_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_smmu_cfg_clk = {\n\t.halt_reg = 0x12038,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4500c,\n\t\t.enable_mask = BIT(12),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_smmu_cfg_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_usb30_master_clk = {\n\t.halt_reg = 0x3f000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3f000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_usb30_master_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&usb30_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_usb30_mock_utmi_clk = {\n\t.halt_reg = 0x3f008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3f008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_usb30_mock_utmi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&usb30_mock_utmi_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_usb30_sleep_clk = {\n\t.halt_reg = 0x3f004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3f004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_usb30_sleep_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_usb3_aux_clk = {\n\t.halt_reg = 0x3f044,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3f044,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_usb3_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&usb3_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_usb3_pipe_clk = {\n\t.halt_reg = 0,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x3f040,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_usb3_pipe_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_usb_phy_cfg_ahb_clk = {\n\t.halt_reg = 0x3f080,\n\t.halt_check = BRANCH_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x3f080,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_usb_phy_cfg_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_usb_ss_ref_clk = {\n\t.halt_reg = 0,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x3f07c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_usb_ss_ref_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_venus0_ahb_clk = {\n\t.halt_reg = 0x4c020,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4c020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_venus0_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_venus0_axi_clk = {\n\t.halt_reg = 0x4c024,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4c024,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_venus0_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_venus0_core0_vcodec0_clk = {\n\t.halt_reg = 0x4c02c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4c02c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_venus0_core0_vcodec0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&vcodec0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_venus0_vcodec0_clk = {\n\t.halt_reg = 0x4c01c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4c01c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_venus0_vcodec0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&vcodec0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_venus_tbu_clk = {\n\t.halt_reg = 0x12014,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4500c,\n\t\t.enable_mask = BIT(5),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_venus_tbu_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_vfe1_tbu_clk = {\n\t.halt_reg = 0x12090,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4500c,\n\t\t.enable_mask = BIT(17),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_vfe1_tbu_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct clk_branch gcc_vfe_tbu_clk = {\n\t.halt_reg = 0x1203c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4500c,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_vfe_tbu_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t}\n\t}\n};\n\nstatic struct gdsc usb30_gdsc = {\n\t.gdscr = 0x3f078,\n\t.pd = {\n\t\t.name = \"usb30_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t \n\t.flags = ALWAYS_ON,\n};\n\nstatic struct gdsc venus_gdsc = {\n\t.gdscr = 0x4c018,\n\t.cxcs = (unsigned int []){ 0x4c024, 0x4c01c },\n\t.cxc_count = 2,\n\t.pd = {\n\t\t.name = \"venus_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc venus_core0_gdsc = {\n\t.gdscr = 0x4c028,\n\t.cxcs = (unsigned int []){ 0x4c02c },\n\t.cxc_count = 1,\n\t.pd = {\n\t\t.name = \"venus_core0\",\n\t},\n\t.flags = HW_CTRL,\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc mdss_gdsc = {\n\t.gdscr = 0x4d078,\n\t.cxcs = (unsigned int []){ 0x4d080, 0x4d088 },\n\t.cxc_count = 2,\n\t.pd = {\n\t\t.name = \"mdss_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc jpeg_gdsc = {\n\t.gdscr = 0x5701c,\n\t.cxcs = (unsigned int []){ 0x57020, 0x57028 },\n\t.cxc_count = 2,\n\t.pd = {\n\t\t.name = \"jpeg_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc vfe0_gdsc = {\n\t.gdscr = 0x58034,\n\t.cxcs = (unsigned int []){ 0x58038, 0x58048, 0x5600c, 0x58050 },\n\t.cxc_count = 4,\n\t.pd = {\n\t\t.name = \"vfe0_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc vfe1_gdsc = {\n\t.gdscr = 0x5806c,\n\t.cxcs = (unsigned int []){ 0x5805c, 0x58068, 0x5600c, 0x58074 },\n\t.cxc_count = 4,\n\t.pd = {\n\t\t.name = \"vfe1_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc oxili_gx_gdsc = {\n\t.gdscr = 0x5901c,\n\t.clamp_io_ctrl = 0x5b00c,\n\t.cxcs = (unsigned int []){ 0x59000, 0x59024 },\n\t.cxc_count = 2,\n\t.pd = {\n\t\t.name = \"oxili_gx_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = CLAMP_IO,\n};\n\nstatic struct gdsc oxili_cx_gdsc = {\n\t.gdscr = 0x5904c,\n\t.cxcs = (unsigned int []){ 0x59020 },\n\t.cxc_count = 1,\n\t.pd = {\n\t\t.name = \"oxili_cx_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc cpp_gdsc = {\n\t.gdscr = 0x58078,\n\t.cxcs = (unsigned int []){ 0x5803c, 0x58064 },\n\t.cxc_count = 2,\n\t.pd = {\n\t\t.name = \"cpp_gdsc\",\n\t},\n\t.flags = ALWAYS_ON,\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct clk_hw *gcc_msm8953_hws[] = {\n\t&gpll0_early_div.hw,\n\t&gpll6_early_div.hw,\n};\n\nstatic struct clk_regmap *gcc_msm8953_clocks[] = {\n\t[GPLL0] = &gpll0.clkr,\n\t[GPLL0_EARLY] = &gpll0_early.clkr,\n\t[GPLL2] = &gpll2.clkr,\n\t[GPLL2_EARLY] = &gpll2_early.clkr,\n\t[GPLL3] = &gpll3.clkr,\n\t[GPLL3_EARLY] = &gpll3_early.clkr,\n\t[GPLL4] = &gpll4.clkr,\n\t[GPLL4_EARLY] = &gpll4_early.clkr,\n\t[GPLL6] = &gpll6.clkr,\n\t[GPLL6_EARLY] = &gpll6_early.clkr,\n\t[GCC_APSS_AHB_CLK] = &gcc_apss_ahb_clk.clkr,\n\t[GCC_APSS_AXI_CLK] = &gcc_apss_axi_clk.clkr,\n\t[GCC_BLSP1_AHB_CLK] = &gcc_blsp1_ahb_clk.clkr,\n\t[GCC_BLSP2_AHB_CLK] = &gcc_blsp2_ahb_clk.clkr,\n\t[GCC_BOOT_ROM_AHB_CLK] = &gcc_boot_rom_ahb_clk.clkr,\n\t[GCC_CRYPTO_AHB_CLK] = &gcc_crypto_ahb_clk.clkr,\n\t[GCC_CRYPTO_AXI_CLK] = &gcc_crypto_axi_clk.clkr,\n\t[GCC_CRYPTO_CLK] = &gcc_crypto_clk.clkr,\n\t[GCC_PRNG_AHB_CLK] = &gcc_prng_ahb_clk.clkr,\n\t[GCC_QDSS_DAP_CLK] = &gcc_qdss_dap_clk.clkr,\n\t[GCC_APSS_TCU_ASYNC_CLK] = &gcc_apss_tcu_async_clk.clkr,\n\t[GCC_CPP_TBU_CLK] = &gcc_cpp_tbu_clk.clkr,\n\t[GCC_JPEG_TBU_CLK] = &gcc_jpeg_tbu_clk.clkr,\n\t[GCC_MDP_TBU_CLK] = &gcc_mdp_tbu_clk.clkr,\n\t[GCC_SMMU_CFG_CLK] = &gcc_smmu_cfg_clk.clkr,\n\t[GCC_VENUS_TBU_CLK] = &gcc_venus_tbu_clk.clkr,\n\t[GCC_VFE1_TBU_CLK] = &gcc_vfe1_tbu_clk.clkr,\n\t[GCC_VFE_TBU_CLK] = &gcc_vfe_tbu_clk.clkr,\n\t[CAMSS_TOP_AHB_CLK_SRC] = &camss_top_ahb_clk_src.clkr,\n\t[CSI0_CLK_SRC] = &csi0_clk_src.clkr,\n\t[APSS_AHB_CLK_SRC] = &apss_ahb_clk_src.clkr,\n\t[CSI1_CLK_SRC] = &csi1_clk_src.clkr,\n\t[CSI2_CLK_SRC] = &csi2_clk_src.clkr,\n\t[VFE0_CLK_SRC] = &vfe0_clk_src.clkr,\n\t[VCODEC0_CLK_SRC] = &vcodec0_clk_src.clkr,\n\t[CPP_CLK_SRC] = &cpp_clk_src.clkr,\n\t[JPEG0_CLK_SRC] = &jpeg0_clk_src.clkr,\n\t[USB30_MASTER_CLK_SRC] = &usb30_master_clk_src.clkr,\n\t[VFE1_CLK_SRC] = &vfe1_clk_src.clkr,\n\t[APC0_DROOP_DETECTOR_CLK_SRC] = &apc0_droop_detector_clk_src.clkr,\n\t[APC1_DROOP_DETECTOR_CLK_SRC] = &apc1_droop_detector_clk_src.clkr,\n\t[BLSP1_QUP1_I2C_APPS_CLK_SRC] = &blsp1_qup1_i2c_apps_clk_src.clkr,\n\t[BLSP1_QUP1_SPI_APPS_CLK_SRC] = &blsp1_qup1_spi_apps_clk_src.clkr,\n\t[BLSP1_QUP2_I2C_APPS_CLK_SRC] = &blsp1_qup2_i2c_apps_clk_src.clkr,\n\t[BLSP1_QUP2_SPI_APPS_CLK_SRC] = &blsp1_qup2_spi_apps_clk_src.clkr,\n\t[BLSP1_QUP3_I2C_APPS_CLK_SRC] = &blsp1_qup3_i2c_apps_clk_src.clkr,\n\t[BLSP1_QUP3_SPI_APPS_CLK_SRC] = &blsp1_qup3_spi_apps_clk_src.clkr,\n\t[BLSP1_QUP4_I2C_APPS_CLK_SRC] = &blsp1_qup4_i2c_apps_clk_src.clkr,\n\t[BLSP1_QUP4_SPI_APPS_CLK_SRC] = &blsp1_qup4_spi_apps_clk_src.clkr,\n\t[BLSP1_UART1_APPS_CLK_SRC] = &blsp1_uart1_apps_clk_src.clkr,\n\t[BLSP1_UART2_APPS_CLK_SRC] = &blsp1_uart2_apps_clk_src.clkr,\n\t[BLSP2_QUP1_I2C_APPS_CLK_SRC] = &blsp2_qup1_i2c_apps_clk_src.clkr,\n\t[BLSP2_QUP1_SPI_APPS_CLK_SRC] = &blsp2_qup1_spi_apps_clk_src.clkr,\n\t[BLSP2_QUP2_I2C_APPS_CLK_SRC] = &blsp2_qup2_i2c_apps_clk_src.clkr,\n\t[BLSP2_QUP2_SPI_APPS_CLK_SRC] = &blsp2_qup2_spi_apps_clk_src.clkr,\n\t[BLSP2_QUP3_I2C_APPS_CLK_SRC] = &blsp2_qup3_i2c_apps_clk_src.clkr,\n\t[BLSP2_QUP3_SPI_APPS_CLK_SRC] = &blsp2_qup3_spi_apps_clk_src.clkr,\n\t[BLSP2_QUP4_I2C_APPS_CLK_SRC] = &blsp2_qup4_i2c_apps_clk_src.clkr,\n\t[BLSP2_QUP4_SPI_APPS_CLK_SRC] = &blsp2_qup4_spi_apps_clk_src.clkr,\n\t[BLSP2_UART1_APPS_CLK_SRC] = &blsp2_uart1_apps_clk_src.clkr,\n\t[BLSP2_UART2_APPS_CLK_SRC] = &blsp2_uart2_apps_clk_src.clkr,\n\t[CCI_CLK_SRC] = &cci_clk_src.clkr,\n\t[CSI0P_CLK_SRC] = &csi0p_clk_src.clkr,\n\t[CSI1P_CLK_SRC] = &csi1p_clk_src.clkr,\n\t[CSI2P_CLK_SRC] = &csi2p_clk_src.clkr,\n\t[CAMSS_GP0_CLK_SRC] = &camss_gp0_clk_src.clkr,\n\t[CAMSS_GP1_CLK_SRC] = &camss_gp1_clk_src.clkr,\n\t[MCLK0_CLK_SRC] = &mclk0_clk_src.clkr,\n\t[MCLK1_CLK_SRC] = &mclk1_clk_src.clkr,\n\t[MCLK2_CLK_SRC] = &mclk2_clk_src.clkr,\n\t[MCLK3_CLK_SRC] = &mclk3_clk_src.clkr,\n\t[CSI0PHYTIMER_CLK_SRC] = &csi0phytimer_clk_src.clkr,\n\t[CSI1PHYTIMER_CLK_SRC] = &csi1phytimer_clk_src.clkr,\n\t[CSI2PHYTIMER_CLK_SRC] = &csi2phytimer_clk_src.clkr,\n\t[CRYPTO_CLK_SRC] = &crypto_clk_src.clkr,\n\t[GP1_CLK_SRC] = &gp1_clk_src.clkr,\n\t[GP2_CLK_SRC] = &gp2_clk_src.clkr,\n\t[GP3_CLK_SRC] = &gp3_clk_src.clkr,\n\t[PDM2_CLK_SRC] = &pdm2_clk_src.clkr,\n\t[RBCPR_GFX_CLK_SRC] = &rbcpr_gfx_clk_src.clkr,\n\t[SDCC1_APPS_CLK_SRC] = &sdcc1_apps_clk_src.clkr,\n\t[SDCC1_ICE_CORE_CLK_SRC] = &sdcc1_ice_core_clk_src.clkr,\n\t[SDCC2_APPS_CLK_SRC] = &sdcc2_apps_clk_src.clkr,\n\t[USB30_MOCK_UTMI_CLK_SRC] = &usb30_mock_utmi_clk_src.clkr,\n\t[USB3_AUX_CLK_SRC] = &usb3_aux_clk_src.clkr,\n\t[GCC_APC0_DROOP_DETECTOR_GPLL0_CLK] = &gcc_apc0_droop_detector_gpll0_clk.clkr,\n\t[GCC_APC1_DROOP_DETECTOR_GPLL0_CLK] = &gcc_apc1_droop_detector_gpll0_clk.clkr,\n\t[GCC_BLSP1_QUP1_I2C_APPS_CLK] = &gcc_blsp1_qup1_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP1_SPI_APPS_CLK] = &gcc_blsp1_qup1_spi_apps_clk.clkr,\n\t[GCC_BLSP1_QUP2_I2C_APPS_CLK] = &gcc_blsp1_qup2_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP2_SPI_APPS_CLK] = &gcc_blsp1_qup2_spi_apps_clk.clkr,\n\t[GCC_BLSP1_QUP3_I2C_APPS_CLK] = &gcc_blsp1_qup3_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP3_SPI_APPS_CLK] = &gcc_blsp1_qup3_spi_apps_clk.clkr,\n\t[GCC_BLSP1_QUP4_I2C_APPS_CLK] = &gcc_blsp1_qup4_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP4_SPI_APPS_CLK] = &gcc_blsp1_qup4_spi_apps_clk.clkr,\n\t[GCC_BLSP1_UART1_APPS_CLK] = &gcc_blsp1_uart1_apps_clk.clkr,\n\t[GCC_BLSP1_UART2_APPS_CLK] = &gcc_blsp1_uart2_apps_clk.clkr,\n\t[GCC_BLSP2_QUP1_I2C_APPS_CLK] = &gcc_blsp2_qup1_i2c_apps_clk.clkr,\n\t[GCC_BLSP2_QUP1_SPI_APPS_CLK] = &gcc_blsp2_qup1_spi_apps_clk.clkr,\n\t[GCC_BLSP2_QUP2_I2C_APPS_CLK] = &gcc_blsp2_qup2_i2c_apps_clk.clkr,\n\t[GCC_BLSP2_QUP2_SPI_APPS_CLK] = &gcc_blsp2_qup2_spi_apps_clk.clkr,\n\t[GCC_BLSP2_QUP3_I2C_APPS_CLK] = &gcc_blsp2_qup3_i2c_apps_clk.clkr,\n\t[GCC_BLSP2_QUP3_SPI_APPS_CLK] = &gcc_blsp2_qup3_spi_apps_clk.clkr,\n\t[GCC_BLSP2_QUP4_I2C_APPS_CLK] = &gcc_blsp2_qup4_i2c_apps_clk.clkr,\n\t[GCC_BLSP2_QUP4_SPI_APPS_CLK] = &gcc_blsp2_qup4_spi_apps_clk.clkr,\n\t[GCC_BLSP2_UART1_APPS_CLK] = &gcc_blsp2_uart1_apps_clk.clkr,\n\t[GCC_BLSP2_UART2_APPS_CLK] = &gcc_blsp2_uart2_apps_clk.clkr,\n\t[GCC_CAMSS_CCI_AHB_CLK] = &gcc_camss_cci_ahb_clk.clkr,\n\t[GCC_CAMSS_CCI_CLK] = &gcc_camss_cci_clk.clkr,\n\t[GCC_CAMSS_CPP_AHB_CLK] = &gcc_camss_cpp_ahb_clk.clkr,\n\t[GCC_CAMSS_CPP_AXI_CLK] = &gcc_camss_cpp_axi_clk.clkr,\n\t[GCC_CAMSS_CPP_CLK] = &gcc_camss_cpp_clk.clkr,\n\t[GCC_CAMSS_CSI0_AHB_CLK] = &gcc_camss_csi0_ahb_clk.clkr,\n\t[GCC_CAMSS_CSI0_CLK] = &gcc_camss_csi0_clk.clkr,\n\t[GCC_CAMSS_CSI0_CSIPHY_3P_CLK] = &gcc_camss_csi0_csiphy_3p_clk.clkr,\n\t[GCC_CAMSS_CSI0PHY_CLK] = &gcc_camss_csi0phy_clk.clkr,\n\t[GCC_CAMSS_CSI0PIX_CLK] = &gcc_camss_csi0pix_clk.clkr,\n\t[GCC_CAMSS_CSI0RDI_CLK] = &gcc_camss_csi0rdi_clk.clkr,\n\t[GCC_CAMSS_CSI1_AHB_CLK] = &gcc_camss_csi1_ahb_clk.clkr,\n\t[GCC_CAMSS_CSI1_CLK] = &gcc_camss_csi1_clk.clkr,\n\t[GCC_CAMSS_CSI1_CSIPHY_3P_CLK] = &gcc_camss_csi1_csiphy_3p_clk.clkr,\n\t[GCC_CAMSS_CSI1PHY_CLK] = &gcc_camss_csi1phy_clk.clkr,\n\t[GCC_CAMSS_CSI1PIX_CLK] = &gcc_camss_csi1pix_clk.clkr,\n\t[GCC_CAMSS_CSI1RDI_CLK] = &gcc_camss_csi1rdi_clk.clkr,\n\t[GCC_CAMSS_CSI2_AHB_CLK] = &gcc_camss_csi2_ahb_clk.clkr,\n\t[GCC_CAMSS_CSI2_CLK] = &gcc_camss_csi2_clk.clkr,\n\t[GCC_CAMSS_CSI2_CSIPHY_3P_CLK] = &gcc_camss_csi2_csiphy_3p_clk.clkr,\n\t[GCC_CAMSS_CSI2PHY_CLK] = &gcc_camss_csi2phy_clk.clkr,\n\t[GCC_CAMSS_CSI2PIX_CLK] = &gcc_camss_csi2pix_clk.clkr,\n\t[GCC_CAMSS_CSI2RDI_CLK] = &gcc_camss_csi2rdi_clk.clkr,\n\t[GCC_CAMSS_CSI_VFE0_CLK] = &gcc_camss_csi_vfe0_clk.clkr,\n\t[GCC_CAMSS_CSI_VFE1_CLK] = &gcc_camss_csi_vfe1_clk.clkr,\n\t[GCC_CAMSS_GP0_CLK] = &gcc_camss_gp0_clk.clkr,\n\t[GCC_CAMSS_GP1_CLK] = &gcc_camss_gp1_clk.clkr,\n\t[GCC_CAMSS_ISPIF_AHB_CLK] = &gcc_camss_ispif_ahb_clk.clkr,\n\t[GCC_CAMSS_JPEG0_CLK] = &gcc_camss_jpeg0_clk.clkr,\n\t[GCC_CAMSS_JPEG_AHB_CLK] = &gcc_camss_jpeg_ahb_clk.clkr,\n\t[GCC_CAMSS_JPEG_AXI_CLK] = &gcc_camss_jpeg_axi_clk.clkr,\n\t[GCC_CAMSS_MCLK0_CLK] = &gcc_camss_mclk0_clk.clkr,\n\t[GCC_CAMSS_MCLK1_CLK] = &gcc_camss_mclk1_clk.clkr,\n\t[GCC_CAMSS_MCLK2_CLK] = &gcc_camss_mclk2_clk.clkr,\n\t[GCC_CAMSS_MCLK3_CLK] = &gcc_camss_mclk3_clk.clkr,\n\t[GCC_CAMSS_MICRO_AHB_CLK] = &gcc_camss_micro_ahb_clk.clkr,\n\t[GCC_CAMSS_CSI0PHYTIMER_CLK] = &gcc_camss_csi0phytimer_clk.clkr,\n\t[GCC_CAMSS_CSI1PHYTIMER_CLK] = &gcc_camss_csi1phytimer_clk.clkr,\n\t[GCC_CAMSS_CSI2PHYTIMER_CLK] = &gcc_camss_csi2phytimer_clk.clkr,\n\t[GCC_CAMSS_AHB_CLK] = &gcc_camss_ahb_clk.clkr,\n\t[GCC_CAMSS_TOP_AHB_CLK] = &gcc_camss_top_ahb_clk.clkr,\n\t[GCC_CAMSS_VFE0_CLK] = &gcc_camss_vfe0_clk.clkr,\n\t[GCC_CAMSS_VFE0_AHB_CLK] = &gcc_camss_vfe0_ahb_clk.clkr,\n\t[GCC_CAMSS_VFE0_AXI_CLK] = &gcc_camss_vfe0_axi_clk.clkr,\n\t[GCC_CAMSS_VFE1_AHB_CLK] = &gcc_camss_vfe1_ahb_clk.clkr,\n\t[GCC_CAMSS_VFE1_AXI_CLK] = &gcc_camss_vfe1_axi_clk.clkr,\n\t[GCC_CAMSS_VFE1_CLK] = &gcc_camss_vfe1_clk.clkr,\n\t[GCC_DCC_CLK] = &gcc_dcc_clk.clkr,\n\t[GCC_GP1_CLK] = &gcc_gp1_clk.clkr,\n\t[GCC_GP2_CLK] = &gcc_gp2_clk.clkr,\n\t[GCC_GP3_CLK] = &gcc_gp3_clk.clkr,\n\t[GCC_MSS_CFG_AHB_CLK] = &gcc_mss_cfg_ahb_clk.clkr,\n\t[GCC_MSS_Q6_BIMC_AXI_CLK] = &gcc_mss_q6_bimc_axi_clk.clkr,\n\t[GCC_PCNOC_USB3_AXI_CLK] = &gcc_pcnoc_usb3_axi_clk.clkr,\n\t[GCC_PDM2_CLK] = &gcc_pdm2_clk.clkr,\n\t[GCC_PDM_AHB_CLK] = &gcc_pdm_ahb_clk.clkr,\n\t[GCC_RBCPR_GFX_CLK] = &gcc_rbcpr_gfx_clk.clkr,\n\t[GCC_SDCC1_AHB_CLK] = &gcc_sdcc1_ahb_clk.clkr,\n\t[GCC_SDCC1_APPS_CLK] = &gcc_sdcc1_apps_clk.clkr,\n\t[GCC_SDCC1_ICE_CORE_CLK] = &gcc_sdcc1_ice_core_clk.clkr,\n\t[GCC_SDCC2_AHB_CLK] = &gcc_sdcc2_ahb_clk.clkr,\n\t[GCC_SDCC2_APPS_CLK] = &gcc_sdcc2_apps_clk.clkr,\n\t[GCC_USB30_MASTER_CLK] = &gcc_usb30_master_clk.clkr,\n\t[GCC_USB30_MOCK_UTMI_CLK] = &gcc_usb30_mock_utmi_clk.clkr,\n\t[GCC_USB30_SLEEP_CLK] = &gcc_usb30_sleep_clk.clkr,\n\t[GCC_USB3_AUX_CLK] = &gcc_usb3_aux_clk.clkr,\n\t[GCC_USB_PHY_CFG_AHB_CLK] = &gcc_usb_phy_cfg_ahb_clk.clkr,\n\t[GCC_VENUS0_AHB_CLK] = &gcc_venus0_ahb_clk.clkr,\n\t[GCC_VENUS0_AXI_CLK] = &gcc_venus0_axi_clk.clkr,\n\t[GCC_VENUS0_CORE0_VCODEC0_CLK] = &gcc_venus0_core0_vcodec0_clk.clkr,\n\t[GCC_VENUS0_VCODEC0_CLK] = &gcc_venus0_vcodec0_clk.clkr,\n\t[GCC_QUSB_REF_CLK] = &gcc_qusb_ref_clk.clkr,\n\t[GCC_USB_SS_REF_CLK] = &gcc_usb_ss_ref_clk.clkr,\n\t[GCC_USB3_PIPE_CLK] = &gcc_usb3_pipe_clk.clkr,\n\t[MDP_CLK_SRC] = &mdp_clk_src.clkr,\n\t[PCLK0_CLK_SRC] = &pclk0_clk_src.clkr,\n\t[BYTE0_CLK_SRC] = &byte0_clk_src.clkr,\n\t[ESC0_CLK_SRC] = &esc0_clk_src.clkr,\n\t[PCLK1_CLK_SRC] = &pclk1_clk_src.clkr,\n\t[BYTE1_CLK_SRC] = &byte1_clk_src.clkr,\n\t[ESC1_CLK_SRC] = &esc1_clk_src.clkr,\n\t[VSYNC_CLK_SRC] = &vsync_clk_src.clkr,\n\t[GCC_MDSS_AHB_CLK] = &gcc_mdss_ahb_clk.clkr,\n\t[GCC_MDSS_AXI_CLK] = &gcc_mdss_axi_clk.clkr,\n\t[GCC_MDSS_PCLK0_CLK] = &gcc_mdss_pclk0_clk.clkr,\n\t[GCC_MDSS_BYTE0_CLK] = &gcc_mdss_byte0_clk.clkr,\n\t[GCC_MDSS_ESC0_CLK] = &gcc_mdss_esc0_clk.clkr,\n\t[GCC_MDSS_PCLK1_CLK] = &gcc_mdss_pclk1_clk.clkr,\n\t[GCC_MDSS_BYTE1_CLK] = &gcc_mdss_byte1_clk.clkr,\n\t[GCC_MDSS_ESC1_CLK] = &gcc_mdss_esc1_clk.clkr,\n\t[GCC_MDSS_MDP_CLK] = &gcc_mdss_mdp_clk.clkr,\n\t[GCC_MDSS_VSYNC_CLK] = &gcc_mdss_vsync_clk.clkr,\n\t[GCC_OXILI_TIMER_CLK] = &gcc_oxili_timer_clk.clkr,\n\t[GCC_OXILI_GFX3D_CLK] = &gcc_oxili_gfx3d_clk.clkr,\n\t[GCC_OXILI_AON_CLK] = &gcc_oxili_aon_clk.clkr,\n\t[GCC_OXILI_AHB_CLK] = &gcc_oxili_ahb_clk.clkr,\n\t[GCC_BIMC_GFX_CLK] = &gcc_bimc_gfx_clk.clkr,\n\t[GCC_BIMC_GPU_CLK] = &gcc_bimc_gpu_clk.clkr,\n\t[GFX3D_CLK_SRC] = &gfx3d_clk_src.clkr,\n};\n\nstatic const struct qcom_reset_map gcc_msm8953_resets[] = {\n\t[GCC_CAMSS_MICRO_BCR]\t= { 0x56008 },\n\t[GCC_MSS_BCR]\t\t= { 0x71000 },\n\t[GCC_QUSB2_PHY_BCR]\t= { 0x4103c },\n\t[GCC_USB3PHY_PHY_BCR]\t= { 0x3f03c },\n\t[GCC_USB3_PHY_BCR]\t= { 0x3f034 },\n\t[GCC_USB_30_BCR]\t= { 0x3f070 },\n};\n\nstatic const struct regmap_config gcc_msm8953_regmap_config = {\n\t.reg_bits\t= 32,\n\t.reg_stride\t= 4,\n\t.val_bits\t= 32,\n\t.max_register\t= 0x80000,\n\t.fast_io\t= true,\n};\n\nstatic struct gdsc *gcc_msm8953_gdscs[] = {\n\t[CPP_GDSC] = &cpp_gdsc,\n\t[JPEG_GDSC] = &jpeg_gdsc,\n\t[MDSS_GDSC] = &mdss_gdsc,\n\t[OXILI_CX_GDSC] = &oxili_cx_gdsc,\n\t[OXILI_GX_GDSC] = &oxili_gx_gdsc,\n\t[USB30_GDSC] = &usb30_gdsc,\n\t[VENUS_CORE0_GDSC] = &venus_core0_gdsc,\n\t[VENUS_GDSC] = &venus_gdsc,\n\t[VFE0_GDSC] = &vfe0_gdsc,\n\t[VFE1_GDSC] = &vfe1_gdsc,\n};\n\nstatic const struct qcom_cc_desc gcc_msm8953_desc = {\n\t.config = &gcc_msm8953_regmap_config,\n\t.clks = gcc_msm8953_clocks,\n\t.num_clks = ARRAY_SIZE(gcc_msm8953_clocks),\n\t.resets = gcc_msm8953_resets,\n\t.num_resets = ARRAY_SIZE(gcc_msm8953_resets),\n\t.gdscs = gcc_msm8953_gdscs,\n\t.num_gdscs = ARRAY_SIZE(gcc_msm8953_gdscs),\n\t.clk_hws = gcc_msm8953_hws,\n\t.num_clk_hws = ARRAY_SIZE(gcc_msm8953_hws),\n};\n\nstatic int gcc_msm8953_probe(struct platform_device *pdev)\n{\n\tstruct regmap *regmap;\n\n\tregmap  = qcom_cc_map(pdev, &gcc_msm8953_desc);\n\tif (IS_ERR(regmap))\n\t\treturn PTR_ERR(regmap);\n\n\tclk_alpha_pll_configure(&gpll3_early, regmap, &gpll3_early_config);\n\n\treturn qcom_cc_really_probe(pdev, &gcc_msm8953_desc, regmap);\n}\n\nstatic const struct of_device_id gcc_msm8953_match_table[] = {\n\t{ .compatible = \"qcom,gcc-msm8953\" },\n\t{},\n};\n\nstatic struct platform_driver gcc_msm8953_driver = {\n\t.probe = gcc_msm8953_probe,\n\t.driver = {\n\t\t.name = \"gcc-msm8953\",\n\t\t.of_match_table = gcc_msm8953_match_table,\n\t},\n};\n\nstatic int __init gcc_msm8953_init(void)\n{\n\treturn platform_driver_register(&gcc_msm8953_driver);\n}\ncore_initcall(gcc_msm8953_init);\n\nstatic void __exit gcc_msm8953_exit(void)\n{\n\tplatform_driver_unregister(&gcc_msm8953_driver);\n}\nmodule_exit(gcc_msm8953_exit);\n\nMODULE_DESCRIPTION(\"Qualcomm GCC MSM8953 Driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}