# RISC-V_MYTH
## RV D3 - Digital Logic with TL-Verilog and Makerchip
### R-D2SK1 - Combinational logic in TL-Verilog using Makerchip
#### Logic Gates
![image](https://github.com/user-attachments/assets/87a26a32-b523-4458-b186-d0e5107110cf)
#### Combo Circuit
![image](https://github.com/user-attachments/assets/d68ebd0a-3aa0-4cd6-b668-275ea7ca173e)
     1. Represents a full adder circuit
     2. Use to compose into larger adder circuits like below
     ![image](https://github.com/user-attachments/assets/a41b6031-072d-47ae-b2bc-2d217d77d30f)
#### Boolean Operators
![image](https://github.com/user-attachments/assets/caf8d861-14b7-4962-8d0e-a25358c76f63)

### RV-D3SK1_L2 MUX Implementation and Intro to Makerchip
#### MUX
![image](https://github.com/user-attachments/assets/806d839d-fc71-46fd-a12b-69de75286fe2)

#### Chaining Ternary operator
![image](https://github.com/user-attachments/assets/2016559c-8444-4055-a9d2-d6d8245276df)
    -> select rightmost has the first priority
    -> Assign without parenthesis, so the highest priority first

#### Maker Chip

