{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700690639332 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700690639332 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 22 23:03:59 2023 " "Processing started: Wed Nov 22 23:03:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700690639332 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700690639332 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ETAGE_EXECUTE -c ETAGE_EXECUTE " "Command: quartus_map --read_settings_files=on --write_settings_files=off ETAGE_EXECUTE -c ETAGE_EXECUTE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700690639332 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700690639601 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700690639601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lenovo/desktop/nabil/mips_vhdl/mux31/src/mux31.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lenovo/desktop/nabil/mips_vhdl/mux31/src/mux31.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX31-RTL " "Found design unit 1: MUX31-RTL" {  } { { "../MUX31/src/MUX31.vhd" "" { Text "C:/Users/LENOVO/Desktop/Nabil/MIPS_VHDL/MUX31/src/MUX31.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700690645979 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX31 " "Found entity 1: MUX31" {  } { { "../MUX31/src/MUX31.vhd" "" { Text "C:/Users/LENOVO/Desktop/Nabil/MIPS_VHDL/MUX31/src/MUX31.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700690645979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700690645979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lenovo/desktop/nabil/mips_vhdl/mux21/src/mux21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lenovo/desktop/nabil/mips_vhdl/mux21/src/mux21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX21-RTL " "Found design unit 1: MUX21-RTL" {  } { { "../MUX21/src/MUX21.vhd" "" { Text "C:/Users/LENOVO/Desktop/Nabil/MIPS_VHDL/MUX21/src/MUX21.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700690645979 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX21 " "Found entity 1: MUX21" {  } { { "../MUX21/src/MUX21.vhd" "" { Text "C:/Users/LENOVO/Desktop/Nabil/MIPS_VHDL/MUX21/src/MUX21.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700690645979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700690645979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lenovo/desktop/nabil/mips_vhdl/ex_forwording/src/ex_forwarding1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lenovo/desktop/nabil/mips_vhdl/ex_forwording/src/ex_forwarding1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EX_FORWARDING1-rtl " "Found design unit 1: EX_FORWARDING1-rtl" {  } { { "../EX_FORWORDING/src/EX_FORWARDING1.vhd" "" { Text "C:/Users/LENOVO/Desktop/Nabil/MIPS_VHDL/EX_FORWORDING/src/EX_FORWARDING1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700690645979 ""} { "Info" "ISGN_ENTITY_NAME" "1 EX_FORWARDING1 " "Found entity 1: EX_FORWARDING1" {  } { { "../EX_FORWORDING/src/EX_FORWARDING1.vhd" "" { Text "C:/Users/LENOVO/Desktop/Nabil/MIPS_VHDL/EX_FORWORDING/src/EX_FORWARDING1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700690645979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700690645979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lenovo/desktop/nabil/mips_vhdl/alu/src/alu_mips1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lenovo/desktop/nabil/mips_vhdl/alu/src/alu_mips1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_MIPS1-rtl " "Found design unit 1: ALU_MIPS1-rtl" {  } { { "../ALU/src/ALU_MIPS1.vhd" "" { Text "C:/Users/LENOVO/Desktop/Nabil/MIPS_VHDL/ALU/src/ALU_MIPS1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700690645979 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_MIPS1 " "Found entity 1: ALU_MIPS1" {  } { { "../ALU/src/ALU_MIPS1.vhd" "" { Text "C:/Users/LENOVO/Desktop/Nabil/MIPS_VHDL/ALU/src/ALU_MIPS1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700690645979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700690645979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lenovo/desktop/nabil/mips_vhdl/alu_decoder/src/alu_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lenovo/desktop/nabil/mips_vhdl/alu_decoder/src/alu_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_DECODER-rtl " "Found design unit 1: ALU_DECODER-rtl" {  } { { "../ALU_DECODER/src/ALU_DECODER.vhd" "" { Text "C:/Users/LENOVO/Desktop/Nabil/MIPS_VHDL/ALU_DECODER/src/ALU_DECODER.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700690645979 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_DECODER " "Found entity 1: ALU_DECODER" {  } { { "../ALU_DECODER/src/ALU_DECODER.vhd" "" { Text "C:/Users/LENOVO/Desktop/Nabil/MIPS_VHDL/ALU_DECODER/src/ALU_DECODER.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700690645979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700690645979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/etage_execute.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/etage_execute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ETAGE_EXECUTE-rtl " "Found design unit 1: ETAGE_EXECUTE-rtl" {  } { { "src/ETAGE_EXECUTE.vhd" "" { Text "C:/Users/LENOVO/Desktop/Nabil/MIPS_VHDL/ETAGE_EXECUTE/src/ETAGE_EXECUTE.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700690645979 ""} { "Info" "ISGN_ENTITY_NAME" "1 ETAGE_EXECUTE " "Found entity 1: ETAGE_EXECUTE" {  } { { "src/ETAGE_EXECUTE.vhd" "" { Text "C:/Users/LENOVO/Desktop/Nabil/MIPS_VHDL/ETAGE_EXECUTE/src/ETAGE_EXECUTE.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700690645979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700690645979 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ETAGE_EXECUTE " "Elaborating entity \"ETAGE_EXECUTE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700690646010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX31 MUX31:MUX31_A " "Elaborating entity \"MUX31\" for hierarchy \"MUX31:MUX31_A\"" {  } { { "src/ETAGE_EXECUTE.vhd" "MUX31_A" { Text "C:/Users/LENOVO/Desktop/Nabil/MIPS_VHDL/ETAGE_EXECUTE/src/ETAGE_EXECUTE.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700690646010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX21 MUX21:MUX21_ADDR " "Elaborating entity \"MUX21\" for hierarchy \"MUX21:MUX21_ADDR\"" {  } { { "src/ETAGE_EXECUTE.vhd" "MUX21_ADDR" { Text "C:/Users/LENOVO/Desktop/Nabil/MIPS_VHDL/ETAGE_EXECUTE/src/ETAGE_EXECUTE.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700690646010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX21 MUX21:MUX21_DATA " "Elaborating entity \"MUX21\" for hierarchy \"MUX21:MUX21_DATA\"" {  } { { "src/ETAGE_EXECUTE.vhd" "MUX21_DATA" { Text "C:/Users/LENOVO/Desktop/Nabil/MIPS_VHDL/ETAGE_EXECUTE/src/ETAGE_EXECUTE.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700690646010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_MIPS1 ALU_MIPS1:ALU " "Elaborating entity \"ALU_MIPS1\" for hierarchy \"ALU_MIPS1:ALU\"" {  } { { "src/ETAGE_EXECUTE.vhd" "ALU" { Text "C:/Users/LENOVO/Desktop/Nabil/MIPS_VHDL/ETAGE_EXECUTE/src/ETAGE_EXECUTE.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700690646026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_DECODER ALU_DECODER:ALU_DECOD " "Elaborating entity \"ALU_DECODER\" for hierarchy \"ALU_DECODER:ALU_DECOD\"" {  } { { "src/ETAGE_EXECUTE.vhd" "ALU_DECOD" { Text "C:/Users/LENOVO/Desktop/Nabil/MIPS_VHDL/ETAGE_EXECUTE/src/ETAGE_EXECUTE.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700690646026 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "F ALU_DECODER.vhd(12) " "VHDL Process Statement warning at ALU_DECODER.vhd(12): inferring latch(es) for signal or variable \"F\", which holds its previous value in one or more paths through the process" {  } { { "../ALU_DECODER/src/ALU_DECODER.vhd" "" { Text "C:/Users/LENOVO/Desktop/Nabil/MIPS_VHDL/ALU_DECODER/src/ALU_DECODER.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1700690646026 "|ETAGE_EXECUTE|ALU_DECODER:ALU_DECOD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[0\] ALU_DECODER.vhd(12) " "Inferred latch for \"F\[0\]\" at ALU_DECODER.vhd(12)" {  } { { "../ALU_DECODER/src/ALU_DECODER.vhd" "" { Text "C:/Users/LENOVO/Desktop/Nabil/MIPS_VHDL/ALU_DECODER/src/ALU_DECODER.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700690646026 "|ETAGE_EXECUTE|ALU_DECODER:ALU_DECOD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[1\] ALU_DECODER.vhd(12) " "Inferred latch for \"F\[1\]\" at ALU_DECODER.vhd(12)" {  } { { "../ALU_DECODER/src/ALU_DECODER.vhd" "" { Text "C:/Users/LENOVO/Desktop/Nabil/MIPS_VHDL/ALU_DECODER/src/ALU_DECODER.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700690646026 "|ETAGE_EXECUTE|ALU_DECODER:ALU_DECOD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[2\] ALU_DECODER.vhd(12) " "Inferred latch for \"F\[2\]\" at ALU_DECODER.vhd(12)" {  } { { "../ALU_DECODER/src/ALU_DECODER.vhd" "" { Text "C:/Users/LENOVO/Desktop/Nabil/MIPS_VHDL/ALU_DECODER/src/ALU_DECODER.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700690646026 "|ETAGE_EXECUTE|ALU_DECODER:ALU_DECOD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_FORWARDING1 EX_FORWARDING1:EX_FORWARDING1 " "Elaborating entity \"EX_FORWARDING1\" for hierarchy \"EX_FORWARDING1:EX_FORWARDING1\"" {  } { { "src/ETAGE_EXECUTE.vhd" "EX_FORWARDING1" { Text "C:/Users/LENOVO/Desktop/Nabil/MIPS_VHDL/ETAGE_EXECUTE/src/ETAGE_EXECUTE.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700690646026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_DECODER:ALU_DECOD\|F\[2\] " "Latch ALU_DECODER:ALU_DECOD\|F\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE ALUOP\[0\] " "Ports ENA and PRE on the latch are fed by the same signal ALUOP\[0\]" {  } { { "src/ETAGE_EXECUTE.vhd" "" { Text "C:/Users/LENOVO/Desktop/Nabil/MIPS_VHDL/ETAGE_EXECUTE/src/ETAGE_EXECUTE.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700690646412 ""}  } { { "../ALU_DECODER/src/ALU_DECODER.vhd" "" { Text "C:/Users/LENOVO/Desktop/Nabil/MIPS_VHDL/ALU_DECODER/src/ALU_DECODER.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700690646412 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700690646669 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700690647050 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700690647050 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FUNCT\[3\] " "No output dependent on input pin \"FUNCT\[3\]\"" {  } { { "src/ETAGE_EXECUTE.vhd" "" { Text "C:/Users/LENOVO/Desktop/Nabil/MIPS_VHDL/ETAGE_EXECUTE/src/ETAGE_EXECUTE.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700690647086 "|ETAGE_EXECUTE|FUNCT[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FUNCT\[4\] " "No output dependent on input pin \"FUNCT\[4\]\"" {  } { { "src/ETAGE_EXECUTE.vhd" "" { Text "C:/Users/LENOVO/Desktop/Nabil/MIPS_VHDL/ETAGE_EXECUTE/src/ETAGE_EXECUTE.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700690647086 "|ETAGE_EXECUTE|FUNCT[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FUNCT\[5\] " "No output dependent on input pin \"FUNCT\[5\]\"" {  } { { "src/ETAGE_EXECUTE.vhd" "" { Text "C:/Users/LENOVO/Desktop/Nabil/MIPS_VHDL/ETAGE_EXECUTE/src/ETAGE_EXECUTE.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700690647086 "|ETAGE_EXECUTE|FUNCT[5]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1700690647086 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "484 " "Implemented 484 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "197 " "Implemented 197 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700690647086 ""} { "Info" "ICUT_CUT_TM_OPINS" "69 " "Implemented 69 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700690647086 ""} { "Info" "ICUT_CUT_TM_LCELLS" "218 " "Implemented 218 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700690647086 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700690647086 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700690647096 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 22 23:04:07 2023 " "Processing ended: Wed Nov 22 23:04:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700690647096 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700690647096 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700690647096 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700690647096 ""}
