
display.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000071e8  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e1c  080072f8  080072f8  000172f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008114  08008114  000200d4  2**0
                  CONTENTS
  4 .ARM          00000000  08008114  08008114  000200d4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008114  08008114  000200d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008114  08008114  00018114  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008118  08008118  00018118  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000d4  20000000  0800811c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005d4  200000d4  080081f0  000200d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200006a8  080081f0  000206a8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010810  00000000  00000000  000200fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000023f5  00000000  00000000  0003090d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f58  00000000  00000000  00032d08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e78  00000000  00000000  00033c60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000186c7  00000000  00000000  00034ad8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000118d9  00000000  00000000  0004d19f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f9dd  00000000  00000000  0005ea78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000ee455  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004548  00000000  00000000  000ee4a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200000d4 	.word	0x200000d4
 800012c:	00000000 	.word	0x00000000
 8000130:	080072e0 	.word	0x080072e0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200000d8 	.word	0x200000d8
 800014c:	080072e0 	.word	0x080072e0

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_dcmpun>:
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	d102      	bne.n	8000a0c <__aeabi_dcmpun+0x10>
 8000a06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0a:	d10a      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x20>
 8000a16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1a:	d102      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a1c:	f04f 0000 	mov.w	r0, #0
 8000a20:	4770      	bx	lr
 8000a22:	f04f 0001 	mov.w	r0, #1
 8000a26:	4770      	bx	lr

08000a28 <__aeabi_d2f>:
 8000a28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a30:	bf24      	itt	cs
 8000a32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a3a:	d90d      	bls.n	8000a58 <__aeabi_d2f+0x30>
 8000a3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a50:	bf08      	it	eq
 8000a52:	f020 0001 	biceq.w	r0, r0, #1
 8000a56:	4770      	bx	lr
 8000a58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a5c:	d121      	bne.n	8000aa2 <__aeabi_d2f+0x7a>
 8000a5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a62:	bfbc      	itt	lt
 8000a64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a68:	4770      	bxlt	lr
 8000a6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a72:	f1c2 0218 	rsb	r2, r2, #24
 8000a76:	f1c2 0c20 	rsb	ip, r2, #32
 8000a7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000a82:	bf18      	it	ne
 8000a84:	f040 0001 	orrne.w	r0, r0, #1
 8000a88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a94:	ea40 000c 	orr.w	r0, r0, ip
 8000a98:	fa23 f302 	lsr.w	r3, r3, r2
 8000a9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000aa0:	e7cc      	b.n	8000a3c <__aeabi_d2f+0x14>
 8000aa2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aa6:	d107      	bne.n	8000ab8 <__aeabi_d2f+0x90>
 8000aa8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000aac:	bf1e      	ittt	ne
 8000aae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ab2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ab6:	4770      	bxne	lr
 8000ab8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000abc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ac0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_frsub>:
 8000ac8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000acc:	e002      	b.n	8000ad4 <__addsf3>
 8000ace:	bf00      	nop

08000ad0 <__aeabi_fsub>:
 8000ad0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000ad4 <__addsf3>:
 8000ad4:	0042      	lsls	r2, r0, #1
 8000ad6:	bf1f      	itttt	ne
 8000ad8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000adc:	ea92 0f03 	teqne	r2, r3
 8000ae0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ae4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ae8:	d06a      	beq.n	8000bc0 <__addsf3+0xec>
 8000aea:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aee:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000af2:	bfc1      	itttt	gt
 8000af4:	18d2      	addgt	r2, r2, r3
 8000af6:	4041      	eorgt	r1, r0
 8000af8:	4048      	eorgt	r0, r1
 8000afa:	4041      	eorgt	r1, r0
 8000afc:	bfb8      	it	lt
 8000afe:	425b      	neglt	r3, r3
 8000b00:	2b19      	cmp	r3, #25
 8000b02:	bf88      	it	hi
 8000b04:	4770      	bxhi	lr
 8000b06:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b0a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b0e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b12:	bf18      	it	ne
 8000b14:	4240      	negne	r0, r0
 8000b16:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b1a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b1e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b22:	bf18      	it	ne
 8000b24:	4249      	negne	r1, r1
 8000b26:	ea92 0f03 	teq	r2, r3
 8000b2a:	d03f      	beq.n	8000bac <__addsf3+0xd8>
 8000b2c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b30:	fa41 fc03 	asr.w	ip, r1, r3
 8000b34:	eb10 000c 	adds.w	r0, r0, ip
 8000b38:	f1c3 0320 	rsb	r3, r3, #32
 8000b3c:	fa01 f103 	lsl.w	r1, r1, r3
 8000b40:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b44:	d502      	bpl.n	8000b4c <__addsf3+0x78>
 8000b46:	4249      	negs	r1, r1
 8000b48:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b4c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b50:	d313      	bcc.n	8000b7a <__addsf3+0xa6>
 8000b52:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b56:	d306      	bcc.n	8000b66 <__addsf3+0x92>
 8000b58:	0840      	lsrs	r0, r0, #1
 8000b5a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b5e:	f102 0201 	add.w	r2, r2, #1
 8000b62:	2afe      	cmp	r2, #254	; 0xfe
 8000b64:	d251      	bcs.n	8000c0a <__addsf3+0x136>
 8000b66:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b6a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b6e:	bf08      	it	eq
 8000b70:	f020 0001 	biceq.w	r0, r0, #1
 8000b74:	ea40 0003 	orr.w	r0, r0, r3
 8000b78:	4770      	bx	lr
 8000b7a:	0049      	lsls	r1, r1, #1
 8000b7c:	eb40 0000 	adc.w	r0, r0, r0
 8000b80:	3a01      	subs	r2, #1
 8000b82:	bf28      	it	cs
 8000b84:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b88:	d2ed      	bcs.n	8000b66 <__addsf3+0x92>
 8000b8a:	fab0 fc80 	clz	ip, r0
 8000b8e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b92:	ebb2 020c 	subs.w	r2, r2, ip
 8000b96:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b9a:	bfaa      	itet	ge
 8000b9c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000ba0:	4252      	neglt	r2, r2
 8000ba2:	4318      	orrge	r0, r3
 8000ba4:	bfbc      	itt	lt
 8000ba6:	40d0      	lsrlt	r0, r2
 8000ba8:	4318      	orrlt	r0, r3
 8000baa:	4770      	bx	lr
 8000bac:	f092 0f00 	teq	r2, #0
 8000bb0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000bb4:	bf06      	itte	eq
 8000bb6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000bba:	3201      	addeq	r2, #1
 8000bbc:	3b01      	subne	r3, #1
 8000bbe:	e7b5      	b.n	8000b2c <__addsf3+0x58>
 8000bc0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000bc4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bc8:	bf18      	it	ne
 8000bca:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bce:	d021      	beq.n	8000c14 <__addsf3+0x140>
 8000bd0:	ea92 0f03 	teq	r2, r3
 8000bd4:	d004      	beq.n	8000be0 <__addsf3+0x10c>
 8000bd6:	f092 0f00 	teq	r2, #0
 8000bda:	bf08      	it	eq
 8000bdc:	4608      	moveq	r0, r1
 8000bde:	4770      	bx	lr
 8000be0:	ea90 0f01 	teq	r0, r1
 8000be4:	bf1c      	itt	ne
 8000be6:	2000      	movne	r0, #0
 8000be8:	4770      	bxne	lr
 8000bea:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bee:	d104      	bne.n	8000bfa <__addsf3+0x126>
 8000bf0:	0040      	lsls	r0, r0, #1
 8000bf2:	bf28      	it	cs
 8000bf4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bf8:	4770      	bx	lr
 8000bfa:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bfe:	bf3c      	itt	cc
 8000c00:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c04:	4770      	bxcc	lr
 8000c06:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c0a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c0e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c12:	4770      	bx	lr
 8000c14:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c18:	bf16      	itet	ne
 8000c1a:	4608      	movne	r0, r1
 8000c1c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c20:	4601      	movne	r1, r0
 8000c22:	0242      	lsls	r2, r0, #9
 8000c24:	bf06      	itte	eq
 8000c26:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c2a:	ea90 0f01 	teqeq	r0, r1
 8000c2e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c32:	4770      	bx	lr

08000c34 <__aeabi_ui2f>:
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	e004      	b.n	8000c44 <__aeabi_i2f+0x8>
 8000c3a:	bf00      	nop

08000c3c <__aeabi_i2f>:
 8000c3c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c40:	bf48      	it	mi
 8000c42:	4240      	negmi	r0, r0
 8000c44:	ea5f 0c00 	movs.w	ip, r0
 8000c48:	bf08      	it	eq
 8000c4a:	4770      	bxeq	lr
 8000c4c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c50:	4601      	mov	r1, r0
 8000c52:	f04f 0000 	mov.w	r0, #0
 8000c56:	e01c      	b.n	8000c92 <__aeabi_l2f+0x2a>

08000c58 <__aeabi_ul2f>:
 8000c58:	ea50 0201 	orrs.w	r2, r0, r1
 8000c5c:	bf08      	it	eq
 8000c5e:	4770      	bxeq	lr
 8000c60:	f04f 0300 	mov.w	r3, #0
 8000c64:	e00a      	b.n	8000c7c <__aeabi_l2f+0x14>
 8000c66:	bf00      	nop

08000c68 <__aeabi_l2f>:
 8000c68:	ea50 0201 	orrs.w	r2, r0, r1
 8000c6c:	bf08      	it	eq
 8000c6e:	4770      	bxeq	lr
 8000c70:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c74:	d502      	bpl.n	8000c7c <__aeabi_l2f+0x14>
 8000c76:	4240      	negs	r0, r0
 8000c78:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c7c:	ea5f 0c01 	movs.w	ip, r1
 8000c80:	bf02      	ittt	eq
 8000c82:	4684      	moveq	ip, r0
 8000c84:	4601      	moveq	r1, r0
 8000c86:	2000      	moveq	r0, #0
 8000c88:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c8c:	bf08      	it	eq
 8000c8e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c92:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c96:	fabc f28c 	clz	r2, ip
 8000c9a:	3a08      	subs	r2, #8
 8000c9c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000ca0:	db10      	blt.n	8000cc4 <__aeabi_l2f+0x5c>
 8000ca2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ca6:	4463      	add	r3, ip
 8000ca8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cac:	f1c2 0220 	rsb	r2, r2, #32
 8000cb0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000cb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb8:	eb43 0002 	adc.w	r0, r3, r2
 8000cbc:	bf08      	it	eq
 8000cbe:	f020 0001 	biceq.w	r0, r0, #1
 8000cc2:	4770      	bx	lr
 8000cc4:	f102 0220 	add.w	r2, r2, #32
 8000cc8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ccc:	f1c2 0220 	rsb	r2, r2, #32
 8000cd0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cd4:	fa21 f202 	lsr.w	r2, r1, r2
 8000cd8:	eb43 0002 	adc.w	r0, r3, r2
 8000cdc:	bf08      	it	eq
 8000cde:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ce2:	4770      	bx	lr

08000ce4 <__aeabi_fmul>:
 8000ce4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ce8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cec:	bf1e      	ittt	ne
 8000cee:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cf2:	ea92 0f0c 	teqne	r2, ip
 8000cf6:	ea93 0f0c 	teqne	r3, ip
 8000cfa:	d06f      	beq.n	8000ddc <__aeabi_fmul+0xf8>
 8000cfc:	441a      	add	r2, r3
 8000cfe:	ea80 0c01 	eor.w	ip, r0, r1
 8000d02:	0240      	lsls	r0, r0, #9
 8000d04:	bf18      	it	ne
 8000d06:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d0a:	d01e      	beq.n	8000d4a <__aeabi_fmul+0x66>
 8000d0c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d10:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d14:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d18:	fba0 3101 	umull	r3, r1, r0, r1
 8000d1c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d20:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d24:	bf3e      	ittt	cc
 8000d26:	0049      	lslcc	r1, r1, #1
 8000d28:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d2c:	005b      	lslcc	r3, r3, #1
 8000d2e:	ea40 0001 	orr.w	r0, r0, r1
 8000d32:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d36:	2afd      	cmp	r2, #253	; 0xfd
 8000d38:	d81d      	bhi.n	8000d76 <__aeabi_fmul+0x92>
 8000d3a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d3e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d42:	bf08      	it	eq
 8000d44:	f020 0001 	biceq.w	r0, r0, #1
 8000d48:	4770      	bx	lr
 8000d4a:	f090 0f00 	teq	r0, #0
 8000d4e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d52:	bf08      	it	eq
 8000d54:	0249      	lsleq	r1, r1, #9
 8000d56:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d5a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d5e:	3a7f      	subs	r2, #127	; 0x7f
 8000d60:	bfc2      	ittt	gt
 8000d62:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d66:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d6a:	4770      	bxgt	lr
 8000d6c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d70:	f04f 0300 	mov.w	r3, #0
 8000d74:	3a01      	subs	r2, #1
 8000d76:	dc5d      	bgt.n	8000e34 <__aeabi_fmul+0x150>
 8000d78:	f112 0f19 	cmn.w	r2, #25
 8000d7c:	bfdc      	itt	le
 8000d7e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d82:	4770      	bxle	lr
 8000d84:	f1c2 0200 	rsb	r2, r2, #0
 8000d88:	0041      	lsls	r1, r0, #1
 8000d8a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d8e:	f1c2 0220 	rsb	r2, r2, #32
 8000d92:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d96:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d9a:	f140 0000 	adc.w	r0, r0, #0
 8000d9e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000da2:	bf08      	it	eq
 8000da4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000da8:	4770      	bx	lr
 8000daa:	f092 0f00 	teq	r2, #0
 8000dae:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000db2:	bf02      	ittt	eq
 8000db4:	0040      	lsleq	r0, r0, #1
 8000db6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000dba:	3a01      	subeq	r2, #1
 8000dbc:	d0f9      	beq.n	8000db2 <__aeabi_fmul+0xce>
 8000dbe:	ea40 000c 	orr.w	r0, r0, ip
 8000dc2:	f093 0f00 	teq	r3, #0
 8000dc6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000dca:	bf02      	ittt	eq
 8000dcc:	0049      	lsleq	r1, r1, #1
 8000dce:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000dd2:	3b01      	subeq	r3, #1
 8000dd4:	d0f9      	beq.n	8000dca <__aeabi_fmul+0xe6>
 8000dd6:	ea41 010c 	orr.w	r1, r1, ip
 8000dda:	e78f      	b.n	8000cfc <__aeabi_fmul+0x18>
 8000ddc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000de0:	ea92 0f0c 	teq	r2, ip
 8000de4:	bf18      	it	ne
 8000de6:	ea93 0f0c 	teqne	r3, ip
 8000dea:	d00a      	beq.n	8000e02 <__aeabi_fmul+0x11e>
 8000dec:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000df0:	bf18      	it	ne
 8000df2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000df6:	d1d8      	bne.n	8000daa <__aeabi_fmul+0xc6>
 8000df8:	ea80 0001 	eor.w	r0, r0, r1
 8000dfc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e00:	4770      	bx	lr
 8000e02:	f090 0f00 	teq	r0, #0
 8000e06:	bf17      	itett	ne
 8000e08:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e0c:	4608      	moveq	r0, r1
 8000e0e:	f091 0f00 	teqne	r1, #0
 8000e12:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e16:	d014      	beq.n	8000e42 <__aeabi_fmul+0x15e>
 8000e18:	ea92 0f0c 	teq	r2, ip
 8000e1c:	d101      	bne.n	8000e22 <__aeabi_fmul+0x13e>
 8000e1e:	0242      	lsls	r2, r0, #9
 8000e20:	d10f      	bne.n	8000e42 <__aeabi_fmul+0x15e>
 8000e22:	ea93 0f0c 	teq	r3, ip
 8000e26:	d103      	bne.n	8000e30 <__aeabi_fmul+0x14c>
 8000e28:	024b      	lsls	r3, r1, #9
 8000e2a:	bf18      	it	ne
 8000e2c:	4608      	movne	r0, r1
 8000e2e:	d108      	bne.n	8000e42 <__aeabi_fmul+0x15e>
 8000e30:	ea80 0001 	eor.w	r0, r0, r1
 8000e34:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e38:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e3c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e40:	4770      	bx	lr
 8000e42:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e46:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e4a:	4770      	bx	lr

08000e4c <__aeabi_fdiv>:
 8000e4c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e50:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e54:	bf1e      	ittt	ne
 8000e56:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e5a:	ea92 0f0c 	teqne	r2, ip
 8000e5e:	ea93 0f0c 	teqne	r3, ip
 8000e62:	d069      	beq.n	8000f38 <__aeabi_fdiv+0xec>
 8000e64:	eba2 0203 	sub.w	r2, r2, r3
 8000e68:	ea80 0c01 	eor.w	ip, r0, r1
 8000e6c:	0249      	lsls	r1, r1, #9
 8000e6e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e72:	d037      	beq.n	8000ee4 <__aeabi_fdiv+0x98>
 8000e74:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e78:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e7c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e80:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e84:	428b      	cmp	r3, r1
 8000e86:	bf38      	it	cc
 8000e88:	005b      	lslcc	r3, r3, #1
 8000e8a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e8e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e92:	428b      	cmp	r3, r1
 8000e94:	bf24      	itt	cs
 8000e96:	1a5b      	subcs	r3, r3, r1
 8000e98:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e9c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ea0:	bf24      	itt	cs
 8000ea2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ea6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000eaa:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000eae:	bf24      	itt	cs
 8000eb0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000eb4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000eb8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000ebc:	bf24      	itt	cs
 8000ebe:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000ec2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000ec6:	011b      	lsls	r3, r3, #4
 8000ec8:	bf18      	it	ne
 8000eca:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ece:	d1e0      	bne.n	8000e92 <__aeabi_fdiv+0x46>
 8000ed0:	2afd      	cmp	r2, #253	; 0xfd
 8000ed2:	f63f af50 	bhi.w	8000d76 <__aeabi_fmul+0x92>
 8000ed6:	428b      	cmp	r3, r1
 8000ed8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000edc:	bf08      	it	eq
 8000ede:	f020 0001 	biceq.w	r0, r0, #1
 8000ee2:	4770      	bx	lr
 8000ee4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ee8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eec:	327f      	adds	r2, #127	; 0x7f
 8000eee:	bfc2      	ittt	gt
 8000ef0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000ef4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ef8:	4770      	bxgt	lr
 8000efa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000efe:	f04f 0300 	mov.w	r3, #0
 8000f02:	3a01      	subs	r2, #1
 8000f04:	e737      	b.n	8000d76 <__aeabi_fmul+0x92>
 8000f06:	f092 0f00 	teq	r2, #0
 8000f0a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f0e:	bf02      	ittt	eq
 8000f10:	0040      	lsleq	r0, r0, #1
 8000f12:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f16:	3a01      	subeq	r2, #1
 8000f18:	d0f9      	beq.n	8000f0e <__aeabi_fdiv+0xc2>
 8000f1a:	ea40 000c 	orr.w	r0, r0, ip
 8000f1e:	f093 0f00 	teq	r3, #0
 8000f22:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f26:	bf02      	ittt	eq
 8000f28:	0049      	lsleq	r1, r1, #1
 8000f2a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f2e:	3b01      	subeq	r3, #1
 8000f30:	d0f9      	beq.n	8000f26 <__aeabi_fdiv+0xda>
 8000f32:	ea41 010c 	orr.w	r1, r1, ip
 8000f36:	e795      	b.n	8000e64 <__aeabi_fdiv+0x18>
 8000f38:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f3c:	ea92 0f0c 	teq	r2, ip
 8000f40:	d108      	bne.n	8000f54 <__aeabi_fdiv+0x108>
 8000f42:	0242      	lsls	r2, r0, #9
 8000f44:	f47f af7d 	bne.w	8000e42 <__aeabi_fmul+0x15e>
 8000f48:	ea93 0f0c 	teq	r3, ip
 8000f4c:	f47f af70 	bne.w	8000e30 <__aeabi_fmul+0x14c>
 8000f50:	4608      	mov	r0, r1
 8000f52:	e776      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f54:	ea93 0f0c 	teq	r3, ip
 8000f58:	d104      	bne.n	8000f64 <__aeabi_fdiv+0x118>
 8000f5a:	024b      	lsls	r3, r1, #9
 8000f5c:	f43f af4c 	beq.w	8000df8 <__aeabi_fmul+0x114>
 8000f60:	4608      	mov	r0, r1
 8000f62:	e76e      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f64:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f68:	bf18      	it	ne
 8000f6a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f6e:	d1ca      	bne.n	8000f06 <__aeabi_fdiv+0xba>
 8000f70:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f74:	f47f af5c 	bne.w	8000e30 <__aeabi_fmul+0x14c>
 8000f78:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f7c:	f47f af3c 	bne.w	8000df8 <__aeabi_fmul+0x114>
 8000f80:	e75f      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f82:	bf00      	nop

08000f84 <__gesf2>:
 8000f84:	f04f 3cff 	mov.w	ip, #4294967295
 8000f88:	e006      	b.n	8000f98 <__cmpsf2+0x4>
 8000f8a:	bf00      	nop

08000f8c <__lesf2>:
 8000f8c:	f04f 0c01 	mov.w	ip, #1
 8000f90:	e002      	b.n	8000f98 <__cmpsf2+0x4>
 8000f92:	bf00      	nop

08000f94 <__cmpsf2>:
 8000f94:	f04f 0c01 	mov.w	ip, #1
 8000f98:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f9c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fa0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000fa4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fa8:	bf18      	it	ne
 8000faa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000fae:	d011      	beq.n	8000fd4 <__cmpsf2+0x40>
 8000fb0:	b001      	add	sp, #4
 8000fb2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000fb6:	bf18      	it	ne
 8000fb8:	ea90 0f01 	teqne	r0, r1
 8000fbc:	bf58      	it	pl
 8000fbe:	ebb2 0003 	subspl.w	r0, r2, r3
 8000fc2:	bf88      	it	hi
 8000fc4:	17c8      	asrhi	r0, r1, #31
 8000fc6:	bf38      	it	cc
 8000fc8:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000fcc:	bf18      	it	ne
 8000fce:	f040 0001 	orrne.w	r0, r0, #1
 8000fd2:	4770      	bx	lr
 8000fd4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fd8:	d102      	bne.n	8000fe0 <__cmpsf2+0x4c>
 8000fda:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000fde:	d105      	bne.n	8000fec <__cmpsf2+0x58>
 8000fe0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fe4:	d1e4      	bne.n	8000fb0 <__cmpsf2+0x1c>
 8000fe6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000fea:	d0e1      	beq.n	8000fb0 <__cmpsf2+0x1c>
 8000fec:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_cfrcmple>:
 8000ff4:	4684      	mov	ip, r0
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	4661      	mov	r1, ip
 8000ffa:	e7ff      	b.n	8000ffc <__aeabi_cfcmpeq>

08000ffc <__aeabi_cfcmpeq>:
 8000ffc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000ffe:	f7ff ffc9 	bl	8000f94 <__cmpsf2>
 8001002:	2800      	cmp	r0, #0
 8001004:	bf48      	it	mi
 8001006:	f110 0f00 	cmnmi.w	r0, #0
 800100a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800100c <__aeabi_fcmpeq>:
 800100c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001010:	f7ff fff4 	bl	8000ffc <__aeabi_cfcmpeq>
 8001014:	bf0c      	ite	eq
 8001016:	2001      	moveq	r0, #1
 8001018:	2000      	movne	r0, #0
 800101a:	f85d fb08 	ldr.w	pc, [sp], #8
 800101e:	bf00      	nop

08001020 <__aeabi_fcmplt>:
 8001020:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001024:	f7ff ffea 	bl	8000ffc <__aeabi_cfcmpeq>
 8001028:	bf34      	ite	cc
 800102a:	2001      	movcc	r0, #1
 800102c:	2000      	movcs	r0, #0
 800102e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001032:	bf00      	nop

08001034 <__aeabi_fcmple>:
 8001034:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001038:	f7ff ffe0 	bl	8000ffc <__aeabi_cfcmpeq>
 800103c:	bf94      	ite	ls
 800103e:	2001      	movls	r0, #1
 8001040:	2000      	movhi	r0, #0
 8001042:	f85d fb08 	ldr.w	pc, [sp], #8
 8001046:	bf00      	nop

08001048 <__aeabi_fcmpge>:
 8001048:	f84d ed08 	str.w	lr, [sp, #-8]!
 800104c:	f7ff ffd2 	bl	8000ff4 <__aeabi_cfrcmple>
 8001050:	bf94      	ite	ls
 8001052:	2001      	movls	r0, #1
 8001054:	2000      	movhi	r0, #0
 8001056:	f85d fb08 	ldr.w	pc, [sp], #8
 800105a:	bf00      	nop

0800105c <__aeabi_fcmpgt>:
 800105c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001060:	f7ff ffc8 	bl	8000ff4 <__aeabi_cfrcmple>
 8001064:	bf34      	ite	cc
 8001066:	2001      	movcc	r0, #1
 8001068:	2000      	movcs	r0, #0
 800106a:	f85d fb08 	ldr.w	pc, [sp], #8
 800106e:	bf00      	nop

08001070 <__aeabi_f2uiz>:
 8001070:	0042      	lsls	r2, r0, #1
 8001072:	d20e      	bcs.n	8001092 <__aeabi_f2uiz+0x22>
 8001074:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001078:	d30b      	bcc.n	8001092 <__aeabi_f2uiz+0x22>
 800107a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800107e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001082:	d409      	bmi.n	8001098 <__aeabi_f2uiz+0x28>
 8001084:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001088:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800108c:	fa23 f002 	lsr.w	r0, r3, r2
 8001090:	4770      	bx	lr
 8001092:	f04f 0000 	mov.w	r0, #0
 8001096:	4770      	bx	lr
 8001098:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800109c:	d101      	bne.n	80010a2 <__aeabi_f2uiz+0x32>
 800109e:	0242      	lsls	r2, r0, #9
 80010a0:	d102      	bne.n	80010a8 <__aeabi_f2uiz+0x38>
 80010a2:	f04f 30ff 	mov.w	r0, #4294967295
 80010a6:	4770      	bx	lr
 80010a8:	f04f 0000 	mov.w	r0, #0
 80010ac:	4770      	bx	lr
 80010ae:	bf00      	nop

080010b0 <start>:
uint16_t ventilatorper = 0;  //výkon ventilátoru v %
uint8_t ventilatorhyst = 0;	//hystereze ventilatoru

//start
void start()
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	af00      	add	r7, sp, #0
	SSD1306_Clear();
 80010b4:	f002 f924 	bl	8003300 <SSD1306_Clear>
	SSD1306_GotoXY (25,25);
 80010b8:	2119      	movs	r1, #25
 80010ba:	2019      	movs	r0, #25
 80010bc:	f001 ff6a 	bl	8002f94 <SSD1306_GotoXY>
	SSD1306_Puts("zdrojOS", &Font_11x18, 1);
 80010c0:	2201      	movs	r2, #1
 80010c2:	490c      	ldr	r1, [pc, #48]	; (80010f4 <start+0x44>)
 80010c4:	480c      	ldr	r0, [pc, #48]	; (80010f8 <start+0x48>)
 80010c6:	f001 fffb 	bl	80030c0 <SSD1306_Puts>
	SSD1306_UpdateScreen();
 80010ca:	f001 febf 	bl	8002e4c <SSD1306_UpdateScreen>
	HAL_Delay(1000);
 80010ce:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80010d2:	f002 fbe9 	bl	80038a8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 0);
 80010d6:	2200      	movs	r2, #0
 80010d8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80010dc:	4807      	ldr	r0, [pc, #28]	; (80010fc <start+0x4c>)
 80010de:	f003 fce0 	bl	8004aa2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 1);
 80010e2:	2201      	movs	r2, #1
 80010e4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010e8:	4804      	ldr	r0, [pc, #16]	; (80010fc <start+0x4c>)
 80010ea:	f003 fcda 	bl	8004aa2 <HAL_GPIO_WritePin>
}
 80010ee:	bf00      	nop
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	20000000 	.word	0x20000000
 80010f8:	080072f8 	.word	0x080072f8
 80010fc:	40010800 	.word	0x40010800

08001100 <error>:

//error
void error(uint8_t event)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af00      	add	r7, sp, #0
 8001106:	4603      	mov	r3, r0
 8001108:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 0);
 800110a:	2200      	movs	r2, #0
 800110c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001110:	4862      	ldr	r0, [pc, #392]	; (800129c <error+0x19c>)
 8001112:	f003 fcc6 	bl	8004aa2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 0);
 8001116:	2200      	movs	r2, #0
 8001118:	f44f 7100 	mov.w	r1, #512	; 0x200
 800111c:	485f      	ldr	r0, [pc, #380]	; (800129c <error+0x19c>)
 800111e:	f003 fcc0 	bl	8004aa2 <HAL_GPIO_WritePin>
	SSD1306_Clear();
 8001122:	f002 f8ed 	bl	8003300 <SSD1306_Clear>
	SSD1306_GotoXY (3,3);
 8001126:	2103      	movs	r1, #3
 8001128:	2003      	movs	r0, #3
 800112a:	f001 ff33 	bl	8002f94 <SSD1306_GotoXY>
	SSD1306_Puts("error:", &Font_11x18, 1);
 800112e:	2201      	movs	r2, #1
 8001130:	495b      	ldr	r1, [pc, #364]	; (80012a0 <error+0x1a0>)
 8001132:	485c      	ldr	r0, [pc, #368]	; (80012a4 <error+0x1a4>)
 8001134:	f001 ffc4 	bl	80030c0 <SSD1306_Puts>
	SSD1306_GotoXY (3,25);
 8001138:	2119      	movs	r1, #25
 800113a:	2003      	movs	r0, #3
 800113c:	f001 ff2a 	bl	8002f94 <SSD1306_GotoXY>
	switch (event) {
 8001140:	79fb      	ldrb	r3, [r7, #7]
 8001142:	2b04      	cmp	r3, #4
 8001144:	f200 80a4 	bhi.w	8001290 <error+0x190>
 8001148:	a201      	add	r2, pc, #4	; (adr r2, 8001150 <error+0x50>)
 800114a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800114e:	bf00      	nop
 8001150:	08001165 	.word	0x08001165
 8001154:	080011a1 	.word	0x080011a1
 8001158:	080011dd 	.word	0x080011dd
 800115c:	08001219 	.word	0x08001219
 8001160:	08001255 	.word	0x08001255
		case 0:
			SSD1306_Puts("mereni tep.", &Font_11x18, 1);
 8001164:	2201      	movs	r2, #1
 8001166:	494e      	ldr	r1, [pc, #312]	; (80012a0 <error+0x1a0>)
 8001168:	484f      	ldr	r0, [pc, #316]	; (80012a8 <error+0x1a8>)
 800116a:	f001 ffa9 	bl	80030c0 <SSD1306_Puts>
			SSD1306_GotoXY (3,45);
 800116e:	212d      	movs	r1, #45	; 0x2d
 8001170:	2003      	movs	r0, #3
 8001172:	f001 ff0f 	bl	8002f94 <SSD1306_GotoXY>
			SSD1306_Puts("OK=>reset", &Font_11x18, 1);
 8001176:	2201      	movs	r2, #1
 8001178:	4949      	ldr	r1, [pc, #292]	; (80012a0 <error+0x1a0>)
 800117a:	484c      	ldr	r0, [pc, #304]	; (80012ac <error+0x1ac>)
 800117c:	f001 ffa0 	bl	80030c0 <SSD1306_Puts>
			SSD1306_UpdateScreen();
 8001180:	f001 fe64 	bl	8002e4c <SSD1306_UpdateScreen>
			while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) != 0)
 8001184:	e002      	b.n	800118c <error+0x8c>
			{
				HAL_Delay(1);
 8001186:	2001      	movs	r0, #1
 8001188:	f002 fb8e 	bl	80038a8 <HAL_Delay>
			while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) != 0)
 800118c:	2110      	movs	r1, #16
 800118e:	4843      	ldr	r0, [pc, #268]	; (800129c <error+0x19c>)
 8001190:	f003 fc70 	bl	8004a74 <HAL_GPIO_ReadPin>
 8001194:	4603      	mov	r3, r0
 8001196:	2b00      	cmp	r3, #0
 8001198:	d1f5      	bne.n	8001186 <error+0x86>
			}
			start();
 800119a:	f7ff ff89 	bl	80010b0 <start>
			break;
 800119e:	e078      	b.n	8001292 <error+0x192>
		case 1:
			SSD1306_Puts("prehrati", &Font_11x18, 1);
 80011a0:	2201      	movs	r2, #1
 80011a2:	493f      	ldr	r1, [pc, #252]	; (80012a0 <error+0x1a0>)
 80011a4:	4842      	ldr	r0, [pc, #264]	; (80012b0 <error+0x1b0>)
 80011a6:	f001 ff8b 	bl	80030c0 <SSD1306_Puts>
			SSD1306_GotoXY (3,45);
 80011aa:	212d      	movs	r1, #45	; 0x2d
 80011ac:	2003      	movs	r0, #3
 80011ae:	f001 fef1 	bl	8002f94 <SSD1306_GotoXY>
			SSD1306_Puts("OK=>reset", &Font_11x18, 1);
 80011b2:	2201      	movs	r2, #1
 80011b4:	493a      	ldr	r1, [pc, #232]	; (80012a0 <error+0x1a0>)
 80011b6:	483d      	ldr	r0, [pc, #244]	; (80012ac <error+0x1ac>)
 80011b8:	f001 ff82 	bl	80030c0 <SSD1306_Puts>
			SSD1306_UpdateScreen();
 80011bc:	f001 fe46 	bl	8002e4c <SSD1306_UpdateScreen>
			while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) != 0)
 80011c0:	e002      	b.n	80011c8 <error+0xc8>
			{
				HAL_Delay(1);
 80011c2:	2001      	movs	r0, #1
 80011c4:	f002 fb70 	bl	80038a8 <HAL_Delay>
			while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) != 0)
 80011c8:	2110      	movs	r1, #16
 80011ca:	4834      	ldr	r0, [pc, #208]	; (800129c <error+0x19c>)
 80011cc:	f003 fc52 	bl	8004a74 <HAL_GPIO_ReadPin>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d1f5      	bne.n	80011c2 <error+0xc2>
			}
			start();
 80011d6:	f7ff ff6b 	bl	80010b0 <start>
			break;
 80011da:	e05a      	b.n	8001292 <error+0x192>
		case 2:
			SSD1306_Puts("chyba U0", &Font_11x18, 1);
 80011dc:	2201      	movs	r2, #1
 80011de:	4930      	ldr	r1, [pc, #192]	; (80012a0 <error+0x1a0>)
 80011e0:	4834      	ldr	r0, [pc, #208]	; (80012b4 <error+0x1b4>)
 80011e2:	f001 ff6d 	bl	80030c0 <SSD1306_Puts>
			SSD1306_GotoXY (3,45);
 80011e6:	212d      	movs	r1, #45	; 0x2d
 80011e8:	2003      	movs	r0, #3
 80011ea:	f001 fed3 	bl	8002f94 <SSD1306_GotoXY>
			SSD1306_Puts("OK=>reset", &Font_11x18, 1);
 80011ee:	2201      	movs	r2, #1
 80011f0:	492b      	ldr	r1, [pc, #172]	; (80012a0 <error+0x1a0>)
 80011f2:	482e      	ldr	r0, [pc, #184]	; (80012ac <error+0x1ac>)
 80011f4:	f001 ff64 	bl	80030c0 <SSD1306_Puts>
			SSD1306_UpdateScreen();
 80011f8:	f001 fe28 	bl	8002e4c <SSD1306_UpdateScreen>
			while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) != 0)
 80011fc:	e002      	b.n	8001204 <error+0x104>
			{
				HAL_Delay(1);
 80011fe:	2001      	movs	r0, #1
 8001200:	f002 fb52 	bl	80038a8 <HAL_Delay>
			while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) != 0)
 8001204:	2110      	movs	r1, #16
 8001206:	4825      	ldr	r0, [pc, #148]	; (800129c <error+0x19c>)
 8001208:	f003 fc34 	bl	8004a74 <HAL_GPIO_ReadPin>
 800120c:	4603      	mov	r3, r0
 800120e:	2b00      	cmp	r3, #0
 8001210:	d1f5      	bne.n	80011fe <error+0xfe>
			}
			start();
 8001212:	f7ff ff4d 	bl	80010b0 <start>
			break;
 8001216:	e03c      	b.n	8001292 <error+0x192>
		case 3:
			SSD1306_Puts("chyba U1", &Font_11x18, 1);
 8001218:	2201      	movs	r2, #1
 800121a:	4921      	ldr	r1, [pc, #132]	; (80012a0 <error+0x1a0>)
 800121c:	4826      	ldr	r0, [pc, #152]	; (80012b8 <error+0x1b8>)
 800121e:	f001 ff4f 	bl	80030c0 <SSD1306_Puts>
			SSD1306_GotoXY (3,45);
 8001222:	212d      	movs	r1, #45	; 0x2d
 8001224:	2003      	movs	r0, #3
 8001226:	f001 feb5 	bl	8002f94 <SSD1306_GotoXY>
			SSD1306_Puts("OK=>reset", &Font_11x18, 1);
 800122a:	2201      	movs	r2, #1
 800122c:	491c      	ldr	r1, [pc, #112]	; (80012a0 <error+0x1a0>)
 800122e:	481f      	ldr	r0, [pc, #124]	; (80012ac <error+0x1ac>)
 8001230:	f001 ff46 	bl	80030c0 <SSD1306_Puts>
			SSD1306_UpdateScreen();
 8001234:	f001 fe0a 	bl	8002e4c <SSD1306_UpdateScreen>
			while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) != 0)
 8001238:	e002      	b.n	8001240 <error+0x140>
			{
				HAL_Delay(1);
 800123a:	2001      	movs	r0, #1
 800123c:	f002 fb34 	bl	80038a8 <HAL_Delay>
			while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) != 0)
 8001240:	2110      	movs	r1, #16
 8001242:	4816      	ldr	r0, [pc, #88]	; (800129c <error+0x19c>)
 8001244:	f003 fc16 	bl	8004a74 <HAL_GPIO_ReadPin>
 8001248:	4603      	mov	r3, r0
 800124a:	2b00      	cmp	r3, #0
 800124c:	d1f5      	bne.n	800123a <error+0x13a>
			}
			start();
 800124e:	f7ff ff2f 	bl	80010b0 <start>
			break;
 8001252:	e01e      	b.n	8001292 <error+0x192>
		case 4:
			SSD1306_Puts("chyba U3", &Font_11x18, 1);
 8001254:	2201      	movs	r2, #1
 8001256:	4912      	ldr	r1, [pc, #72]	; (80012a0 <error+0x1a0>)
 8001258:	4818      	ldr	r0, [pc, #96]	; (80012bc <error+0x1bc>)
 800125a:	f001 ff31 	bl	80030c0 <SSD1306_Puts>
			SSD1306_GotoXY (3,45);
 800125e:	212d      	movs	r1, #45	; 0x2d
 8001260:	2003      	movs	r0, #3
 8001262:	f001 fe97 	bl	8002f94 <SSD1306_GotoXY>
			SSD1306_Puts("OK=>reset", &Font_11x18, 1);
 8001266:	2201      	movs	r2, #1
 8001268:	490d      	ldr	r1, [pc, #52]	; (80012a0 <error+0x1a0>)
 800126a:	4810      	ldr	r0, [pc, #64]	; (80012ac <error+0x1ac>)
 800126c:	f001 ff28 	bl	80030c0 <SSD1306_Puts>
			SSD1306_UpdateScreen();
 8001270:	f001 fdec 	bl	8002e4c <SSD1306_UpdateScreen>
			while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) != 0)
 8001274:	e002      	b.n	800127c <error+0x17c>
			{
				HAL_Delay(1);
 8001276:	2001      	movs	r0, #1
 8001278:	f002 fb16 	bl	80038a8 <HAL_Delay>
			while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) != 0)
 800127c:	2110      	movs	r1, #16
 800127e:	4807      	ldr	r0, [pc, #28]	; (800129c <error+0x19c>)
 8001280:	f003 fbf8 	bl	8004a74 <HAL_GPIO_ReadPin>
 8001284:	4603      	mov	r3, r0
 8001286:	2b00      	cmp	r3, #0
 8001288:	d1f5      	bne.n	8001276 <error+0x176>
			}
			start();
 800128a:	f7ff ff11 	bl	80010b0 <start>
			break;
 800128e:	e000      	b.n	8001292 <error+0x192>
		default:
			break;
 8001290:	bf00      	nop

	}
}
 8001292:	bf00      	nop
 8001294:	3708      	adds	r7, #8
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	40010800 	.word	0x40010800
 80012a0:	20000000 	.word	0x20000000
 80012a4:	08007300 	.word	0x08007300
 80012a8:	08007308 	.word	0x08007308
 80012ac:	08007314 	.word	0x08007314
 80012b0:	08007320 	.word	0x08007320
 80012b4:	0800732c 	.word	0x0800732c
 80012b8:	08007338 	.word	0x08007338
 80012bc:	08007344 	.word	0x08007344

080012c0 <readbuttons>:


//vstupy

void readbuttons()	//pulling tlačítek
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	af00      	add	r7, sp, #0
	if(debounce[0] == 0)
 80012c4:	4b7d      	ldr	r3, [pc, #500]	; (80014bc <readbuttons+0x1fc>)
 80012c6:	781b      	ldrb	r3, [r3, #0]
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d13c      	bne.n	8001346 <readbuttons+0x86>
	{
	  tlacitko[0] = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4);
 80012cc:	2110      	movs	r1, #16
 80012ce:	487c      	ldr	r0, [pc, #496]	; (80014c0 <readbuttons+0x200>)
 80012d0:	f003 fbd0 	bl	8004a74 <HAL_GPIO_ReadPin>
 80012d4:	4603      	mov	r3, r0
 80012d6:	461a      	mov	r2, r3
 80012d8:	4b7a      	ldr	r3, [pc, #488]	; (80014c4 <readbuttons+0x204>)
 80012da:	701a      	strb	r2, [r3, #0]
	  if(tlacitko[0] != poslednistav[0])
 80012dc:	4b79      	ldr	r3, [pc, #484]	; (80014c4 <readbuttons+0x204>)
 80012de:	781a      	ldrb	r2, [r3, #0]
 80012e0:	4b79      	ldr	r3, [pc, #484]	; (80014c8 <readbuttons+0x208>)
 80012e2:	781b      	ldrb	r3, [r3, #0]
 80012e4:	429a      	cmp	r2, r3
 80012e6:	d02e      	beq.n	8001346 <readbuttons+0x86>
	  {
		  poslednistav[0] = tlacitko[0];
 80012e8:	4b76      	ldr	r3, [pc, #472]	; (80014c4 <readbuttons+0x204>)
 80012ea:	781a      	ldrb	r2, [r3, #0]
 80012ec:	4b76      	ldr	r3, [pc, #472]	; (80014c8 <readbuttons+0x208>)
 80012ee:	701a      	strb	r2, [r3, #0]
		  if(tlacitko[0] == 0)
 80012f0:	4b74      	ldr	r3, [pc, #464]	; (80014c4 <readbuttons+0x204>)
 80012f2:	781b      	ldrb	r3, [r3, #0]
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d126      	bne.n	8001346 <readbuttons+0x86>
		  {
			setmodeflag = 500;
 80012f8:	4b74      	ldr	r3, [pc, #464]	; (80014cc <readbuttons+0x20c>)
 80012fa:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80012fe:	801a      	strh	r2, [r3, #0]
			debounce[0] = 10;
 8001300:	4b6e      	ldr	r3, [pc, #440]	; (80014bc <readbuttons+0x1fc>)
 8001302:	220a      	movs	r2, #10
 8001304:	701a      	strb	r2, [r3, #0]
			if(cursor == 0)
 8001306:	4b72      	ldr	r3, [pc, #456]	; (80014d0 <readbuttons+0x210>)
 8001308:	781b      	ldrb	r3, [r3, #0]
 800130a:	2b00      	cmp	r3, #0
 800130c:	d103      	bne.n	8001316 <readbuttons+0x56>
			{
				  cursor = 0x04;
 800130e:	4b70      	ldr	r3, [pc, #448]	; (80014d0 <readbuttons+0x210>)
 8001310:	2204      	movs	r2, #4
 8001312:	701a      	strb	r2, [r3, #0]
 8001314:	e017      	b.n	8001346 <readbuttons+0x86>
			}else{
			  if(cursor>0x08)
 8001316:	4b6e      	ldr	r3, [pc, #440]	; (80014d0 <readbuttons+0x210>)
 8001318:	781b      	ldrb	r3, [r3, #0]
 800131a:	2b08      	cmp	r3, #8
 800131c:	d905      	bls.n	800132a <readbuttons+0x6a>
			  {
				  cursor = 0;
 800131e:	4b6c      	ldr	r3, [pc, #432]	; (80014d0 <readbuttons+0x210>)
 8001320:	2200      	movs	r2, #0
 8001322:	701a      	strb	r2, [r3, #0]
				  setmodeflag = 10;
 8001324:	4b69      	ldr	r3, [pc, #420]	; (80014cc <readbuttons+0x20c>)
 8001326:	220a      	movs	r2, #10
 8001328:	801a      	strh	r2, [r3, #0]
			  }
			  if((cursor>0)&&(cursor<0x10))
 800132a:	4b69      	ldr	r3, [pc, #420]	; (80014d0 <readbuttons+0x210>)
 800132c:	781b      	ldrb	r3, [r3, #0]
 800132e:	2b00      	cmp	r3, #0
 8001330:	d009      	beq.n	8001346 <readbuttons+0x86>
 8001332:	4b67      	ldr	r3, [pc, #412]	; (80014d0 <readbuttons+0x210>)
 8001334:	781b      	ldrb	r3, [r3, #0]
 8001336:	2b0f      	cmp	r3, #15
 8001338:	d805      	bhi.n	8001346 <readbuttons+0x86>
			  {
				  cursor = (cursor<<4);
 800133a:	4b65      	ldr	r3, [pc, #404]	; (80014d0 <readbuttons+0x210>)
 800133c:	781b      	ldrb	r3, [r3, #0]
 800133e:	011b      	lsls	r3, r3, #4
 8001340:	b2da      	uxtb	r2, r3
 8001342:	4b63      	ldr	r3, [pc, #396]	; (80014d0 <readbuttons+0x210>)
 8001344:	701a      	strb	r2, [r3, #0]
			  }
			}
		 }
	  }
	}
	if(debounce[1] == 0)
 8001346:	4b5d      	ldr	r3, [pc, #372]	; (80014bc <readbuttons+0x1fc>)
 8001348:	785b      	ldrb	r3, [r3, #1]
 800134a:	2b00      	cmp	r3, #0
 800134c:	d139      	bne.n	80013c2 <readbuttons+0x102>
	{
	  tlacitko[1] = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5);
 800134e:	2120      	movs	r1, #32
 8001350:	485b      	ldr	r0, [pc, #364]	; (80014c0 <readbuttons+0x200>)
 8001352:	f003 fb8f 	bl	8004a74 <HAL_GPIO_ReadPin>
 8001356:	4603      	mov	r3, r0
 8001358:	461a      	mov	r2, r3
 800135a:	4b5a      	ldr	r3, [pc, #360]	; (80014c4 <readbuttons+0x204>)
 800135c:	705a      	strb	r2, [r3, #1]
	  if(tlacitko[1] != poslednistav[1])
 800135e:	4b59      	ldr	r3, [pc, #356]	; (80014c4 <readbuttons+0x204>)
 8001360:	785a      	ldrb	r2, [r3, #1]
 8001362:	4b59      	ldr	r3, [pc, #356]	; (80014c8 <readbuttons+0x208>)
 8001364:	785b      	ldrb	r3, [r3, #1]
 8001366:	429a      	cmp	r2, r3
 8001368:	d02b      	beq.n	80013c2 <readbuttons+0x102>
	  {
		  poslednistav[1] = tlacitko[1];
 800136a:	4b56      	ldr	r3, [pc, #344]	; (80014c4 <readbuttons+0x204>)
 800136c:	785a      	ldrb	r2, [r3, #1]
 800136e:	4b56      	ldr	r3, [pc, #344]	; (80014c8 <readbuttons+0x208>)
 8001370:	705a      	strb	r2, [r3, #1]
		  if(tlacitko[1] == 0)
 8001372:	4b54      	ldr	r3, [pc, #336]	; (80014c4 <readbuttons+0x204>)
 8001374:	785b      	ldrb	r3, [r3, #1]
 8001376:	2b00      	cmp	r3, #0
 8001378:	d123      	bne.n	80013c2 <readbuttons+0x102>
		  {
			  setmodeflag = 500;
 800137a:	4b54      	ldr	r3, [pc, #336]	; (80014cc <readbuttons+0x20c>)
 800137c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001380:	801a      	strh	r2, [r3, #0]
			  debounce[1] = 10;
 8001382:	4b4e      	ldr	r3, [pc, #312]	; (80014bc <readbuttons+0x1fc>)
 8001384:	220a      	movs	r2, #10
 8001386:	705a      	strb	r2, [r3, #1]
				if(cursor == 0)
 8001388:	4b51      	ldr	r3, [pc, #324]	; (80014d0 <readbuttons+0x210>)
 800138a:	781b      	ldrb	r3, [r3, #0]
 800138c:	2b00      	cmp	r3, #0
 800138e:	d103      	bne.n	8001398 <readbuttons+0xd8>
				{
					  cursor = 0x04;
 8001390:	4b4f      	ldr	r3, [pc, #316]	; (80014d0 <readbuttons+0x210>)
 8001392:	2204      	movs	r2, #4
 8001394:	701a      	strb	r2, [r3, #0]
 8001396:	e015      	b.n	80013c4 <readbuttons+0x104>
				}
				else
				{
					switch (cursor) {
 8001398:	4b4d      	ldr	r3, [pc, #308]	; (80014d0 <readbuttons+0x210>)
 800139a:	781b      	ldrb	r3, [r3, #0]
 800139c:	2b08      	cmp	r3, #8
 800139e:	d005      	beq.n	80013ac <readbuttons+0xec>
 80013a0:	2b80      	cmp	r3, #128	; 0x80
 80013a2:	d107      	bne.n	80013b4 <readbuttons+0xf4>
						case 0x80:
							cursor = 0x10;
 80013a4:	4b4a      	ldr	r3, [pc, #296]	; (80014d0 <readbuttons+0x210>)
 80013a6:	2210      	movs	r2, #16
 80013a8:	701a      	strb	r2, [r3, #0]
							break;
 80013aa:	e00b      	b.n	80013c4 <readbuttons+0x104>
						case 0x08:
							cursor = 0x01;
 80013ac:	4b48      	ldr	r3, [pc, #288]	; (80014d0 <readbuttons+0x210>)
 80013ae:	2201      	movs	r2, #1
 80013b0:	701a      	strb	r2, [r3, #0]
							break;
 80013b2:	e007      	b.n	80013c4 <readbuttons+0x104>
						default:
							cursor *= 2;
 80013b4:	4b46      	ldr	r3, [pc, #280]	; (80014d0 <readbuttons+0x210>)
 80013b6:	781b      	ldrb	r3, [r3, #0]
 80013b8:	005b      	lsls	r3, r3, #1
 80013ba:	b2da      	uxtb	r2, r3
 80013bc:	4b44      	ldr	r3, [pc, #272]	; (80014d0 <readbuttons+0x210>)
 80013be:	701a      	strb	r2, [r3, #0]
							break;
 80013c0:	e000      	b.n	80013c4 <readbuttons+0x104>
					}
				}
 80013c2:	bf00      	nop
		  }
	  }
	}
	if(debounce[2] == 0)
 80013c4:	4b3d      	ldr	r3, [pc, #244]	; (80014bc <readbuttons+0x1fc>)
 80013c6:	789b      	ldrb	r3, [r3, #2]
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d13a      	bne.n	8001442 <readbuttons+0x182>
	{
	  tlacitko[2] = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6);
 80013cc:	2140      	movs	r1, #64	; 0x40
 80013ce:	483c      	ldr	r0, [pc, #240]	; (80014c0 <readbuttons+0x200>)
 80013d0:	f003 fb50 	bl	8004a74 <HAL_GPIO_ReadPin>
 80013d4:	4603      	mov	r3, r0
 80013d6:	461a      	mov	r2, r3
 80013d8:	4b3a      	ldr	r3, [pc, #232]	; (80014c4 <readbuttons+0x204>)
 80013da:	709a      	strb	r2, [r3, #2]
	  if(tlacitko[2] != poslednistav[2])
 80013dc:	4b39      	ldr	r3, [pc, #228]	; (80014c4 <readbuttons+0x204>)
 80013de:	789a      	ldrb	r2, [r3, #2]
 80013e0:	4b39      	ldr	r3, [pc, #228]	; (80014c8 <readbuttons+0x208>)
 80013e2:	789b      	ldrb	r3, [r3, #2]
 80013e4:	429a      	cmp	r2, r3
 80013e6:	d02c      	beq.n	8001442 <readbuttons+0x182>
	  {
		  poslednistav[2] = tlacitko[2];
 80013e8:	4b36      	ldr	r3, [pc, #216]	; (80014c4 <readbuttons+0x204>)
 80013ea:	789a      	ldrb	r2, [r3, #2]
 80013ec:	4b36      	ldr	r3, [pc, #216]	; (80014c8 <readbuttons+0x208>)
 80013ee:	709a      	strb	r2, [r3, #2]
		  if(tlacitko[2] == 0)
 80013f0:	4b34      	ldr	r3, [pc, #208]	; (80014c4 <readbuttons+0x204>)
 80013f2:	789b      	ldrb	r3, [r3, #2]
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d124      	bne.n	8001442 <readbuttons+0x182>
		  {
			setmodeflag = 500;
 80013f8:	4b34      	ldr	r3, [pc, #208]	; (80014cc <readbuttons+0x20c>)
 80013fa:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80013fe:	801a      	strh	r2, [r3, #0]
			debounce[2] = 10;
 8001400:	4b2e      	ldr	r3, [pc, #184]	; (80014bc <readbuttons+0x1fc>)
 8001402:	220a      	movs	r2, #10
 8001404:	709a      	strb	r2, [r3, #2]
			if(cursor == 0)
 8001406:	4b32      	ldr	r3, [pc, #200]	; (80014d0 <readbuttons+0x210>)
 8001408:	781b      	ldrb	r3, [r3, #0]
 800140a:	2b00      	cmp	r3, #0
 800140c:	d103      	bne.n	8001416 <readbuttons+0x156>
			{
				  cursor = 0x04;
 800140e:	4b30      	ldr	r3, [pc, #192]	; (80014d0 <readbuttons+0x210>)
 8001410:	2204      	movs	r2, #4
 8001412:	701a      	strb	r2, [r3, #0]
 8001414:	e016      	b.n	8001444 <readbuttons+0x184>
			}
			else
			{
				switch (cursor) {
 8001416:	4b2e      	ldr	r3, [pc, #184]	; (80014d0 <readbuttons+0x210>)
 8001418:	781b      	ldrb	r3, [r3, #0]
 800141a:	2b01      	cmp	r3, #1
 800141c:	d002      	beq.n	8001424 <readbuttons+0x164>
 800141e:	2b10      	cmp	r3, #16
 8001420:	d004      	beq.n	800142c <readbuttons+0x16c>
 8001422:	e007      	b.n	8001434 <readbuttons+0x174>
					case 0x01:
						cursor = 0x08;
 8001424:	4b2a      	ldr	r3, [pc, #168]	; (80014d0 <readbuttons+0x210>)
 8001426:	2208      	movs	r2, #8
 8001428:	701a      	strb	r2, [r3, #0]
						break;
 800142a:	e00b      	b.n	8001444 <readbuttons+0x184>
					case 0x10:
						cursor = 0x80;
 800142c:	4b28      	ldr	r3, [pc, #160]	; (80014d0 <readbuttons+0x210>)
 800142e:	2280      	movs	r2, #128	; 0x80
 8001430:	701a      	strb	r2, [r3, #0]
						break;
 8001432:	e007      	b.n	8001444 <readbuttons+0x184>
					default:
						cursor = cursor>>1;
 8001434:	4b26      	ldr	r3, [pc, #152]	; (80014d0 <readbuttons+0x210>)
 8001436:	781b      	ldrb	r3, [r3, #0]
 8001438:	085b      	lsrs	r3, r3, #1
 800143a:	b2da      	uxtb	r2, r3
 800143c:	4b24      	ldr	r3, [pc, #144]	; (80014d0 <readbuttons+0x210>)
 800143e:	701a      	strb	r2, [r3, #0]
						break;
 8001440:	e000      	b.n	8001444 <readbuttons+0x184>
				}

			}
 8001442:	bf00      	nop
		  }
	  }
	}
	if(debounce[3] == 0)
 8001444:	4b1d      	ldr	r3, [pc, #116]	; (80014bc <readbuttons+0x1fc>)
 8001446:	78db      	ldrb	r3, [r3, #3]
 8001448:	2b00      	cmp	r3, #0
 800144a:	d134      	bne.n	80014b6 <readbuttons+0x1f6>
	{
	  tlacitko[3] = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7);
 800144c:	2180      	movs	r1, #128	; 0x80
 800144e:	481c      	ldr	r0, [pc, #112]	; (80014c0 <readbuttons+0x200>)
 8001450:	f003 fb10 	bl	8004a74 <HAL_GPIO_ReadPin>
 8001454:	4603      	mov	r3, r0
 8001456:	461a      	mov	r2, r3
 8001458:	4b1a      	ldr	r3, [pc, #104]	; (80014c4 <readbuttons+0x204>)
 800145a:	70da      	strb	r2, [r3, #3]
	  if(tlacitko[3] != poslednistav[3])
 800145c:	4b19      	ldr	r3, [pc, #100]	; (80014c4 <readbuttons+0x204>)
 800145e:	78da      	ldrb	r2, [r3, #3]
 8001460:	4b19      	ldr	r3, [pc, #100]	; (80014c8 <readbuttons+0x208>)
 8001462:	78db      	ldrb	r3, [r3, #3]
 8001464:	429a      	cmp	r2, r3
 8001466:	d026      	beq.n	80014b6 <readbuttons+0x1f6>
	  {
		  poslednistav[3] = tlacitko[3];
 8001468:	4b16      	ldr	r3, [pc, #88]	; (80014c4 <readbuttons+0x204>)
 800146a:	78da      	ldrb	r2, [r3, #3]
 800146c:	4b16      	ldr	r3, [pc, #88]	; (80014c8 <readbuttons+0x208>)
 800146e:	70da      	strb	r2, [r3, #3]
		  if(tlacitko[3] == 0)
 8001470:	4b14      	ldr	r3, [pc, #80]	; (80014c4 <readbuttons+0x204>)
 8001472:	78db      	ldrb	r3, [r3, #3]
 8001474:	2b00      	cmp	r3, #0
 8001476:	d11e      	bne.n	80014b6 <readbuttons+0x1f6>
		  {
			  if((setmodeflag > 0)||(menupage>0))
 8001478:	4b14      	ldr	r3, [pc, #80]	; (80014cc <readbuttons+0x20c>)
 800147a:	881b      	ldrh	r3, [r3, #0]
 800147c:	2b00      	cmp	r3, #0
 800147e:	d103      	bne.n	8001488 <readbuttons+0x1c8>
 8001480:	4b14      	ldr	r3, [pc, #80]	; (80014d4 <readbuttons+0x214>)
 8001482:	781b      	ldrb	r3, [r3, #0]
 8001484:	2b00      	cmp	r3, #0
 8001486:	d005      	beq.n	8001494 <readbuttons+0x1d4>
			  {
				  menupage++;
 8001488:	4b12      	ldr	r3, [pc, #72]	; (80014d4 <readbuttons+0x214>)
 800148a:	781b      	ldrb	r3, [r3, #0]
 800148c:	3301      	adds	r3, #1
 800148e:	b2da      	uxtb	r2, r3
 8001490:	4b10      	ldr	r3, [pc, #64]	; (80014d4 <readbuttons+0x214>)
 8001492:	701a      	strb	r2, [r3, #0]
			  }
			  setmodeflag = 500;
 8001494:	4b0d      	ldr	r3, [pc, #52]	; (80014cc <readbuttons+0x20c>)
 8001496:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800149a:	801a      	strh	r2, [r3, #0]
			  debounce[3] = 10;
 800149c:	4b07      	ldr	r3, [pc, #28]	; (80014bc <readbuttons+0x1fc>)
 800149e:	220a      	movs	r2, #10
 80014a0:	70da      	strb	r2, [r3, #3]
			  if(menupage>1)
 80014a2:	4b0c      	ldr	r3, [pc, #48]	; (80014d4 <readbuttons+0x214>)
 80014a4:	781b      	ldrb	r3, [r3, #0]
 80014a6:	2b01      	cmp	r3, #1
 80014a8:	d905      	bls.n	80014b6 <readbuttons+0x1f6>
			  {
				  menupage = 0;
 80014aa:	4b0a      	ldr	r3, [pc, #40]	; (80014d4 <readbuttons+0x214>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	701a      	strb	r2, [r3, #0]
				  setmodeflag = 10;
 80014b0:	4b06      	ldr	r3, [pc, #24]	; (80014cc <readbuttons+0x20c>)
 80014b2:	220a      	movs	r2, #10
 80014b4:	801a      	strh	r2, [r3, #0]
			  }
		  }
	  }
	}

}
 80014b6:	bf00      	nop
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	200005cc 	.word	0x200005cc
 80014c0:	40010800 	.word	0x40010800
 80014c4:	20000520 	.word	0x20000520
 80014c8:	20000658 	.word	0x20000658
 80014cc:	20000100 	.word	0x20000100
 80014d0:	20000102 	.word	0x20000102
 80014d4:	20000103 	.word	0x20000103

080014d8 <trimm>:

//pomocné převodní funkce

char* trimm(float f)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b084      	sub	sp, #16
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
	static char trimmed [4];

	f *= 100;
 80014e0:	4929      	ldr	r1, [pc, #164]	; (8001588 <trimm+0xb0>)
 80014e2:	6878      	ldr	r0, [r7, #4]
 80014e4:	f7ff fbfe 	bl	8000ce4 <__aeabi_fmul>
 80014e8:	4603      	mov	r3, r0
 80014ea:	607b      	str	r3, [r7, #4]
	uint16_t g = f;
 80014ec:	6878      	ldr	r0, [r7, #4]
 80014ee:	f7ff fdbf 	bl	8001070 <__aeabi_f2uiz>
 80014f2:	4603      	mov	r3, r0
 80014f4:	81bb      	strh	r3, [r7, #12]
	itoa(g, trimmed, 10);
 80014f6:	89bb      	ldrh	r3, [r7, #12]
 80014f8:	220a      	movs	r2, #10
 80014fa:	4924      	ldr	r1, [pc, #144]	; (800158c <trimm+0xb4>)
 80014fc:	4618      	mov	r0, r3
 80014fe:	f005 fcb1 	bl	8006e64 <itoa>

	if(g<10)
 8001502:	89bb      	ldrh	r3, [r7, #12]
 8001504:	2b09      	cmp	r3, #9
 8001506:	d80c      	bhi.n	8001522 <trimm+0x4a>
	{
		trimmed[3] = trimmed[0];
 8001508:	4b20      	ldr	r3, [pc, #128]	; (800158c <trimm+0xb4>)
 800150a:	781a      	ldrb	r2, [r3, #0]
 800150c:	4b1f      	ldr	r3, [pc, #124]	; (800158c <trimm+0xb4>)
 800150e:	70da      	strb	r2, [r3, #3]
		trimmed[2] = '0';
 8001510:	4b1e      	ldr	r3, [pc, #120]	; (800158c <trimm+0xb4>)
 8001512:	2230      	movs	r2, #48	; 0x30
 8001514:	709a      	strb	r2, [r3, #2]
		trimmed[1] = '0';
 8001516:	4b1d      	ldr	r3, [pc, #116]	; (800158c <trimm+0xb4>)
 8001518:	2230      	movs	r2, #48	; 0x30
 800151a:	705a      	strb	r2, [r3, #1]
		trimmed[0] = ' ';
 800151c:	4b1b      	ldr	r3, [pc, #108]	; (800158c <trimm+0xb4>)
 800151e:	2220      	movs	r2, #32
 8001520:	701a      	strb	r2, [r3, #0]


	}
	if((g<100)&&(g>9))
 8001522:	89bb      	ldrh	r3, [r7, #12]
 8001524:	2b63      	cmp	r3, #99	; 0x63
 8001526:	d810      	bhi.n	800154a <trimm+0x72>
 8001528:	89bb      	ldrh	r3, [r7, #12]
 800152a:	2b09      	cmp	r3, #9
 800152c:	d90d      	bls.n	800154a <trimm+0x72>
	{
		trimmed[3] = trimmed[1];
 800152e:	4b17      	ldr	r3, [pc, #92]	; (800158c <trimm+0xb4>)
 8001530:	785a      	ldrb	r2, [r3, #1]
 8001532:	4b16      	ldr	r3, [pc, #88]	; (800158c <trimm+0xb4>)
 8001534:	70da      	strb	r2, [r3, #3]
		trimmed[2] = trimmed[0];
 8001536:	4b15      	ldr	r3, [pc, #84]	; (800158c <trimm+0xb4>)
 8001538:	781a      	ldrb	r2, [r3, #0]
 800153a:	4b14      	ldr	r3, [pc, #80]	; (800158c <trimm+0xb4>)
 800153c:	709a      	strb	r2, [r3, #2]
		trimmed[1] = '0';
 800153e:	4b13      	ldr	r3, [pc, #76]	; (800158c <trimm+0xb4>)
 8001540:	2230      	movs	r2, #48	; 0x30
 8001542:	705a      	strb	r2, [r3, #1]
		trimmed[0] = ' ';
 8001544:	4b11      	ldr	r3, [pc, #68]	; (800158c <trimm+0xb4>)
 8001546:	2220      	movs	r2, #32
 8001548:	701a      	strb	r2, [r3, #0]

	}
	if((g<1000)&&(g>99))
 800154a:	89bb      	ldrh	r3, [r7, #12]
 800154c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001550:	d215      	bcs.n	800157e <trimm+0xa6>
 8001552:	89bb      	ldrh	r3, [r7, #12]
 8001554:	2b63      	cmp	r3, #99	; 0x63
 8001556:	d912      	bls.n	800157e <trimm+0xa6>
	{
		for(uint8_t i = 3; i>0; i--)
 8001558:	2303      	movs	r3, #3
 800155a:	73fb      	strb	r3, [r7, #15]
 800155c:	e009      	b.n	8001572 <trimm+0x9a>
		{
			trimmed[i] = trimmed[i-1];
 800155e:	7bfb      	ldrb	r3, [r7, #15]
 8001560:	1e5a      	subs	r2, r3, #1
 8001562:	7bfb      	ldrb	r3, [r7, #15]
 8001564:	4909      	ldr	r1, [pc, #36]	; (800158c <trimm+0xb4>)
 8001566:	5c89      	ldrb	r1, [r1, r2]
 8001568:	4a08      	ldr	r2, [pc, #32]	; (800158c <trimm+0xb4>)
 800156a:	54d1      	strb	r1, [r2, r3]
		for(uint8_t i = 3; i>0; i--)
 800156c:	7bfb      	ldrb	r3, [r7, #15]
 800156e:	3b01      	subs	r3, #1
 8001570:	73fb      	strb	r3, [r7, #15]
 8001572:	7bfb      	ldrb	r3, [r7, #15]
 8001574:	2b00      	cmp	r3, #0
 8001576:	d1f2      	bne.n	800155e <trimm+0x86>
		}
		trimmed[0] = ' ';
 8001578:	4b04      	ldr	r3, [pc, #16]	; (800158c <trimm+0xb4>)
 800157a:	2220      	movs	r2, #32
 800157c:	701a      	strb	r2, [r3, #0]

	}

	return trimmed;
 800157e:	4b03      	ldr	r3, [pc, #12]	; (800158c <trimm+0xb4>)
}
 8001580:	4618      	mov	r0, r3
 8001582:	3710      	adds	r7, #16
 8001584:	46bd      	mov	sp, r7
 8001586:	bd80      	pop	{r7, pc}
 8001588:	42c80000 	.word	0x42c80000
 800158c:	20000114 	.word	0x20000114

08001590 <ADCtoVoltage>:
float ADCtoVoltage(uint16_t ADCvalue)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b084      	sub	sp, #16
 8001594:	af00      	add	r7, sp, #0
 8001596:	4603      	mov	r3, r0
 8001598:	80fb      	strh	r3, [r7, #6]
	float voltage = 0;
 800159a:	f04f 0300 	mov.w	r3, #0
 800159e:	60fb      	str	r3, [r7, #12]
	voltage = ((ADCvalue*Uadc)/4095) + offset;
 80015a0:	88fb      	ldrh	r3, [r7, #6]
 80015a2:	4618      	mov	r0, r3
 80015a4:	f7ff fb4a 	bl	8000c3c <__aeabi_i2f>
 80015a8:	4602      	mov	r2, r0
 80015aa:	4b0d      	ldr	r3, [pc, #52]	; (80015e0 <ADCtoVoltage+0x50>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	4619      	mov	r1, r3
 80015b0:	4610      	mov	r0, r2
 80015b2:	f7ff fb97 	bl	8000ce4 <__aeabi_fmul>
 80015b6:	4603      	mov	r3, r0
 80015b8:	490a      	ldr	r1, [pc, #40]	; (80015e4 <ADCtoVoltage+0x54>)
 80015ba:	4618      	mov	r0, r3
 80015bc:	f7ff fc46 	bl	8000e4c <__aeabi_fdiv>
 80015c0:	4603      	mov	r3, r0
 80015c2:	461a      	mov	r2, r3
 80015c4:	4b08      	ldr	r3, [pc, #32]	; (80015e8 <ADCtoVoltage+0x58>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	4619      	mov	r1, r3
 80015ca:	4610      	mov	r0, r2
 80015cc:	f7ff fa82 	bl	8000ad4 <__addsf3>
 80015d0:	4603      	mov	r3, r0
 80015d2:	60fb      	str	r3, [r7, #12]
	return voltage;
 80015d4:	68fb      	ldr	r3, [r7, #12]
}
 80015d6:	4618      	mov	r0, r3
 80015d8:	3710      	adds	r7, #16
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	bf00      	nop
 80015e0:	2000000c 	.word	0x2000000c
 80015e4:	457ff000 	.word	0x457ff000
 80015e8:	2000010c 	.word	0x2000010c
 80015ec:	00000000 	.word	0x00000000

080015f0 <Voltagetoteperatur>:
float Voltagetoteperatur(float napeti)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b082      	sub	sp, #8
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
	  napeti = (Uadc/ napeti)-1;
 80015f8:	4b2b      	ldr	r3, [pc, #172]	; (80016a8 <Voltagetoteperatur+0xb8>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	6879      	ldr	r1, [r7, #4]
 80015fe:	4618      	mov	r0, r3
 8001600:	f7ff fc24 	bl	8000e4c <__aeabi_fdiv>
 8001604:	4603      	mov	r3, r0
 8001606:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800160a:	4618      	mov	r0, r3
 800160c:	f7ff fa60 	bl	8000ad0 <__aeabi_fsub>
 8001610:	4603      	mov	r3, r0
 8001612:	607b      	str	r3, [r7, #4]
	  napeti = 1/(((log(napeti))/3380)+(1/298.5));
 8001614:	6878      	ldr	r0, [r7, #4]
 8001616:	f7fe feff 	bl	8000418 <__aeabi_f2d>
 800161a:	4602      	mov	r2, r0
 800161c:	460b      	mov	r3, r1
 800161e:	4610      	mov	r0, r2
 8001620:	4619      	mov	r1, r3
 8001622:	f005 fc6b 	bl	8006efc <log>
 8001626:	a31a      	add	r3, pc, #104	; (adr r3, 8001690 <Voltagetoteperatur+0xa0>)
 8001628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800162c:	f7ff f876 	bl	800071c <__aeabi_ddiv>
 8001630:	4602      	mov	r2, r0
 8001632:	460b      	mov	r3, r1
 8001634:	4610      	mov	r0, r2
 8001636:	4619      	mov	r1, r3
 8001638:	a317      	add	r3, pc, #92	; (adr r3, 8001698 <Voltagetoteperatur+0xa8>)
 800163a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800163e:	f7fe fd8d 	bl	800015c <__adddf3>
 8001642:	4602      	mov	r2, r0
 8001644:	460b      	mov	r3, r1
 8001646:	f04f 0000 	mov.w	r0, #0
 800164a:	4918      	ldr	r1, [pc, #96]	; (80016ac <Voltagetoteperatur+0xbc>)
 800164c:	f7ff f866 	bl	800071c <__aeabi_ddiv>
 8001650:	4602      	mov	r2, r0
 8001652:	460b      	mov	r3, r1
 8001654:	4610      	mov	r0, r2
 8001656:	4619      	mov	r1, r3
 8001658:	f7ff f9e6 	bl	8000a28 <__aeabi_d2f>
 800165c:	4603      	mov	r3, r0
 800165e:	607b      	str	r3, [r7, #4]
	  napeti = napeti - 273.15; // K => C
 8001660:	6878      	ldr	r0, [r7, #4]
 8001662:	f7fe fed9 	bl	8000418 <__aeabi_f2d>
 8001666:	a30e      	add	r3, pc, #56	; (adr r3, 80016a0 <Voltagetoteperatur+0xb0>)
 8001668:	e9d3 2300 	ldrd	r2, r3, [r3]
 800166c:	f7fe fd74 	bl	8000158 <__aeabi_dsub>
 8001670:	4602      	mov	r2, r0
 8001672:	460b      	mov	r3, r1
 8001674:	4610      	mov	r0, r2
 8001676:	4619      	mov	r1, r3
 8001678:	f7ff f9d6 	bl	8000a28 <__aeabi_d2f>
 800167c:	4603      	mov	r3, r0
 800167e:	607b      	str	r3, [r7, #4]
	  return napeti;
 8001680:	687b      	ldr	r3, [r7, #4]
}
 8001682:	4618      	mov	r0, r3
 8001684:	3708      	adds	r7, #8
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	f3af 8000 	nop.w
 8001690:	00000000 	.word	0x00000000
 8001694:	40aa6800 	.word	0x40aa6800
 8001698:	84ee6b34 	.word	0x84ee6b34
 800169c:	3f6b71a2 	.word	0x3f6b71a2
 80016a0:	66666666 	.word	0x66666666
 80016a4:	40711266 	.word	0x40711266
 80016a8:	2000000c 	.word	0x2000000c
 80016ac:	3ff00000 	.word	0x3ff00000

080016b0 <drawlogoC>:


//funkce vykreslování displaje

void drawlogoC (uint8_t x, uint8_t y){
 80016b0:	b590      	push	{r4, r7, lr}
 80016b2:	b085      	sub	sp, #20
 80016b4:	af02      	add	r7, sp, #8
 80016b6:	4603      	mov	r3, r0
 80016b8:	460a      	mov	r2, r1
 80016ba:	71fb      	strb	r3, [r7, #7]
 80016bc:	4613      	mov	r3, r2
 80016be:	71bb      	strb	r3, [r7, #6]
	  SSD1306_DrawLine((5+x), (y+5), (5+x), (y+11), 1);
 80016c0:	79fb      	ldrb	r3, [r7, #7]
 80016c2:	b29b      	uxth	r3, r3
 80016c4:	3305      	adds	r3, #5
 80016c6:	b298      	uxth	r0, r3
 80016c8:	79bb      	ldrb	r3, [r7, #6]
 80016ca:	b29b      	uxth	r3, r3
 80016cc:	3305      	adds	r3, #5
 80016ce:	b299      	uxth	r1, r3
 80016d0:	79fb      	ldrb	r3, [r7, #7]
 80016d2:	b29b      	uxth	r3, r3
 80016d4:	3305      	adds	r3, #5
 80016d6:	b29a      	uxth	r2, r3
 80016d8:	79bb      	ldrb	r3, [r7, #6]
 80016da:	b29b      	uxth	r3, r3
 80016dc:	330b      	adds	r3, #11
 80016de:	b29b      	uxth	r3, r3
 80016e0:	2401      	movs	r4, #1
 80016e2:	9400      	str	r4, [sp, #0]
 80016e4:	f001 fd11 	bl	800310a <SSD1306_DrawLine>
	  SSD1306_DrawLine((6+x), (y+3), (6+x), (y+13), 1);
 80016e8:	79fb      	ldrb	r3, [r7, #7]
 80016ea:	b29b      	uxth	r3, r3
 80016ec:	3306      	adds	r3, #6
 80016ee:	b298      	uxth	r0, r3
 80016f0:	79bb      	ldrb	r3, [r7, #6]
 80016f2:	b29b      	uxth	r3, r3
 80016f4:	3303      	adds	r3, #3
 80016f6:	b299      	uxth	r1, r3
 80016f8:	79fb      	ldrb	r3, [r7, #7]
 80016fa:	b29b      	uxth	r3, r3
 80016fc:	3306      	adds	r3, #6
 80016fe:	b29a      	uxth	r2, r3
 8001700:	79bb      	ldrb	r3, [r7, #6]
 8001702:	b29b      	uxth	r3, r3
 8001704:	330d      	adds	r3, #13
 8001706:	b29b      	uxth	r3, r3
 8001708:	2401      	movs	r4, #1
 800170a:	9400      	str	r4, [sp, #0]
 800170c:	f001 fcfd 	bl	800310a <SSD1306_DrawLine>
	  SSD1306_DrawLine((7+x), (y+3), (7+x), (y+5), 1);
 8001710:	79fb      	ldrb	r3, [r7, #7]
 8001712:	b29b      	uxth	r3, r3
 8001714:	3307      	adds	r3, #7
 8001716:	b298      	uxth	r0, r3
 8001718:	79bb      	ldrb	r3, [r7, #6]
 800171a:	b29b      	uxth	r3, r3
 800171c:	3303      	adds	r3, #3
 800171e:	b299      	uxth	r1, r3
 8001720:	79fb      	ldrb	r3, [r7, #7]
 8001722:	b29b      	uxth	r3, r3
 8001724:	3307      	adds	r3, #7
 8001726:	b29a      	uxth	r2, r3
 8001728:	79bb      	ldrb	r3, [r7, #6]
 800172a:	b29b      	uxth	r3, r3
 800172c:	3305      	adds	r3, #5
 800172e:	b29b      	uxth	r3, r3
 8001730:	2401      	movs	r4, #1
 8001732:	9400      	str	r4, [sp, #0]
 8001734:	f001 fce9 	bl	800310a <SSD1306_DrawLine>
	  SSD1306_DrawLine((7+x), (y+11), (7+x), (y+13), 1);
 8001738:	79fb      	ldrb	r3, [r7, #7]
 800173a:	b29b      	uxth	r3, r3
 800173c:	3307      	adds	r3, #7
 800173e:	b298      	uxth	r0, r3
 8001740:	79bb      	ldrb	r3, [r7, #6]
 8001742:	b29b      	uxth	r3, r3
 8001744:	330b      	adds	r3, #11
 8001746:	b299      	uxth	r1, r3
 8001748:	79fb      	ldrb	r3, [r7, #7]
 800174a:	b29b      	uxth	r3, r3
 800174c:	3307      	adds	r3, #7
 800174e:	b29a      	uxth	r2, r3
 8001750:	79bb      	ldrb	r3, [r7, #6]
 8001752:	b29b      	uxth	r3, r3
 8001754:	330d      	adds	r3, #13
 8001756:	b29b      	uxth	r3, r3
 8001758:	2401      	movs	r4, #1
 800175a:	9400      	str	r4, [sp, #0]
 800175c:	f001 fcd5 	bl	800310a <SSD1306_DrawLine>
	  SSD1306_DrawLine((8+x), (y+14), (10+x), (y+14), 1);
 8001760:	79fb      	ldrb	r3, [r7, #7]
 8001762:	b29b      	uxth	r3, r3
 8001764:	3308      	adds	r3, #8
 8001766:	b298      	uxth	r0, r3
 8001768:	79bb      	ldrb	r3, [r7, #6]
 800176a:	b29b      	uxth	r3, r3
 800176c:	330e      	adds	r3, #14
 800176e:	b299      	uxth	r1, r3
 8001770:	79fb      	ldrb	r3, [r7, #7]
 8001772:	b29b      	uxth	r3, r3
 8001774:	330a      	adds	r3, #10
 8001776:	b29a      	uxth	r2, r3
 8001778:	79bb      	ldrb	r3, [r7, #6]
 800177a:	b29b      	uxth	r3, r3
 800177c:	330e      	adds	r3, #14
 800177e:	b29b      	uxth	r3, r3
 8001780:	2401      	movs	r4, #1
 8001782:	9400      	str	r4, [sp, #0]
 8001784:	f001 fcc1 	bl	800310a <SSD1306_DrawLine>
	  SSD1306_DrawLine((8+x), (y+13), (10+x), (y+13), 1);
 8001788:	79fb      	ldrb	r3, [r7, #7]
 800178a:	b29b      	uxth	r3, r3
 800178c:	3308      	adds	r3, #8
 800178e:	b298      	uxth	r0, r3
 8001790:	79bb      	ldrb	r3, [r7, #6]
 8001792:	b29b      	uxth	r3, r3
 8001794:	330d      	adds	r3, #13
 8001796:	b299      	uxth	r1, r3
 8001798:	79fb      	ldrb	r3, [r7, #7]
 800179a:	b29b      	uxth	r3, r3
 800179c:	330a      	adds	r3, #10
 800179e:	b29a      	uxth	r2, r3
 80017a0:	79bb      	ldrb	r3, [r7, #6]
 80017a2:	b29b      	uxth	r3, r3
 80017a4:	330d      	adds	r3, #13
 80017a6:	b29b      	uxth	r3, r3
 80017a8:	2401      	movs	r4, #1
 80017aa:	9400      	str	r4, [sp, #0]
 80017ac:	f001 fcad 	bl	800310a <SSD1306_DrawLine>
	  SSD1306_DrawLine((8+x), (y+2), (10+x), (y+2), 1);
 80017b0:	79fb      	ldrb	r3, [r7, #7]
 80017b2:	b29b      	uxth	r3, r3
 80017b4:	3308      	adds	r3, #8
 80017b6:	b298      	uxth	r0, r3
 80017b8:	79bb      	ldrb	r3, [r7, #6]
 80017ba:	b29b      	uxth	r3, r3
 80017bc:	3302      	adds	r3, #2
 80017be:	b299      	uxth	r1, r3
 80017c0:	79fb      	ldrb	r3, [r7, #7]
 80017c2:	b29b      	uxth	r3, r3
 80017c4:	330a      	adds	r3, #10
 80017c6:	b29a      	uxth	r2, r3
 80017c8:	79bb      	ldrb	r3, [r7, #6]
 80017ca:	b29b      	uxth	r3, r3
 80017cc:	3302      	adds	r3, #2
 80017ce:	b29b      	uxth	r3, r3
 80017d0:	2401      	movs	r4, #1
 80017d2:	9400      	str	r4, [sp, #0]
 80017d4:	f001 fc99 	bl	800310a <SSD1306_DrawLine>
	  SSD1306_DrawLine((8+x), (y+3), (10+x), (y+3), 1);
 80017d8:	79fb      	ldrb	r3, [r7, #7]
 80017da:	b29b      	uxth	r3, r3
 80017dc:	3308      	adds	r3, #8
 80017de:	b298      	uxth	r0, r3
 80017e0:	79bb      	ldrb	r3, [r7, #6]
 80017e2:	b29b      	uxth	r3, r3
 80017e4:	3303      	adds	r3, #3
 80017e6:	b299      	uxth	r1, r3
 80017e8:	79fb      	ldrb	r3, [r7, #7]
 80017ea:	b29b      	uxth	r3, r3
 80017ec:	330a      	adds	r3, #10
 80017ee:	b29a      	uxth	r2, r3
 80017f0:	79bb      	ldrb	r3, [r7, #6]
 80017f2:	b29b      	uxth	r3, r3
 80017f4:	3303      	adds	r3, #3
 80017f6:	b29b      	uxth	r3, r3
 80017f8:	2401      	movs	r4, #1
 80017fa:	9400      	str	r4, [sp, #0]
 80017fc:	f001 fc85 	bl	800310a <SSD1306_DrawLine>
	  SSD1306_DrawLine((11+x), (y+3), (11+x), (y+4), 1);
 8001800:	79fb      	ldrb	r3, [r7, #7]
 8001802:	b29b      	uxth	r3, r3
 8001804:	330b      	adds	r3, #11
 8001806:	b298      	uxth	r0, r3
 8001808:	79bb      	ldrb	r3, [r7, #6]
 800180a:	b29b      	uxth	r3, r3
 800180c:	3303      	adds	r3, #3
 800180e:	b299      	uxth	r1, r3
 8001810:	79fb      	ldrb	r3, [r7, #7]
 8001812:	b29b      	uxth	r3, r3
 8001814:	330b      	adds	r3, #11
 8001816:	b29a      	uxth	r2, r3
 8001818:	79bb      	ldrb	r3, [r7, #6]
 800181a:	b29b      	uxth	r3, r3
 800181c:	3304      	adds	r3, #4
 800181e:	b29b      	uxth	r3, r3
 8001820:	2401      	movs	r4, #1
 8001822:	9400      	str	r4, [sp, #0]
 8001824:	f001 fc71 	bl	800310a <SSD1306_DrawLine>
	  SSD1306_DrawLine((11+x), (y+13), (11+x), (y+12), 1);
 8001828:	79fb      	ldrb	r3, [r7, #7]
 800182a:	b29b      	uxth	r3, r3
 800182c:	330b      	adds	r3, #11
 800182e:	b298      	uxth	r0, r3
 8001830:	79bb      	ldrb	r3, [r7, #6]
 8001832:	b29b      	uxth	r3, r3
 8001834:	330d      	adds	r3, #13
 8001836:	b299      	uxth	r1, r3
 8001838:	79fb      	ldrb	r3, [r7, #7]
 800183a:	b29b      	uxth	r3, r3
 800183c:	330b      	adds	r3, #11
 800183e:	b29a      	uxth	r2, r3
 8001840:	79bb      	ldrb	r3, [r7, #6]
 8001842:	b29b      	uxth	r3, r3
 8001844:	330c      	adds	r3, #12
 8001846:	b29b      	uxth	r3, r3
 8001848:	2401      	movs	r4, #1
 800184a:	9400      	str	r4, [sp, #0]
 800184c:	f001 fc5d 	bl	800310a <SSD1306_DrawLine>
	  SSD1306_DrawLine((12+x), (y+4), (12+x), (y+6), 1);
 8001850:	79fb      	ldrb	r3, [r7, #7]
 8001852:	b29b      	uxth	r3, r3
 8001854:	330c      	adds	r3, #12
 8001856:	b298      	uxth	r0, r3
 8001858:	79bb      	ldrb	r3, [r7, #6]
 800185a:	b29b      	uxth	r3, r3
 800185c:	3304      	adds	r3, #4
 800185e:	b299      	uxth	r1, r3
 8001860:	79fb      	ldrb	r3, [r7, #7]
 8001862:	b29b      	uxth	r3, r3
 8001864:	330c      	adds	r3, #12
 8001866:	b29a      	uxth	r2, r3
 8001868:	79bb      	ldrb	r3, [r7, #6]
 800186a:	b29b      	uxth	r3, r3
 800186c:	3306      	adds	r3, #6
 800186e:	b29b      	uxth	r3, r3
 8001870:	2401      	movs	r4, #1
 8001872:	9400      	str	r4, [sp, #0]
 8001874:	f001 fc49 	bl	800310a <SSD1306_DrawLine>
	  SSD1306_DrawLine((12+x), (y+12), (12+x), (y+10), 1);
 8001878:	79fb      	ldrb	r3, [r7, #7]
 800187a:	b29b      	uxth	r3, r3
 800187c:	330c      	adds	r3, #12
 800187e:	b298      	uxth	r0, r3
 8001880:	79bb      	ldrb	r3, [r7, #6]
 8001882:	b29b      	uxth	r3, r3
 8001884:	330c      	adds	r3, #12
 8001886:	b299      	uxth	r1, r3
 8001888:	79fb      	ldrb	r3, [r7, #7]
 800188a:	b29b      	uxth	r3, r3
 800188c:	330c      	adds	r3, #12
 800188e:	b29a      	uxth	r2, r3
 8001890:	79bb      	ldrb	r3, [r7, #6]
 8001892:	b29b      	uxth	r3, r3
 8001894:	330a      	adds	r3, #10
 8001896:	b29b      	uxth	r3, r3
 8001898:	2401      	movs	r4, #1
 800189a:	9400      	str	r4, [sp, #0]
 800189c:	f001 fc35 	bl	800310a <SSD1306_DrawLine>
}
 80018a0:	bf00      	nop
 80018a2:	370c      	adds	r7, #12
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd90      	pop	{r4, r7, pc}

080018a8 <drawmenu1>:
void drawmenu1(uint8_t cursorm1, uint8_t cvcc, float x, float y)
{
 80018a8:	b590      	push	{r4, r7, lr}
 80018aa:	b08b      	sub	sp, #44	; 0x2c
 80018ac:	af02      	add	r7, sp, #8
 80018ae:	60ba      	str	r2, [r7, #8]
 80018b0:	607b      	str	r3, [r7, #4]
 80018b2:	4603      	mov	r3, r0
 80018b4:	73fb      	strb	r3, [r7, #15]
 80018b6:	460b      	mov	r3, r1
 80018b8:	73bb      	strb	r3, [r7, #14]
	  SSD1306_Clear();
 80018ba:	f001 fd21 	bl	8003300 <SSD1306_Clear>
	  cursorm1 = ~cursorm1;
 80018be:	7bfb      	ldrb	r3, [r7, #15]
 80018c0:	43db      	mvns	r3, r3
 80018c2:	73fb      	strb	r3, [r7, #15]
	  char* mecha = trimm(y);
 80018c4:	6878      	ldr	r0, [r7, #4]
 80018c6:	f7ff fe07 	bl	80014d8 <trimm>
 80018ca:	61b8      	str	r0, [r7, #24]
	  SSD1306_GotoXY (26,3);
 80018cc:	2103      	movs	r1, #3
 80018ce:	201a      	movs	r0, #26
 80018d0:	f001 fb60 	bl	8002f94 <SSD1306_GotoXY>
	  SSD1306_Putc (mecha[0], &Font_11x18, ((cursorm1 & 0x08)>>3));
 80018d4:	69bb      	ldr	r3, [r7, #24]
 80018d6:	7818      	ldrb	r0, [r3, #0]
 80018d8:	7bfb      	ldrb	r3, [r7, #15]
 80018da:	10db      	asrs	r3, r3, #3
 80018dc:	b2db      	uxtb	r3, r3
 80018de:	f003 0301 	and.w	r3, r3, #1
 80018e2:	b2db      	uxtb	r3, r3
 80018e4:	461a      	mov	r2, r3
 80018e6:	4953      	ldr	r1, [pc, #332]	; (8001a34 <drawmenu1+0x18c>)
 80018e8:	f001 fb6a 	bl	8002fc0 <SSD1306_Putc>
	  SSD1306_GotoXY (37,3);
 80018ec:	2103      	movs	r1, #3
 80018ee:	2025      	movs	r0, #37	; 0x25
 80018f0:	f001 fb50 	bl	8002f94 <SSD1306_GotoXY>
	  SSD1306_Putc (mecha[1], &Font_11x18, ((cursorm1 & 0x04)>>2));
 80018f4:	69bb      	ldr	r3, [r7, #24]
 80018f6:	3301      	adds	r3, #1
 80018f8:	7818      	ldrb	r0, [r3, #0]
 80018fa:	7bfb      	ldrb	r3, [r7, #15]
 80018fc:	109b      	asrs	r3, r3, #2
 80018fe:	b2db      	uxtb	r3, r3
 8001900:	f003 0301 	and.w	r3, r3, #1
 8001904:	b2db      	uxtb	r3, r3
 8001906:	461a      	mov	r2, r3
 8001908:	494a      	ldr	r1, [pc, #296]	; (8001a34 <drawmenu1+0x18c>)
 800190a:	f001 fb59 	bl	8002fc0 <SSD1306_Putc>
	  SSD1306_GotoXY (48,3);
 800190e:	2103      	movs	r1, #3
 8001910:	2030      	movs	r0, #48	; 0x30
 8001912:	f001 fb3f 	bl	8002f94 <SSD1306_GotoXY>
	  SSD1306_Putc(',', &Font_11x18, 1);
 8001916:	2201      	movs	r2, #1
 8001918:	4946      	ldr	r1, [pc, #280]	; (8001a34 <drawmenu1+0x18c>)
 800191a:	202c      	movs	r0, #44	; 0x2c
 800191c:	f001 fb50 	bl	8002fc0 <SSD1306_Putc>
	  SSD1306_GotoXY (59,3);
 8001920:	2103      	movs	r1, #3
 8001922:	203b      	movs	r0, #59	; 0x3b
 8001924:	f001 fb36 	bl	8002f94 <SSD1306_GotoXY>
	  SSD1306_Putc (mecha[2], &Font_11x18, ((cursorm1 & 0x02)>>1));
 8001928:	69bb      	ldr	r3, [r7, #24]
 800192a:	3302      	adds	r3, #2
 800192c:	7818      	ldrb	r0, [r3, #0]
 800192e:	7bfb      	ldrb	r3, [r7, #15]
 8001930:	105b      	asrs	r3, r3, #1
 8001932:	b2db      	uxtb	r3, r3
 8001934:	f003 0301 	and.w	r3, r3, #1
 8001938:	b2db      	uxtb	r3, r3
 800193a:	461a      	mov	r2, r3
 800193c:	493d      	ldr	r1, [pc, #244]	; (8001a34 <drawmenu1+0x18c>)
 800193e:	f001 fb3f 	bl	8002fc0 <SSD1306_Putc>
	  SSD1306_GotoXY (70,3);
 8001942:	2103      	movs	r1, #3
 8001944:	2046      	movs	r0, #70	; 0x46
 8001946:	f001 fb25 	bl	8002f94 <SSD1306_GotoXY>
	  SSD1306_Putc (mecha[3], &Font_11x18, (cursorm1 & 0x01));
 800194a:	69bb      	ldr	r3, [r7, #24]
 800194c:	3303      	adds	r3, #3
 800194e:	7818      	ldrb	r0, [r3, #0]
 8001950:	7bfb      	ldrb	r3, [r7, #15]
 8001952:	f003 0301 	and.w	r3, r3, #1
 8001956:	b2db      	uxtb	r3, r3
 8001958:	461a      	mov	r2, r3
 800195a:	4936      	ldr	r1, [pc, #216]	; (8001a34 <drawmenu1+0x18c>)
 800195c:	f001 fb30 	bl	8002fc0 <SSD1306_Putc>
	  SSD1306_GotoXY (107,3);
 8001960:	2103      	movs	r1, #3
 8001962:	206b      	movs	r0, #107	; 0x6b
 8001964:	f001 fb16 	bl	8002f94 <SSD1306_GotoXY>
	  SSD1306_Putc('V', &Font_11x18, 1);
 8001968:	2201      	movs	r2, #1
 800196a:	4932      	ldr	r1, [pc, #200]	; (8001a34 <drawmenu1+0x18c>)
 800196c:	2056      	movs	r0, #86	; 0x56
 800196e:	f001 fb27 	bl	8002fc0 <SSD1306_Putc>
	  char* proud = trimm(x);
 8001972:	68b8      	ldr	r0, [r7, #8]
 8001974:	f7ff fdb0 	bl	80014d8 <trimm>
 8001978:	6178      	str	r0, [r7, #20]
	  SSD1306_GotoXY (26,25);
 800197a:	2119      	movs	r1, #25
 800197c:	201a      	movs	r0, #26
 800197e:	f001 fb09 	bl	8002f94 <SSD1306_GotoXY>
	  SSD1306_Putc (proud[0], &Font_11x18, ((cursorm1 & 0x80)>>7));
 8001982:	697b      	ldr	r3, [r7, #20]
 8001984:	7818      	ldrb	r0, [r3, #0]
 8001986:	7bfb      	ldrb	r3, [r7, #15]
 8001988:	09db      	lsrs	r3, r3, #7
 800198a:	b2db      	uxtb	r3, r3
 800198c:	461a      	mov	r2, r3
 800198e:	4929      	ldr	r1, [pc, #164]	; (8001a34 <drawmenu1+0x18c>)
 8001990:	f001 fb16 	bl	8002fc0 <SSD1306_Putc>
	  SSD1306_GotoXY (37,25);
 8001994:	2119      	movs	r1, #25
 8001996:	2025      	movs	r0, #37	; 0x25
 8001998:	f001 fafc 	bl	8002f94 <SSD1306_GotoXY>
	  SSD1306_Putc (proud[1], &Font_11x18, ((cursorm1 & 0x40)>>6));
 800199c:	697b      	ldr	r3, [r7, #20]
 800199e:	3301      	adds	r3, #1
 80019a0:	7818      	ldrb	r0, [r3, #0]
 80019a2:	7bfb      	ldrb	r3, [r7, #15]
 80019a4:	119b      	asrs	r3, r3, #6
 80019a6:	b2db      	uxtb	r3, r3
 80019a8:	f003 0301 	and.w	r3, r3, #1
 80019ac:	b2db      	uxtb	r3, r3
 80019ae:	461a      	mov	r2, r3
 80019b0:	4920      	ldr	r1, [pc, #128]	; (8001a34 <drawmenu1+0x18c>)
 80019b2:	f001 fb05 	bl	8002fc0 <SSD1306_Putc>
	  SSD1306_GotoXY (48,25);
 80019b6:	2119      	movs	r1, #25
 80019b8:	2030      	movs	r0, #48	; 0x30
 80019ba:	f001 faeb 	bl	8002f94 <SSD1306_GotoXY>
	  SSD1306_Putc(',', &Font_11x18, 1);
 80019be:	2201      	movs	r2, #1
 80019c0:	491c      	ldr	r1, [pc, #112]	; (8001a34 <drawmenu1+0x18c>)
 80019c2:	202c      	movs	r0, #44	; 0x2c
 80019c4:	f001 fafc 	bl	8002fc0 <SSD1306_Putc>
	  SSD1306_GotoXY (59,25);
 80019c8:	2119      	movs	r1, #25
 80019ca:	203b      	movs	r0, #59	; 0x3b
 80019cc:	f001 fae2 	bl	8002f94 <SSD1306_GotoXY>
	  SSD1306_Putc (proud[2], &Font_11x18, ((cursorm1 & 0x20)>>5));
 80019d0:	697b      	ldr	r3, [r7, #20]
 80019d2:	3302      	adds	r3, #2
 80019d4:	7818      	ldrb	r0, [r3, #0]
 80019d6:	7bfb      	ldrb	r3, [r7, #15]
 80019d8:	115b      	asrs	r3, r3, #5
 80019da:	b2db      	uxtb	r3, r3
 80019dc:	f003 0301 	and.w	r3, r3, #1
 80019e0:	b2db      	uxtb	r3, r3
 80019e2:	461a      	mov	r2, r3
 80019e4:	4913      	ldr	r1, [pc, #76]	; (8001a34 <drawmenu1+0x18c>)
 80019e6:	f001 faeb 	bl	8002fc0 <SSD1306_Putc>
	  SSD1306_GotoXY (70,25);
 80019ea:	2119      	movs	r1, #25
 80019ec:	2046      	movs	r0, #70	; 0x46
 80019ee:	f001 fad1 	bl	8002f94 <SSD1306_GotoXY>
	  SSD1306_Putc (proud[3], &Font_11x18, ((cursorm1 & 0x10)>>4));
 80019f2:	697b      	ldr	r3, [r7, #20]
 80019f4:	3303      	adds	r3, #3
 80019f6:	7818      	ldrb	r0, [r3, #0]
 80019f8:	7bfb      	ldrb	r3, [r7, #15]
 80019fa:	111b      	asrs	r3, r3, #4
 80019fc:	b2db      	uxtb	r3, r3
 80019fe:	f003 0301 	and.w	r3, r3, #1
 8001a02:	b2db      	uxtb	r3, r3
 8001a04:	461a      	mov	r2, r3
 8001a06:	490b      	ldr	r1, [pc, #44]	; (8001a34 <drawmenu1+0x18c>)
 8001a08:	f001 fada 	bl	8002fc0 <SSD1306_Putc>
	  SSD1306_GotoXY (107,25);
 8001a0c:	2119      	movs	r1, #25
 8001a0e:	206b      	movs	r0, #107	; 0x6b
 8001a10:	f001 fac0 	bl	8002f94 <SSD1306_GotoXY>
	  SSD1306_Putc('A', &Font_11x18, 1);
 8001a14:	2201      	movs	r2, #1
 8001a16:	4907      	ldr	r1, [pc, #28]	; (8001a34 <drawmenu1+0x18c>)
 8001a18:	2041      	movs	r0, #65	; 0x41
 8001a1a:	f001 fad1 	bl	8002fc0 <SSD1306_Putc>
	  uint8_t xcvcc = 0;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	77fb      	strb	r3, [r7, #31]
	  uint8_t ycvcc = 0;
 8001a22:	2300      	movs	r3, #0
 8001a24:	77bb      	strb	r3, [r7, #30]
	  switch (cvcc) {
 8001a26:	7bbb      	ldrb	r3, [r7, #14]
 8001a28:	2b01      	cmp	r3, #1
 8001a2a:	d005      	beq.n	8001a38 <drawmenu1+0x190>
 8001a2c:	2b02      	cmp	r3, #2
 8001a2e:	f000 80c5 	beq.w	8001bbc <drawmenu1+0x314>
			  ycvcc = 45;
			  drawlogoC(xcvcc, ycvcc);
			  drawlogoC((xcvcc+10), ycvcc);
			break;
		default:
			break;
 8001a32:	e0d6      	b.n	8001be2 <drawmenu1+0x33a>
 8001a34:	20000000 	.word	0x20000000
			  xcvcc = 81;
 8001a38:	2351      	movs	r3, #81	; 0x51
 8001a3a:	77fb      	strb	r3, [r7, #31]
			  ycvcc = 45;
 8001a3c:	232d      	movs	r3, #45	; 0x2d
 8001a3e:	77bb      	strb	r3, [r7, #30]
			  drawlogoC(92, ycvcc);
 8001a40:	7fbb      	ldrb	r3, [r7, #30]
 8001a42:	4619      	mov	r1, r3
 8001a44:	205c      	movs	r0, #92	; 0x5c
 8001a46:	f7ff fe33 	bl	80016b0 <drawlogoC>
			  SSD1306_DrawLine((5+xcvcc), (ycvcc+2), (5+xcvcc), (ycvcc+6), 1);
 8001a4a:	7ffb      	ldrb	r3, [r7, #31]
 8001a4c:	b29b      	uxth	r3, r3
 8001a4e:	3305      	adds	r3, #5
 8001a50:	b298      	uxth	r0, r3
 8001a52:	7fbb      	ldrb	r3, [r7, #30]
 8001a54:	b29b      	uxth	r3, r3
 8001a56:	3302      	adds	r3, #2
 8001a58:	b299      	uxth	r1, r3
 8001a5a:	7ffb      	ldrb	r3, [r7, #31]
 8001a5c:	b29b      	uxth	r3, r3
 8001a5e:	3305      	adds	r3, #5
 8001a60:	b29a      	uxth	r2, r3
 8001a62:	7fbb      	ldrb	r3, [r7, #30]
 8001a64:	b29b      	uxth	r3, r3
 8001a66:	3306      	adds	r3, #6
 8001a68:	b29b      	uxth	r3, r3
 8001a6a:	2401      	movs	r4, #1
 8001a6c:	9400      	str	r4, [sp, #0]
 8001a6e:	f001 fb4c 	bl	800310a <SSD1306_DrawLine>
			  SSD1306_DrawLine((13+xcvcc), (ycvcc+2), (13+xcvcc), (ycvcc+6), 1);
 8001a72:	7ffb      	ldrb	r3, [r7, #31]
 8001a74:	b29b      	uxth	r3, r3
 8001a76:	330d      	adds	r3, #13
 8001a78:	b298      	uxth	r0, r3
 8001a7a:	7fbb      	ldrb	r3, [r7, #30]
 8001a7c:	b29b      	uxth	r3, r3
 8001a7e:	3302      	adds	r3, #2
 8001a80:	b299      	uxth	r1, r3
 8001a82:	7ffb      	ldrb	r3, [r7, #31]
 8001a84:	b29b      	uxth	r3, r3
 8001a86:	330d      	adds	r3, #13
 8001a88:	b29a      	uxth	r2, r3
 8001a8a:	7fbb      	ldrb	r3, [r7, #30]
 8001a8c:	b29b      	uxth	r3, r3
 8001a8e:	3306      	adds	r3, #6
 8001a90:	b29b      	uxth	r3, r3
 8001a92:	2401      	movs	r4, #1
 8001a94:	9400      	str	r4, [sp, #0]
 8001a96:	f001 fb38 	bl	800310a <SSD1306_DrawLine>
			  SSD1306_DrawLine((6+xcvcc), (ycvcc+2), (6+xcvcc), (ycvcc+11), 1);
 8001a9a:	7ffb      	ldrb	r3, [r7, #31]
 8001a9c:	b29b      	uxth	r3, r3
 8001a9e:	3306      	adds	r3, #6
 8001aa0:	b298      	uxth	r0, r3
 8001aa2:	7fbb      	ldrb	r3, [r7, #30]
 8001aa4:	b29b      	uxth	r3, r3
 8001aa6:	3302      	adds	r3, #2
 8001aa8:	b299      	uxth	r1, r3
 8001aaa:	7ffb      	ldrb	r3, [r7, #31]
 8001aac:	b29b      	uxth	r3, r3
 8001aae:	3306      	adds	r3, #6
 8001ab0:	b29a      	uxth	r2, r3
 8001ab2:	7fbb      	ldrb	r3, [r7, #30]
 8001ab4:	b29b      	uxth	r3, r3
 8001ab6:	330b      	adds	r3, #11
 8001ab8:	b29b      	uxth	r3, r3
 8001aba:	2401      	movs	r4, #1
 8001abc:	9400      	str	r4, [sp, #0]
 8001abe:	f001 fb24 	bl	800310a <SSD1306_DrawLine>
			  SSD1306_DrawLine((12+xcvcc), (ycvcc+2), (12+xcvcc), (ycvcc+11), 1);
 8001ac2:	7ffb      	ldrb	r3, [r7, #31]
 8001ac4:	b29b      	uxth	r3, r3
 8001ac6:	330c      	adds	r3, #12
 8001ac8:	b298      	uxth	r0, r3
 8001aca:	7fbb      	ldrb	r3, [r7, #30]
 8001acc:	b29b      	uxth	r3, r3
 8001ace:	3302      	adds	r3, #2
 8001ad0:	b299      	uxth	r1, r3
 8001ad2:	7ffb      	ldrb	r3, [r7, #31]
 8001ad4:	b29b      	uxth	r3, r3
 8001ad6:	330c      	adds	r3, #12
 8001ad8:	b29a      	uxth	r2, r3
 8001ada:	7fbb      	ldrb	r3, [r7, #30]
 8001adc:	b29b      	uxth	r3, r3
 8001ade:	330b      	adds	r3, #11
 8001ae0:	b29b      	uxth	r3, r3
 8001ae2:	2401      	movs	r4, #1
 8001ae4:	9400      	str	r4, [sp, #0]
 8001ae6:	f001 fb10 	bl	800310a <SSD1306_DrawLine>
			  SSD1306_DrawLine((7+xcvcc), (ycvcc+6), (7+xcvcc), (ycvcc+13), 1);
 8001aea:	7ffb      	ldrb	r3, [r7, #31]
 8001aec:	b29b      	uxth	r3, r3
 8001aee:	3307      	adds	r3, #7
 8001af0:	b298      	uxth	r0, r3
 8001af2:	7fbb      	ldrb	r3, [r7, #30]
 8001af4:	b29b      	uxth	r3, r3
 8001af6:	3306      	adds	r3, #6
 8001af8:	b299      	uxth	r1, r3
 8001afa:	7ffb      	ldrb	r3, [r7, #31]
 8001afc:	b29b      	uxth	r3, r3
 8001afe:	3307      	adds	r3, #7
 8001b00:	b29a      	uxth	r2, r3
 8001b02:	7fbb      	ldrb	r3, [r7, #30]
 8001b04:	b29b      	uxth	r3, r3
 8001b06:	330d      	adds	r3, #13
 8001b08:	b29b      	uxth	r3, r3
 8001b0a:	2401      	movs	r4, #1
 8001b0c:	9400      	str	r4, [sp, #0]
 8001b0e:	f001 fafc 	bl	800310a <SSD1306_DrawLine>
			  SSD1306_DrawLine((11+xcvcc), (ycvcc+6), (11+xcvcc), (ycvcc+13), 1);
 8001b12:	7ffb      	ldrb	r3, [r7, #31]
 8001b14:	b29b      	uxth	r3, r3
 8001b16:	330b      	adds	r3, #11
 8001b18:	b298      	uxth	r0, r3
 8001b1a:	7fbb      	ldrb	r3, [r7, #30]
 8001b1c:	b29b      	uxth	r3, r3
 8001b1e:	3306      	adds	r3, #6
 8001b20:	b299      	uxth	r1, r3
 8001b22:	7ffb      	ldrb	r3, [r7, #31]
 8001b24:	b29b      	uxth	r3, r3
 8001b26:	330b      	adds	r3, #11
 8001b28:	b29a      	uxth	r2, r3
 8001b2a:	7fbb      	ldrb	r3, [r7, #30]
 8001b2c:	b29b      	uxth	r3, r3
 8001b2e:	330d      	adds	r3, #13
 8001b30:	b29b      	uxth	r3, r3
 8001b32:	2401      	movs	r4, #1
 8001b34:	9400      	str	r4, [sp, #0]
 8001b36:	f001 fae8 	bl	800310a <SSD1306_DrawLine>
			  SSD1306_DrawLine((8+xcvcc), (ycvcc+11), (8+xcvcc), (ycvcc+14), 1);
 8001b3a:	7ffb      	ldrb	r3, [r7, #31]
 8001b3c:	b29b      	uxth	r3, r3
 8001b3e:	3308      	adds	r3, #8
 8001b40:	b298      	uxth	r0, r3
 8001b42:	7fbb      	ldrb	r3, [r7, #30]
 8001b44:	b29b      	uxth	r3, r3
 8001b46:	330b      	adds	r3, #11
 8001b48:	b299      	uxth	r1, r3
 8001b4a:	7ffb      	ldrb	r3, [r7, #31]
 8001b4c:	b29b      	uxth	r3, r3
 8001b4e:	3308      	adds	r3, #8
 8001b50:	b29a      	uxth	r2, r3
 8001b52:	7fbb      	ldrb	r3, [r7, #30]
 8001b54:	b29b      	uxth	r3, r3
 8001b56:	330e      	adds	r3, #14
 8001b58:	b29b      	uxth	r3, r3
 8001b5a:	2401      	movs	r4, #1
 8001b5c:	9400      	str	r4, [sp, #0]
 8001b5e:	f001 fad4 	bl	800310a <SSD1306_DrawLine>
			  SSD1306_DrawLine((10+xcvcc), (ycvcc+11), (10+xcvcc), (ycvcc+14), 1);
 8001b62:	7ffb      	ldrb	r3, [r7, #31]
 8001b64:	b29b      	uxth	r3, r3
 8001b66:	330a      	adds	r3, #10
 8001b68:	b298      	uxth	r0, r3
 8001b6a:	7fbb      	ldrb	r3, [r7, #30]
 8001b6c:	b29b      	uxth	r3, r3
 8001b6e:	330b      	adds	r3, #11
 8001b70:	b299      	uxth	r1, r3
 8001b72:	7ffb      	ldrb	r3, [r7, #31]
 8001b74:	b29b      	uxth	r3, r3
 8001b76:	330a      	adds	r3, #10
 8001b78:	b29a      	uxth	r2, r3
 8001b7a:	7fbb      	ldrb	r3, [r7, #30]
 8001b7c:	b29b      	uxth	r3, r3
 8001b7e:	330e      	adds	r3, #14
 8001b80:	b29b      	uxth	r3, r3
 8001b82:	2401      	movs	r4, #1
 8001b84:	9400      	str	r4, [sp, #0]
 8001b86:	f001 fac0 	bl	800310a <SSD1306_DrawLine>
			  SSD1306_DrawPixel((9+xcvcc), (ycvcc+13), 1);
 8001b8a:	7ffb      	ldrb	r3, [r7, #31]
 8001b8c:	b29b      	uxth	r3, r3
 8001b8e:	3309      	adds	r3, #9
 8001b90:	b298      	uxth	r0, r3
 8001b92:	7fbb      	ldrb	r3, [r7, #30]
 8001b94:	b29b      	uxth	r3, r3
 8001b96:	330d      	adds	r3, #13
 8001b98:	b29b      	uxth	r3, r3
 8001b9a:	2201      	movs	r2, #1
 8001b9c:	4619      	mov	r1, r3
 8001b9e:	f001 f99b 	bl	8002ed8 <SSD1306_DrawPixel>
			  SSD1306_DrawPixel((9+xcvcc), (ycvcc+14), 1);
 8001ba2:	7ffb      	ldrb	r3, [r7, #31]
 8001ba4:	b29b      	uxth	r3, r3
 8001ba6:	3309      	adds	r3, #9
 8001ba8:	b298      	uxth	r0, r3
 8001baa:	7fbb      	ldrb	r3, [r7, #30]
 8001bac:	b29b      	uxth	r3, r3
 8001bae:	330e      	adds	r3, #14
 8001bb0:	b29b      	uxth	r3, r3
 8001bb2:	2201      	movs	r2, #1
 8001bb4:	4619      	mov	r1, r3
 8001bb6:	f001 f98f 	bl	8002ed8 <SSD1306_DrawPixel>
			break;
 8001bba:	e012      	b.n	8001be2 <drawmenu1+0x33a>
			  xcvcc = 20;
 8001bbc:	2314      	movs	r3, #20
 8001bbe:	77fb      	strb	r3, [r7, #31]
			  ycvcc = 45;
 8001bc0:	232d      	movs	r3, #45	; 0x2d
 8001bc2:	77bb      	strb	r3, [r7, #30]
			  drawlogoC(xcvcc, ycvcc);
 8001bc4:	7fba      	ldrb	r2, [r7, #30]
 8001bc6:	7ffb      	ldrb	r3, [r7, #31]
 8001bc8:	4611      	mov	r1, r2
 8001bca:	4618      	mov	r0, r3
 8001bcc:	f7ff fd70 	bl	80016b0 <drawlogoC>
			  drawlogoC((xcvcc+10), ycvcc);
 8001bd0:	7ffb      	ldrb	r3, [r7, #31]
 8001bd2:	330a      	adds	r3, #10
 8001bd4:	b2db      	uxtb	r3, r3
 8001bd6:	7fba      	ldrb	r2, [r7, #30]
 8001bd8:	4611      	mov	r1, r2
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f7ff fd68 	bl	80016b0 <drawlogoC>
			break;
 8001be0:	bf00      	nop
	}
	  if (cvcc) {
 8001be2:	7bbb      	ldrb	r3, [r7, #14]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d077      	beq.n	8001cd8 <drawmenu1+0x430>
		  	  SSD1306_DrawLine((2+xcvcc), ycvcc , (25+xcvcc), ycvcc, 1);
 8001be8:	7ffb      	ldrb	r3, [r7, #31]
 8001bea:	b29b      	uxth	r3, r3
 8001bec:	3302      	adds	r3, #2
 8001bee:	b298      	uxth	r0, r3
 8001bf0:	7fbb      	ldrb	r3, [r7, #30]
 8001bf2:	b299      	uxth	r1, r3
 8001bf4:	7ffb      	ldrb	r3, [r7, #31]
 8001bf6:	b29b      	uxth	r3, r3
 8001bf8:	3319      	adds	r3, #25
 8001bfa:	b29a      	uxth	r2, r3
 8001bfc:	7fbb      	ldrb	r3, [r7, #30]
 8001bfe:	b29b      	uxth	r3, r3
 8001c00:	2401      	movs	r4, #1
 8001c02:	9400      	str	r4, [sp, #0]
 8001c04:	f001 fa81 	bl	800310a <SSD1306_DrawLine>
		  	  SSD1306_DrawLine(xcvcc, (ycvcc+2), xcvcc, (ycvcc+15), 1);
 8001c08:	7ffb      	ldrb	r3, [r7, #31]
 8001c0a:	b298      	uxth	r0, r3
 8001c0c:	7fbb      	ldrb	r3, [r7, #30]
 8001c0e:	b29b      	uxth	r3, r3
 8001c10:	3302      	adds	r3, #2
 8001c12:	b299      	uxth	r1, r3
 8001c14:	7ffb      	ldrb	r3, [r7, #31]
 8001c16:	b29a      	uxth	r2, r3
 8001c18:	7fbb      	ldrb	r3, [r7, #30]
 8001c1a:	b29b      	uxth	r3, r3
 8001c1c:	330f      	adds	r3, #15
 8001c1e:	b29b      	uxth	r3, r3
 8001c20:	2401      	movs	r4, #1
 8001c22:	9400      	str	r4, [sp, #0]
 8001c24:	f001 fa71 	bl	800310a <SSD1306_DrawLine>
		  	  SSD1306_DrawLine((2+xcvcc), (ycvcc+17), (25+xcvcc), (ycvcc+17), 1);
 8001c28:	7ffb      	ldrb	r3, [r7, #31]
 8001c2a:	b29b      	uxth	r3, r3
 8001c2c:	3302      	adds	r3, #2
 8001c2e:	b298      	uxth	r0, r3
 8001c30:	7fbb      	ldrb	r3, [r7, #30]
 8001c32:	b29b      	uxth	r3, r3
 8001c34:	3311      	adds	r3, #17
 8001c36:	b299      	uxth	r1, r3
 8001c38:	7ffb      	ldrb	r3, [r7, #31]
 8001c3a:	b29b      	uxth	r3, r3
 8001c3c:	3319      	adds	r3, #25
 8001c3e:	b29a      	uxth	r2, r3
 8001c40:	7fbb      	ldrb	r3, [r7, #30]
 8001c42:	b29b      	uxth	r3, r3
 8001c44:	3311      	adds	r3, #17
 8001c46:	b29b      	uxth	r3, r3
 8001c48:	2401      	movs	r4, #1
 8001c4a:	9400      	str	r4, [sp, #0]
 8001c4c:	f001 fa5d 	bl	800310a <SSD1306_DrawLine>
		  	  SSD1306_DrawLine((27+xcvcc), (ycvcc+2), (27+xcvcc), (ycvcc+15), 1);
 8001c50:	7ffb      	ldrb	r3, [r7, #31]
 8001c52:	b29b      	uxth	r3, r3
 8001c54:	331b      	adds	r3, #27
 8001c56:	b298      	uxth	r0, r3
 8001c58:	7fbb      	ldrb	r3, [r7, #30]
 8001c5a:	b29b      	uxth	r3, r3
 8001c5c:	3302      	adds	r3, #2
 8001c5e:	b299      	uxth	r1, r3
 8001c60:	7ffb      	ldrb	r3, [r7, #31]
 8001c62:	b29b      	uxth	r3, r3
 8001c64:	331b      	adds	r3, #27
 8001c66:	b29a      	uxth	r2, r3
 8001c68:	7fbb      	ldrb	r3, [r7, #30]
 8001c6a:	b29b      	uxth	r3, r3
 8001c6c:	330f      	adds	r3, #15
 8001c6e:	b29b      	uxth	r3, r3
 8001c70:	2401      	movs	r4, #1
 8001c72:	9400      	str	r4, [sp, #0]
 8001c74:	f001 fa49 	bl	800310a <SSD1306_DrawLine>
		  	  SSD1306_DrawPixel((1+xcvcc), (ycvcc+1), 1);
 8001c78:	7ffb      	ldrb	r3, [r7, #31]
 8001c7a:	b29b      	uxth	r3, r3
 8001c7c:	3301      	adds	r3, #1
 8001c7e:	b298      	uxth	r0, r3
 8001c80:	7fbb      	ldrb	r3, [r7, #30]
 8001c82:	b29b      	uxth	r3, r3
 8001c84:	3301      	adds	r3, #1
 8001c86:	b29b      	uxth	r3, r3
 8001c88:	2201      	movs	r2, #1
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	f001 f924 	bl	8002ed8 <SSD1306_DrawPixel>
		  	  SSD1306_DrawPixel((1+xcvcc), (ycvcc+16), 1);
 8001c90:	7ffb      	ldrb	r3, [r7, #31]
 8001c92:	b29b      	uxth	r3, r3
 8001c94:	3301      	adds	r3, #1
 8001c96:	b298      	uxth	r0, r3
 8001c98:	7fbb      	ldrb	r3, [r7, #30]
 8001c9a:	b29b      	uxth	r3, r3
 8001c9c:	3310      	adds	r3, #16
 8001c9e:	b29b      	uxth	r3, r3
 8001ca0:	2201      	movs	r2, #1
 8001ca2:	4619      	mov	r1, r3
 8001ca4:	f001 f918 	bl	8002ed8 <SSD1306_DrawPixel>
		  	  SSD1306_DrawPixel((26+xcvcc), (ycvcc+1), 1);
 8001ca8:	7ffb      	ldrb	r3, [r7, #31]
 8001caa:	b29b      	uxth	r3, r3
 8001cac:	331a      	adds	r3, #26
 8001cae:	b298      	uxth	r0, r3
 8001cb0:	7fbb      	ldrb	r3, [r7, #30]
 8001cb2:	b29b      	uxth	r3, r3
 8001cb4:	3301      	adds	r3, #1
 8001cb6:	b29b      	uxth	r3, r3
 8001cb8:	2201      	movs	r2, #1
 8001cba:	4619      	mov	r1, r3
 8001cbc:	f001 f90c 	bl	8002ed8 <SSD1306_DrawPixel>
		  	  SSD1306_DrawPixel((26+xcvcc), (ycvcc+16), 1);
 8001cc0:	7ffb      	ldrb	r3, [r7, #31]
 8001cc2:	b29b      	uxth	r3, r3
 8001cc4:	331a      	adds	r3, #26
 8001cc6:	b298      	uxth	r0, r3
 8001cc8:	7fbb      	ldrb	r3, [r7, #30]
 8001cca:	b29b      	uxth	r3, r3
 8001ccc:	3310      	adds	r3, #16
 8001cce:	b29b      	uxth	r3, r3
 8001cd0:	2201      	movs	r2, #1
 8001cd2:	4619      	mov	r1, r3
 8001cd4:	f001 f900 	bl	8002ed8 <SSD1306_DrawPixel>
	  }
	  SSD1306_UpdateScreen(); // update screen
 8001cd8:	f001 f8b8 	bl	8002e4c <SSD1306_UpdateScreen>
}
 8001cdc:	bf00      	nop
 8001cde:	3724      	adds	r7, #36	; 0x24
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd90      	pop	{r4, r7, pc}

08001ce4 <drawmenu2>:
void drawmenu2()
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b084      	sub	sp, #16
 8001ce8:	af00      	add	r7, sp, #0
	uint16_t pz = 0;
 8001cea:	2300      	movs	r3, #0
 8001cec:	81fb      	strh	r3, [r7, #14]
	uint16_t temp = teplota;
 8001cee:	4b43      	ldr	r3, [pc, #268]	; (8001dfc <drawmenu2+0x118>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f7ff f9bc 	bl	8001070 <__aeabi_f2uiz>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	81bb      	strh	r3, [r7, #12]
	char pzc [2];
	char tempc [2];
	char ventc [2];
	itoa(temp, tempc, 10);
 8001cfc:	89bb      	ldrh	r3, [r7, #12]
 8001cfe:	1d39      	adds	r1, r7, #4
 8001d00:	220a      	movs	r2, #10
 8001d02:	4618      	mov	r0, r3
 8001d04:	f005 f8ae 	bl	8006e64 <itoa>
	itoa(ventilatorper, ventc, 10);
 8001d08:	4b3d      	ldr	r3, [pc, #244]	; (8001e00 <drawmenu2+0x11c>)
 8001d0a:	881b      	ldrh	r3, [r3, #0]
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	463b      	mov	r3, r7
 8001d10:	220a      	movs	r2, #10
 8001d12:	4619      	mov	r1, r3
 8001d14:	f005 f8a6 	bl	8006e64 <itoa>
	pz = Uzobrazene* Izobrazene;
 8001d18:	4b3a      	ldr	r3, [pc, #232]	; (8001e04 <drawmenu2+0x120>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	4a3a      	ldr	r2, [pc, #232]	; (8001e08 <drawmenu2+0x124>)
 8001d1e:	6812      	ldr	r2, [r2, #0]
 8001d20:	4611      	mov	r1, r2
 8001d22:	4618      	mov	r0, r3
 8001d24:	f7fe ffde 	bl	8000ce4 <__aeabi_fmul>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f7ff f9a0 	bl	8001070 <__aeabi_f2uiz>
 8001d30:	4603      	mov	r3, r0
 8001d32:	81fb      	strh	r3, [r7, #14]
	itoa(pz, pzc, 10);
 8001d34:	89fb      	ldrh	r3, [r7, #14]
 8001d36:	f107 0108 	add.w	r1, r7, #8
 8001d3a:	220a      	movs	r2, #10
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	f005 f891 	bl	8006e64 <itoa>
	SSD1306_Clear();
 8001d42:	f001 fadd 	bl	8003300 <SSD1306_Clear>
	SSD1306_GotoXY (10,3);
 8001d46:	2103      	movs	r1, #3
 8001d48:	200a      	movs	r0, #10
 8001d4a:	f001 f923 	bl	8002f94 <SSD1306_GotoXY>
	SSD1306_Puts("Pz =", &Font_11x18, 1);
 8001d4e:	2201      	movs	r2, #1
 8001d50:	492e      	ldr	r1, [pc, #184]	; (8001e0c <drawmenu2+0x128>)
 8001d52:	482f      	ldr	r0, [pc, #188]	; (8001e10 <drawmenu2+0x12c>)
 8001d54:	f001 f9b4 	bl	80030c0 <SSD1306_Puts>
	SSD1306_GotoXY (65,3);
 8001d58:	2103      	movs	r1, #3
 8001d5a:	2041      	movs	r0, #65	; 0x41
 8001d5c:	f001 f91a 	bl	8002f94 <SSD1306_GotoXY>
	SSD1306_Puts(pzc, &Font_11x18, 1);
 8001d60:	f107 0308 	add.w	r3, r7, #8
 8001d64:	2201      	movs	r2, #1
 8001d66:	4929      	ldr	r1, [pc, #164]	; (8001e0c <drawmenu2+0x128>)
 8001d68:	4618      	mov	r0, r3
 8001d6a:	f001 f9a9 	bl	80030c0 <SSD1306_Puts>
	SSD1306_GotoXY (107,3);
 8001d6e:	2103      	movs	r1, #3
 8001d70:	206b      	movs	r0, #107	; 0x6b
 8001d72:	f001 f90f 	bl	8002f94 <SSD1306_GotoXY>
	SSD1306_Putc('W', &Font_11x18, 1);
 8001d76:	2201      	movs	r2, #1
 8001d78:	4924      	ldr	r1, [pc, #144]	; (8001e0c <drawmenu2+0x128>)
 8001d7a:	2057      	movs	r0, #87	; 0x57
 8001d7c:	f001 f920 	bl	8002fc0 <SSD1306_Putc>
	SSD1306_GotoXY (10,25);
 8001d80:	2119      	movs	r1, #25
 8001d82:	200a      	movs	r0, #10
 8001d84:	f001 f906 	bl	8002f94 <SSD1306_GotoXY>
	SSD1306_Puts("tep=", &Font_11x18, 1);
 8001d88:	2201      	movs	r2, #1
 8001d8a:	4920      	ldr	r1, [pc, #128]	; (8001e0c <drawmenu2+0x128>)
 8001d8c:	4821      	ldr	r0, [pc, #132]	; (8001e14 <drawmenu2+0x130>)
 8001d8e:	f001 f997 	bl	80030c0 <SSD1306_Puts>
	SSD1306_GotoXY (65,25);
 8001d92:	2119      	movs	r1, #25
 8001d94:	2041      	movs	r0, #65	; 0x41
 8001d96:	f001 f8fd 	bl	8002f94 <SSD1306_GotoXY>
	SSD1306_Puts(tempc, &Font_11x18, 1);
 8001d9a:	1d3b      	adds	r3, r7, #4
 8001d9c:	2201      	movs	r2, #1
 8001d9e:	491b      	ldr	r1, [pc, #108]	; (8001e0c <drawmenu2+0x128>)
 8001da0:	4618      	mov	r0, r3
 8001da2:	f001 f98d 	bl	80030c0 <SSD1306_Puts>
	SSD1306_GotoXY (107,25);
 8001da6:	2119      	movs	r1, #25
 8001da8:	206b      	movs	r0, #107	; 0x6b
 8001daa:	f001 f8f3 	bl	8002f94 <SSD1306_GotoXY>
	SSD1306_Putc('C', &Font_11x18, 1);
 8001dae:	2201      	movs	r2, #1
 8001db0:	4916      	ldr	r1, [pc, #88]	; (8001e0c <drawmenu2+0x128>)
 8001db2:	2043      	movs	r0, #67	; 0x43
 8001db4:	f001 f904 	bl	8002fc0 <SSD1306_Putc>
	SSD1306_GotoXY (10,43);
 8001db8:	212b      	movs	r1, #43	; 0x2b
 8001dba:	200a      	movs	r0, #10
 8001dbc:	f001 f8ea 	bl	8002f94 <SSD1306_GotoXY>
	SSD1306_Puts("vent=", &Font_11x18, 1);
 8001dc0:	2201      	movs	r2, #1
 8001dc2:	4912      	ldr	r1, [pc, #72]	; (8001e0c <drawmenu2+0x128>)
 8001dc4:	4814      	ldr	r0, [pc, #80]	; (8001e18 <drawmenu2+0x134>)
 8001dc6:	f001 f97b 	bl	80030c0 <SSD1306_Puts>
	SSD1306_GotoXY (65, 43);
 8001dca:	212b      	movs	r1, #43	; 0x2b
 8001dcc:	2041      	movs	r0, #65	; 0x41
 8001dce:	f001 f8e1 	bl	8002f94 <SSD1306_GotoXY>
	SSD1306_Puts(ventc, &Font_11x18, 1);
 8001dd2:	463b      	mov	r3, r7
 8001dd4:	2201      	movs	r2, #1
 8001dd6:	490d      	ldr	r1, [pc, #52]	; (8001e0c <drawmenu2+0x128>)
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f001 f971 	bl	80030c0 <SSD1306_Puts>
	SSD1306_GotoXY (107,43);
 8001dde:	212b      	movs	r1, #43	; 0x2b
 8001de0:	206b      	movs	r0, #107	; 0x6b
 8001de2:	f001 f8d7 	bl	8002f94 <SSD1306_GotoXY>
	SSD1306_Putc('%', &Font_11x18, 1);
 8001de6:	2201      	movs	r2, #1
 8001de8:	4908      	ldr	r1, [pc, #32]	; (8001e0c <drawmenu2+0x128>)
 8001dea:	2025      	movs	r0, #37	; 0x25
 8001dec:	f001 f8e8 	bl	8002fc0 <SSD1306_Putc>
	SSD1306_UpdateScreen(); // update screen
 8001df0:	f001 f82c 	bl	8002e4c <SSD1306_UpdateScreen>

}
 8001df4:	bf00      	nop
 8001df6:	3710      	adds	r7, #16
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}
 8001dfc:	200000fc 	.word	0x200000fc
 8001e00:	20000110 	.word	0x20000110
 8001e04:	200000f0 	.word	0x200000f0
 8001e08:	200000f4 	.word	0x200000f4
 8001e0c:	20000000 	.word	0x20000000
 8001e10:	08007350 	.word	0x08007350
 8001e14:	08007358 	.word	0x08007358
 8001e18:	08007360 	.word	0x08007360

08001e1c <ventilator>:


// výstupní elektrické veličiny

void ventilator(float temp)  //nastavení úrovně PWM ventilátoru
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b082      	sub	sp, #8
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
	// kontrola správnosti
	if((teplota > 100)||(teplota < 1))
 8001e24:	4b36      	ldr	r3, [pc, #216]	; (8001f00 <ventilator+0xe4>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	4936      	ldr	r1, [pc, #216]	; (8001f04 <ventilator+0xe8>)
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	f7ff f916 	bl	800105c <__aeabi_fcmpgt>
 8001e30:	4603      	mov	r3, r0
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d109      	bne.n	8001e4a <ventilator+0x2e>
 8001e36:	4b32      	ldr	r3, [pc, #200]	; (8001f00 <ventilator+0xe4>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001e3e:	4618      	mov	r0, r3
 8001e40:	f7ff f8ee 	bl	8001020 <__aeabi_fcmplt>
 8001e44:	4603      	mov	r3, r0
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d002      	beq.n	8001e50 <ventilator+0x34>
	{
		error(0);
 8001e4a:	2000      	movs	r0, #0
 8001e4c:	f7ff f958 	bl	8001100 <error>
	}
	if(teplota > 70)
 8001e50:	4b2b      	ldr	r3, [pc, #172]	; (8001f00 <ventilator+0xe4>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	492c      	ldr	r1, [pc, #176]	; (8001f08 <ventilator+0xec>)
 8001e56:	4618      	mov	r0, r3
 8001e58:	f7ff f900 	bl	800105c <__aeabi_fcmpgt>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d002      	beq.n	8001e68 <ventilator+0x4c>
	{
		error(1);
 8001e62:	2001      	movs	r0, #1
 8001e64:	f7ff f94c 	bl	8001100 <error>
	}

	//hystereze
	if(temp > 30)
 8001e68:	4928      	ldr	r1, [pc, #160]	; (8001f0c <ventilator+0xf0>)
 8001e6a:	6878      	ldr	r0, [r7, #4]
 8001e6c:	f7ff f8f6 	bl	800105c <__aeabi_fcmpgt>
 8001e70:	4603      	mov	r3, r0
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d002      	beq.n	8001e7c <ventilator+0x60>
	{
		ventilatorhyst = 1;
 8001e76:	4b26      	ldr	r3, [pc, #152]	; (8001f10 <ventilator+0xf4>)
 8001e78:	2201      	movs	r2, #1
 8001e7a:	701a      	strb	r2, [r3, #0]
	}
	if(temp < 28)
 8001e7c:	4925      	ldr	r1, [pc, #148]	; (8001f14 <ventilator+0xf8>)
 8001e7e:	6878      	ldr	r0, [r7, #4]
 8001e80:	f7ff f8ce 	bl	8001020 <__aeabi_fcmplt>
 8001e84:	4603      	mov	r3, r0
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d002      	beq.n	8001e90 <ventilator+0x74>
	{
		ventilatorhyst = 0;
 8001e8a:	4b21      	ldr	r3, [pc, #132]	; (8001f10 <ventilator+0xf4>)
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	701a      	strb	r2, [r3, #0]
	}
	//výpočet v %
	if(ventilatorhyst == 1)
 8001e90:	4b1f      	ldr	r3, [pc, #124]	; (8001f10 <ventilator+0xf4>)
 8001e92:	781b      	ldrb	r3, [r3, #0]
 8001e94:	2b01      	cmp	r3, #1
 8001e96:	d11d      	bne.n	8001ed4 <ventilator+0xb8>
	{
		ventilatorper = ((temp - 25) * 2) + 50;
 8001e98:	491f      	ldr	r1, [pc, #124]	; (8001f18 <ventilator+0xfc>)
 8001e9a:	6878      	ldr	r0, [r7, #4]
 8001e9c:	f7fe fe18 	bl	8000ad0 <__aeabi_fsub>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	4619      	mov	r1, r3
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	f7fe fe15 	bl	8000ad4 <__addsf3>
 8001eaa:	4603      	mov	r3, r0
 8001eac:	491b      	ldr	r1, [pc, #108]	; (8001f1c <ventilator+0x100>)
 8001eae:	4618      	mov	r0, r3
 8001eb0:	f7fe fe10 	bl	8000ad4 <__addsf3>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	f7ff f8da 	bl	8001070 <__aeabi_f2uiz>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	b29a      	uxth	r2, r3
 8001ec0:	4b17      	ldr	r3, [pc, #92]	; (8001f20 <ventilator+0x104>)
 8001ec2:	801a      	strh	r2, [r3, #0]
		if(ventilatorper > 100)
 8001ec4:	4b16      	ldr	r3, [pc, #88]	; (8001f20 <ventilator+0x104>)
 8001ec6:	881b      	ldrh	r3, [r3, #0]
 8001ec8:	2b64      	cmp	r3, #100	; 0x64
 8001eca:	d906      	bls.n	8001eda <ventilator+0xbe>
		{
			ventilatorper = 100;
 8001ecc:	4b14      	ldr	r3, [pc, #80]	; (8001f20 <ventilator+0x104>)
 8001ece:	2264      	movs	r2, #100	; 0x64
 8001ed0:	801a      	strh	r2, [r3, #0]
 8001ed2:	e002      	b.n	8001eda <ventilator+0xbe>
		}
	}else
	{
		ventilatorper = 0;
 8001ed4:	4b12      	ldr	r3, [pc, #72]	; (8001f20 <ventilator+0x104>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	801a      	strh	r2, [r3, #0]
	}
	//nastavení časovače v 8-bit
	TIM2->CCR1 = (ventilatorper*255)/100;
 8001eda:	4b11      	ldr	r3, [pc, #68]	; (8001f20 <ventilator+0x104>)
 8001edc:	881b      	ldrh	r3, [r3, #0]
 8001ede:	461a      	mov	r2, r3
 8001ee0:	4613      	mov	r3, r2
 8001ee2:	021b      	lsls	r3, r3, #8
 8001ee4:	1a9b      	subs	r3, r3, r2
 8001ee6:	4a0f      	ldr	r2, [pc, #60]	; (8001f24 <ventilator+0x108>)
 8001ee8:	fb82 1203 	smull	r1, r2, r2, r3
 8001eec:	1152      	asrs	r2, r2, #5
 8001eee:	17db      	asrs	r3, r3, #31
 8001ef0:	1ad2      	subs	r2, r2, r3
 8001ef2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001ef6:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001ef8:	bf00      	nop
 8001efa:	3708      	adds	r7, #8
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bd80      	pop	{r7, pc}
 8001f00:	200000fc 	.word	0x200000fc
 8001f04:	42c80000 	.word	0x42c80000
 8001f08:	428c0000 	.word	0x428c0000
 8001f0c:	41f00000 	.word	0x41f00000
 8001f10:	20000112 	.word	0x20000112
 8001f14:	41e00000 	.word	0x41e00000
 8001f18:	41c80000 	.word	0x41c80000
 8001f1c:	42480000 	.word	0x42480000
 8001f20:	20000110 	.word	0x20000110
 8001f24:	51eb851f 	.word	0x51eb851f

08001f28 <setDAC1>:
void setDAC1 (uint16_t data) // zapíše vpravo zarovnaná 12-bit data do DAC1 na I2C2
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b084      	sub	sp, #16
 8001f2c:	af02      	add	r7, sp, #8
 8001f2e:	4603      	mov	r3, r0
 8001f30:	80fb      	strh	r3, [r7, #6]
	dataDAC [1] = (data >> 4);
 8001f32:	88fb      	ldrh	r3, [r7, #6]
 8001f34:	091b      	lsrs	r3, r3, #4
 8001f36:	b29b      	uxth	r3, r3
 8001f38:	b2da      	uxtb	r2, r3
 8001f3a:	4b09      	ldr	r3, [pc, #36]	; (8001f60 <setDAC1+0x38>)
 8001f3c:	705a      	strb	r2, [r3, #1]
	dataDAC [2] = (data << 4) & 0xf0;
 8001f3e:	88fb      	ldrh	r3, [r7, #6]
 8001f40:	011b      	lsls	r3, r3, #4
 8001f42:	b2da      	uxtb	r2, r3
 8001f44:	4b06      	ldr	r3, [pc, #24]	; (8001f60 <setDAC1+0x38>)
 8001f46:	709a      	strb	r2, [r3, #2]
	HAL_I2C_Master_Transmit(&hi2c2, (0b1100001<<1), dataDAC, 3, 10);
 8001f48:	230a      	movs	r3, #10
 8001f4a:	9300      	str	r3, [sp, #0]
 8001f4c:	2303      	movs	r3, #3
 8001f4e:	4a04      	ldr	r2, [pc, #16]	; (8001f60 <setDAC1+0x38>)
 8001f50:	21c2      	movs	r1, #194	; 0xc2
 8001f52:	4804      	ldr	r0, [pc, #16]	; (8001f64 <setDAC1+0x3c>)
 8001f54:	f002 ff1a 	bl	8004d8c <HAL_I2C_Master_Transmit>
}
 8001f58:	bf00      	nop
 8001f5a:	3708      	adds	r7, #8
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bd80      	pop	{r7, pc}
 8001f60:	20000008 	.word	0x20000008
 8001f64:	20000578 	.word	0x20000578

08001f68 <setDAC2>:
void setDAC2 (uint16_t data) // zapíše vpravo zarovnaná 12-bit data do DAC1 na I2C2
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b084      	sub	sp, #16
 8001f6c:	af02      	add	r7, sp, #8
 8001f6e:	4603      	mov	r3, r0
 8001f70:	80fb      	strh	r3, [r7, #6]
	dataDAC [1] = (data >> 4);
 8001f72:	88fb      	ldrh	r3, [r7, #6]
 8001f74:	091b      	lsrs	r3, r3, #4
 8001f76:	b29b      	uxth	r3, r3
 8001f78:	b2da      	uxtb	r2, r3
 8001f7a:	4b09      	ldr	r3, [pc, #36]	; (8001fa0 <setDAC2+0x38>)
 8001f7c:	705a      	strb	r2, [r3, #1]
	dataDAC [2] = (data << 4) & 0xf0;
 8001f7e:	88fb      	ldrh	r3, [r7, #6]
 8001f80:	011b      	lsls	r3, r3, #4
 8001f82:	b2da      	uxtb	r2, r3
 8001f84:	4b06      	ldr	r3, [pc, #24]	; (8001fa0 <setDAC2+0x38>)
 8001f86:	709a      	strb	r2, [r3, #2]
	HAL_I2C_Master_Transmit(&hi2c1, (0b1100001<<1), dataDAC, 3, 10);
 8001f88:	230a      	movs	r3, #10
 8001f8a:	9300      	str	r3, [sp, #0]
 8001f8c:	2303      	movs	r3, #3
 8001f8e:	4a04      	ldr	r2, [pc, #16]	; (8001fa0 <setDAC2+0x38>)
 8001f90:	21c2      	movs	r1, #194	; 0xc2
 8001f92:	4804      	ldr	r0, [pc, #16]	; (8001fa4 <setDAC2+0x3c>)
 8001f94:	f002 fefa 	bl	8004d8c <HAL_I2C_Master_Transmit>
}
 8001f98:	bf00      	nop
 8001f9a:	3708      	adds	r7, #8
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	bd80      	pop	{r7, pc}
 8001fa0:	20000008 	.word	0x20000008
 8001fa4:	20000524 	.word	0x20000524

08001fa8 <setVout>:
void setVout (float napeti)	 //řízení spínaného napěťového regulátoru  + příprava pro ADC
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b084      	sub	sp, #16
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
	uint16_t output;
	uint8_t i = 1;
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	73fb      	strb	r3, [r7, #15]
	if(napeti>18.71)
 8001fb4:	6878      	ldr	r0, [r7, #4]
 8001fb6:	f7fe fa2f 	bl	8000418 <__aeabi_f2d>
 8001fba:	a341      	add	r3, pc, #260	; (adr r3, 80020c0 <setVout+0x118>)
 8001fbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fc0:	f7fe fd12 	bl	80009e8 <__aeabi_dcmpgt>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d00c      	beq.n	8001fe4 <setVout+0x3c>
	{
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 1);
 8001fca:	2201      	movs	r2, #1
 8001fcc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001fd0:	483d      	ldr	r0, [pc, #244]	; (80020c8 <setVout+0x120>)
 8001fd2:	f002 fd66 	bl	8004aa2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 0);
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001fdc:	483a      	ldr	r0, [pc, #232]	; (80020c8 <setVout+0x120>)
 8001fde:	f002 fd60 	bl	8004aa2 <HAL_GPIO_WritePin>
 8001fe2:	e052      	b.n	800208a <setVout+0xe2>
	}else{
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 0);
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001fea:	4837      	ldr	r0, [pc, #220]	; (80020c8 <setVout+0x120>)
 8001fec:	f002 fd59 	bl	8004aa2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 1);
 8001ff0:	2201      	movs	r2, #1
 8001ff2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001ff6:	4834      	ldr	r0, [pc, #208]	; (80020c8 <setVout+0x120>)
 8001ff8:	f002 fd53 	bl	8004aa2 <HAL_GPIO_WritePin>
		while(napetiBUCK[i]<napeti)
 8001ffc:	e002      	b.n	8002004 <setVout+0x5c>
		{
			i++;
 8001ffe:	7bfb      	ldrb	r3, [r7, #15]
 8002000:	3301      	adds	r3, #1
 8002002:	73fb      	strb	r3, [r7, #15]
		while(napetiBUCK[i]<napeti)
 8002004:	7bfb      	ldrb	r3, [r7, #15]
 8002006:	4a31      	ldr	r2, [pc, #196]	; (80020cc <setVout+0x124>)
 8002008:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800200c:	4619      	mov	r1, r3
 800200e:	6878      	ldr	r0, [r7, #4]
 8002010:	f7ff f824 	bl	800105c <__aeabi_fcmpgt>
 8002014:	4603      	mov	r3, r0
 8002016:	2b00      	cmp	r3, #0
 8002018:	d1f1      	bne.n	8001ffe <setVout+0x56>
		}
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, (1&&(dataBUCK[i] & 0x08)));
 800201a:	7bfb      	ldrb	r3, [r7, #15]
 800201c:	4a2c      	ldr	r2, [pc, #176]	; (80020d0 <setVout+0x128>)
 800201e:	5cd3      	ldrb	r3, [r2, r3]
 8002020:	f003 0308 	and.w	r3, r3, #8
 8002024:	2b00      	cmp	r3, #0
 8002026:	bf14      	ite	ne
 8002028:	2301      	movne	r3, #1
 800202a:	2300      	moveq	r3, #0
 800202c:	b2db      	uxtb	r3, r3
 800202e:	461a      	mov	r2, r3
 8002030:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002034:	4827      	ldr	r0, [pc, #156]	; (80020d4 <setVout+0x12c>)
 8002036:	f002 fd34 	bl	8004aa2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, (1&&(dataBUCK[i] & 0x04)));
 800203a:	7bfb      	ldrb	r3, [r7, #15]
 800203c:	4a24      	ldr	r2, [pc, #144]	; (80020d0 <setVout+0x128>)
 800203e:	5cd3      	ldrb	r3, [r2, r3]
 8002040:	f003 0304 	and.w	r3, r3, #4
 8002044:	2b00      	cmp	r3, #0
 8002046:	bf14      	ite	ne
 8002048:	2301      	movne	r3, #1
 800204a:	2300      	moveq	r3, #0
 800204c:	b2db      	uxtb	r3, r3
 800204e:	461a      	mov	r2, r3
 8002050:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002054:	481f      	ldr	r0, [pc, #124]	; (80020d4 <setVout+0x12c>)
 8002056:	f002 fd24 	bl	8004aa2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, (dataBUCK[i] & 0x02));
 800205a:	7bfb      	ldrb	r3, [r7, #15]
 800205c:	4a1c      	ldr	r2, [pc, #112]	; (80020d0 <setVout+0x128>)
 800205e:	5cd3      	ldrb	r3, [r2, r3]
 8002060:	f003 0302 	and.w	r3, r3, #2
 8002064:	b2db      	uxtb	r3, r3
 8002066:	461a      	mov	r2, r3
 8002068:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800206c:	4819      	ldr	r0, [pc, #100]	; (80020d4 <setVout+0x12c>)
 800206e:	f002 fd18 	bl	8004aa2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, (dataBUCK[i] & 0x01));
 8002072:	7bfb      	ldrb	r3, [r7, #15]
 8002074:	4a16      	ldr	r2, [pc, #88]	; (80020d0 <setVout+0x128>)
 8002076:	5cd3      	ldrb	r3, [r2, r3]
 8002078:	f003 0301 	and.w	r3, r3, #1
 800207c:	b2db      	uxtb	r3, r3
 800207e:	461a      	mov	r2, r3
 8002080:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002084:	4813      	ldr	r0, [pc, #76]	; (80020d4 <setVout+0x12c>)
 8002086:	f002 fd0c 	bl	8004aa2 <HAL_GPIO_WritePin>
	}
	output = (napeti*512)/Uadc;
 800208a:	f04f 4188 	mov.w	r1, #1140850688	; 0x44000000
 800208e:	6878      	ldr	r0, [r7, #4]
 8002090:	f7fe fe28 	bl	8000ce4 <__aeabi_fmul>
 8002094:	4603      	mov	r3, r0
 8002096:	461a      	mov	r2, r3
 8002098:	4b0f      	ldr	r3, [pc, #60]	; (80020d8 <setVout+0x130>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	4619      	mov	r1, r3
 800209e:	4610      	mov	r0, r2
 80020a0:	f7fe fed4 	bl	8000e4c <__aeabi_fdiv>
 80020a4:	4603      	mov	r3, r0
 80020a6:	4618      	mov	r0, r3
 80020a8:	f7fe ffe2 	bl	8001070 <__aeabi_f2uiz>
 80020ac:	4603      	mov	r3, r0
 80020ae:	81bb      	strh	r3, [r7, #12]
	setDAC2(output);
 80020b0:	89bb      	ldrh	r3, [r7, #12]
 80020b2:	4618      	mov	r0, r3
 80020b4:	f7ff ff58 	bl	8001f68 <setDAC2>
}
 80020b8:	bf00      	nop
 80020ba:	3710      	adds	r7, #16
 80020bc:	46bd      	mov	sp, r7
 80020be:	bd80      	pop	{r7, pc}
 80020c0:	8f5c28f6 	.word	0x8f5c28f6
 80020c4:	4032b5c2 	.word	0x4032b5c2
 80020c8:	40010800 	.word	0x40010800
 80020cc:	20000010 	.word	0x20000010
 80020d0:	20000050 	.word	0x20000050
 80020d4:	40010c00 	.word	0x40010c00
 80020d8:	2000000c 	.word	0x2000000c

080020dc <setIout>:
void setIout(float proud)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b084      	sub	sp, #16
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
	uint16_t output;
	output = (proud*4095)/Uadc;
 80020e4:	490c      	ldr	r1, [pc, #48]	; (8002118 <setIout+0x3c>)
 80020e6:	6878      	ldr	r0, [r7, #4]
 80020e8:	f7fe fdfc 	bl	8000ce4 <__aeabi_fmul>
 80020ec:	4603      	mov	r3, r0
 80020ee:	461a      	mov	r2, r3
 80020f0:	4b0a      	ldr	r3, [pc, #40]	; (800211c <setIout+0x40>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4619      	mov	r1, r3
 80020f6:	4610      	mov	r0, r2
 80020f8:	f7fe fea8 	bl	8000e4c <__aeabi_fdiv>
 80020fc:	4603      	mov	r3, r0
 80020fe:	4618      	mov	r0, r3
 8002100:	f7fe ffb6 	bl	8001070 <__aeabi_f2uiz>
 8002104:	4603      	mov	r3, r0
 8002106:	81fb      	strh	r3, [r7, #14]
	setDAC1(output);
 8002108:	89fb      	ldrh	r3, [r7, #14]
 800210a:	4618      	mov	r0, r3
 800210c:	f7ff ff0c 	bl	8001f28 <setDAC1>
}
 8002110:	bf00      	nop
 8002112:	3710      	adds	r7, #16
 8002114:	46bd      	mov	sp, r7
 8002116:	bd80      	pop	{r7, pc}
 8002118:	457ff000 	.word	0x457ff000
 800211c:	2000000c 	.word	0x2000000c

08002120 <HAL_GPIO_EXTI_Callback>:


//vektory přerušení

 void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)  //přerušení krok encoderu
{
 8002120:	b5b0      	push	{r4, r5, r7, lr}
 8002122:	b084      	sub	sp, #16
 8002124:	af00      	add	r7, sp, #0
 8002126:	4603      	mov	r3, r0
 8002128:	80fb      	strh	r3, [r7, #6]
	uint8_t direct = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_1);
 800212a:	2102      	movs	r1, #2
 800212c:	48c2      	ldr	r0, [pc, #776]	; (8002438 <HAL_GPIO_EXTI_Callback+0x318>)
 800212e:	f002 fca1 	bl	8004a74 <HAL_GPIO_ReadPin>
 8002132:	4603      	mov	r3, r0
 8002134:	73bb      	strb	r3, [r7, #14]
	if(GPIO_Pin == GPIO_PIN_0)
 8002136:	88fb      	ldrh	r3, [r7, #6]
 8002138:	2b01      	cmp	r3, #1
 800213a:	f040 816e 	bne.w	800241a <HAL_GPIO_EXTI_Callback+0x2fa>
	{
		if((setmodeflag > 0)&&(menupage == 0)){
 800213e:	4bbf      	ldr	r3, [pc, #764]	; (800243c <HAL_GPIO_EXTI_Callback+0x31c>)
 8002140:	881b      	ldrh	r3, [r3, #0]
 8002142:	2b00      	cmp	r3, #0
 8002144:	f000 8169 	beq.w	800241a <HAL_GPIO_EXTI_Callback+0x2fa>
 8002148:	4bbd      	ldr	r3, [pc, #756]	; (8002440 <HAL_GPIO_EXTI_Callback+0x320>)
 800214a:	781b      	ldrb	r3, [r3, #0]
 800214c:	2b00      	cmp	r3, #0
 800214e:	f040 8164 	bne.w	800241a <HAL_GPIO_EXTI_Callback+0x2fa>
		if(debounce[4] == 0)
 8002152:	4bbc      	ldr	r3, [pc, #752]	; (8002444 <HAL_GPIO_EXTI_Callback+0x324>)
 8002154:	791b      	ldrb	r3, [r3, #4]
 8002156:	2b00      	cmp	r3, #0
 8002158:	f040 815f 	bne.w	800241a <HAL_GPIO_EXTI_Callback+0x2fa>
		{
		int8_t i = 1;
 800215c:	2301      	movs	r3, #1
 800215e:	73fb      	strb	r3, [r7, #15]
		setmodeflag = 500;
 8002160:	4bb6      	ldr	r3, [pc, #728]	; (800243c <HAL_GPIO_EXTI_Callback+0x31c>)
 8002162:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002166:	801a      	strh	r2, [r3, #0]
		if(direct == 1)
 8002168:	7bbb      	ldrb	r3, [r7, #14]
 800216a:	2b01      	cmp	r3, #1
 800216c:	d101      	bne.n	8002172 <HAL_GPIO_EXTI_Callback+0x52>
		{
			i = -1;
 800216e:	23ff      	movs	r3, #255	; 0xff
 8002170:	73fb      	strb	r3, [r7, #15]
		}
		switch (cursor) {
 8002172:	4bb5      	ldr	r3, [pc, #724]	; (8002448 <HAL_GPIO_EXTI_Callback+0x328>)
 8002174:	781b      	ldrb	r3, [r3, #0]
 8002176:	2b80      	cmp	r3, #128	; 0x80
 8002178:	f000 80a6 	beq.w	80022c8 <HAL_GPIO_EXTI_Callback+0x1a8>
 800217c:	2b80      	cmp	r3, #128	; 0x80
 800217e:	f300 8120 	bgt.w	80023c2 <HAL_GPIO_EXTI_Callback+0x2a2>
 8002182:	2b20      	cmp	r3, #32
 8002184:	dc4a      	bgt.n	800221c <HAL_GPIO_EXTI_Callback+0xfc>
 8002186:	2b00      	cmp	r3, #0
 8002188:	f340 811b 	ble.w	80023c2 <HAL_GPIO_EXTI_Callback+0x2a2>
 800218c:	3b01      	subs	r3, #1
 800218e:	2b1f      	cmp	r3, #31
 8002190:	f200 8117 	bhi.w	80023c2 <HAL_GPIO_EXTI_Callback+0x2a2>
 8002194:	a201      	add	r2, pc, #4	; (adr r2, 800219c <HAL_GPIO_EXTI_Callback+0x7c>)
 8002196:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800219a:	bf00      	nop
 800219c:	080022f3 	.word	0x080022f3
 80021a0:	08002335 	.word	0x08002335
 80021a4:	080023c3 	.word	0x080023c3
 80021a8:	08002377 	.word	0x08002377
 80021ac:	080023c3 	.word	0x080023c3
 80021b0:	080023c3 	.word	0x080023c3
 80021b4:	080023c3 	.word	0x080023c3
 80021b8:	08002399 	.word	0x08002399
 80021bc:	080023c3 	.word	0x080023c3
 80021c0:	080023c3 	.word	0x080023c3
 80021c4:	080023c3 	.word	0x080023c3
 80021c8:	080023c3 	.word	0x080023c3
 80021cc:	080023c3 	.word	0x080023c3
 80021d0:	080023c3 	.word	0x080023c3
 80021d4:	080023c3 	.word	0x080023c3
 80021d8:	08002223 	.word	0x08002223
 80021dc:	080023c3 	.word	0x080023c3
 80021e0:	080023c3 	.word	0x080023c3
 80021e4:	080023c3 	.word	0x080023c3
 80021e8:	080023c3 	.word	0x080023c3
 80021ec:	080023c3 	.word	0x080023c3
 80021f0:	080023c3 	.word	0x080023c3
 80021f4:	080023c3 	.word	0x080023c3
 80021f8:	080023c3 	.word	0x080023c3
 80021fc:	080023c3 	.word	0x080023c3
 8002200:	080023c3 	.word	0x080023c3
 8002204:	080023c3 	.word	0x080023c3
 8002208:	080023c3 	.word	0x080023c3
 800220c:	080023c3 	.word	0x080023c3
 8002210:	080023c3 	.word	0x080023c3
 8002214:	080023c3 	.word	0x080023c3
 8002218:	08002265 	.word	0x08002265
 800221c:	2b40      	cmp	r3, #64	; 0x40
 800221e:	d042      	beq.n	80022a6 <HAL_GPIO_EXTI_Callback+0x186>
				break;
			case 0x08:
				setvoltage = setvoltage + (10*i);
				break;
			default:
				break;
 8002220:	e0cf      	b.n	80023c2 <HAL_GPIO_EXTI_Callback+0x2a2>
				setcurrent = setcurrent + (0.01 * i);
 8002222:	4b8a      	ldr	r3, [pc, #552]	; (800244c <HAL_GPIO_EXTI_Callback+0x32c>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	4618      	mov	r0, r3
 8002228:	f7fe f8f6 	bl	8000418 <__aeabi_f2d>
 800222c:	4604      	mov	r4, r0
 800222e:	460d      	mov	r5, r1
 8002230:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002234:	4618      	mov	r0, r3
 8002236:	f7fe f8dd 	bl	80003f4 <__aeabi_i2d>
 800223a:	a37b      	add	r3, pc, #492	; (adr r3, 8002428 <HAL_GPIO_EXTI_Callback+0x308>)
 800223c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002240:	f7fe f942 	bl	80004c8 <__aeabi_dmul>
 8002244:	4602      	mov	r2, r0
 8002246:	460b      	mov	r3, r1
 8002248:	4620      	mov	r0, r4
 800224a:	4629      	mov	r1, r5
 800224c:	f7fd ff86 	bl	800015c <__adddf3>
 8002250:	4602      	mov	r2, r0
 8002252:	460b      	mov	r3, r1
 8002254:	4610      	mov	r0, r2
 8002256:	4619      	mov	r1, r3
 8002258:	f7fe fbe6 	bl	8000a28 <__aeabi_d2f>
 800225c:	4603      	mov	r3, r0
 800225e:	4a7b      	ldr	r2, [pc, #492]	; (800244c <HAL_GPIO_EXTI_Callback+0x32c>)
 8002260:	6013      	str	r3, [r2, #0]
				break;
 8002262:	e0af      	b.n	80023c4 <HAL_GPIO_EXTI_Callback+0x2a4>
				setcurrent = setcurrent + (0.1 * i);
 8002264:	4b79      	ldr	r3, [pc, #484]	; (800244c <HAL_GPIO_EXTI_Callback+0x32c>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4618      	mov	r0, r3
 800226a:	f7fe f8d5 	bl	8000418 <__aeabi_f2d>
 800226e:	4604      	mov	r4, r0
 8002270:	460d      	mov	r5, r1
 8002272:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002276:	4618      	mov	r0, r3
 8002278:	f7fe f8bc 	bl	80003f4 <__aeabi_i2d>
 800227c:	a36c      	add	r3, pc, #432	; (adr r3, 8002430 <HAL_GPIO_EXTI_Callback+0x310>)
 800227e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002282:	f7fe f921 	bl	80004c8 <__aeabi_dmul>
 8002286:	4602      	mov	r2, r0
 8002288:	460b      	mov	r3, r1
 800228a:	4620      	mov	r0, r4
 800228c:	4629      	mov	r1, r5
 800228e:	f7fd ff65 	bl	800015c <__adddf3>
 8002292:	4602      	mov	r2, r0
 8002294:	460b      	mov	r3, r1
 8002296:	4610      	mov	r0, r2
 8002298:	4619      	mov	r1, r3
 800229a:	f7fe fbc5 	bl	8000a28 <__aeabi_d2f>
 800229e:	4603      	mov	r3, r0
 80022a0:	4a6a      	ldr	r2, [pc, #424]	; (800244c <HAL_GPIO_EXTI_Callback+0x32c>)
 80022a2:	6013      	str	r3, [r2, #0]
				break;
 80022a4:	e08e      	b.n	80023c4 <HAL_GPIO_EXTI_Callback+0x2a4>
				setcurrent = setcurrent + i;
 80022a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022aa:	4618      	mov	r0, r3
 80022ac:	f7fe fcc6 	bl	8000c3c <__aeabi_i2f>
 80022b0:	4602      	mov	r2, r0
 80022b2:	4b66      	ldr	r3, [pc, #408]	; (800244c <HAL_GPIO_EXTI_Callback+0x32c>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4619      	mov	r1, r3
 80022b8:	4610      	mov	r0, r2
 80022ba:	f7fe fc0b 	bl	8000ad4 <__addsf3>
 80022be:	4603      	mov	r3, r0
 80022c0:	461a      	mov	r2, r3
 80022c2:	4b62      	ldr	r3, [pc, #392]	; (800244c <HAL_GPIO_EXTI_Callback+0x32c>)
 80022c4:	601a      	str	r2, [r3, #0]
				break;
 80022c6:	e07d      	b.n	80023c4 <HAL_GPIO_EXTI_Callback+0x2a4>
				setcurrent = setcurrent + (10*i);
 80022c8:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80022cc:	4613      	mov	r3, r2
 80022ce:	009b      	lsls	r3, r3, #2
 80022d0:	4413      	add	r3, r2
 80022d2:	005b      	lsls	r3, r3, #1
 80022d4:	4618      	mov	r0, r3
 80022d6:	f7fe fcb1 	bl	8000c3c <__aeabi_i2f>
 80022da:	4602      	mov	r2, r0
 80022dc:	4b5b      	ldr	r3, [pc, #364]	; (800244c <HAL_GPIO_EXTI_Callback+0x32c>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4619      	mov	r1, r3
 80022e2:	4610      	mov	r0, r2
 80022e4:	f7fe fbf6 	bl	8000ad4 <__addsf3>
 80022e8:	4603      	mov	r3, r0
 80022ea:	461a      	mov	r2, r3
 80022ec:	4b57      	ldr	r3, [pc, #348]	; (800244c <HAL_GPIO_EXTI_Callback+0x32c>)
 80022ee:	601a      	str	r2, [r3, #0]
				break;
 80022f0:	e068      	b.n	80023c4 <HAL_GPIO_EXTI_Callback+0x2a4>
				setvoltage = setvoltage + (0.01 * i);
 80022f2:	4b57      	ldr	r3, [pc, #348]	; (8002450 <HAL_GPIO_EXTI_Callback+0x330>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	4618      	mov	r0, r3
 80022f8:	f7fe f88e 	bl	8000418 <__aeabi_f2d>
 80022fc:	4604      	mov	r4, r0
 80022fe:	460d      	mov	r5, r1
 8002300:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002304:	4618      	mov	r0, r3
 8002306:	f7fe f875 	bl	80003f4 <__aeabi_i2d>
 800230a:	a347      	add	r3, pc, #284	; (adr r3, 8002428 <HAL_GPIO_EXTI_Callback+0x308>)
 800230c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002310:	f7fe f8da 	bl	80004c8 <__aeabi_dmul>
 8002314:	4602      	mov	r2, r0
 8002316:	460b      	mov	r3, r1
 8002318:	4620      	mov	r0, r4
 800231a:	4629      	mov	r1, r5
 800231c:	f7fd ff1e 	bl	800015c <__adddf3>
 8002320:	4602      	mov	r2, r0
 8002322:	460b      	mov	r3, r1
 8002324:	4610      	mov	r0, r2
 8002326:	4619      	mov	r1, r3
 8002328:	f7fe fb7e 	bl	8000a28 <__aeabi_d2f>
 800232c:	4603      	mov	r3, r0
 800232e:	4a48      	ldr	r2, [pc, #288]	; (8002450 <HAL_GPIO_EXTI_Callback+0x330>)
 8002330:	6013      	str	r3, [r2, #0]
				break;
 8002332:	e047      	b.n	80023c4 <HAL_GPIO_EXTI_Callback+0x2a4>
				setvoltage = setvoltage + (0.1 * i);
 8002334:	4b46      	ldr	r3, [pc, #280]	; (8002450 <HAL_GPIO_EXTI_Callback+0x330>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4618      	mov	r0, r3
 800233a:	f7fe f86d 	bl	8000418 <__aeabi_f2d>
 800233e:	4604      	mov	r4, r0
 8002340:	460d      	mov	r5, r1
 8002342:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002346:	4618      	mov	r0, r3
 8002348:	f7fe f854 	bl	80003f4 <__aeabi_i2d>
 800234c:	a338      	add	r3, pc, #224	; (adr r3, 8002430 <HAL_GPIO_EXTI_Callback+0x310>)
 800234e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002352:	f7fe f8b9 	bl	80004c8 <__aeabi_dmul>
 8002356:	4602      	mov	r2, r0
 8002358:	460b      	mov	r3, r1
 800235a:	4620      	mov	r0, r4
 800235c:	4629      	mov	r1, r5
 800235e:	f7fd fefd 	bl	800015c <__adddf3>
 8002362:	4602      	mov	r2, r0
 8002364:	460b      	mov	r3, r1
 8002366:	4610      	mov	r0, r2
 8002368:	4619      	mov	r1, r3
 800236a:	f7fe fb5d 	bl	8000a28 <__aeabi_d2f>
 800236e:	4603      	mov	r3, r0
 8002370:	4a37      	ldr	r2, [pc, #220]	; (8002450 <HAL_GPIO_EXTI_Callback+0x330>)
 8002372:	6013      	str	r3, [r2, #0]
				break;
 8002374:	e026      	b.n	80023c4 <HAL_GPIO_EXTI_Callback+0x2a4>
				setvoltage = setvoltage + i;
 8002376:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800237a:	4618      	mov	r0, r3
 800237c:	f7fe fc5e 	bl	8000c3c <__aeabi_i2f>
 8002380:	4602      	mov	r2, r0
 8002382:	4b33      	ldr	r3, [pc, #204]	; (8002450 <HAL_GPIO_EXTI_Callback+0x330>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	4619      	mov	r1, r3
 8002388:	4610      	mov	r0, r2
 800238a:	f7fe fba3 	bl	8000ad4 <__addsf3>
 800238e:	4603      	mov	r3, r0
 8002390:	461a      	mov	r2, r3
 8002392:	4b2f      	ldr	r3, [pc, #188]	; (8002450 <HAL_GPIO_EXTI_Callback+0x330>)
 8002394:	601a      	str	r2, [r3, #0]
				break;
 8002396:	e015      	b.n	80023c4 <HAL_GPIO_EXTI_Callback+0x2a4>
				setvoltage = setvoltage + (10*i);
 8002398:	f997 200f 	ldrsb.w	r2, [r7, #15]
 800239c:	4613      	mov	r3, r2
 800239e:	009b      	lsls	r3, r3, #2
 80023a0:	4413      	add	r3, r2
 80023a2:	005b      	lsls	r3, r3, #1
 80023a4:	4618      	mov	r0, r3
 80023a6:	f7fe fc49 	bl	8000c3c <__aeabi_i2f>
 80023aa:	4602      	mov	r2, r0
 80023ac:	4b28      	ldr	r3, [pc, #160]	; (8002450 <HAL_GPIO_EXTI_Callback+0x330>)
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	4619      	mov	r1, r3
 80023b2:	4610      	mov	r0, r2
 80023b4:	f7fe fb8e 	bl	8000ad4 <__addsf3>
 80023b8:	4603      	mov	r3, r0
 80023ba:	461a      	mov	r2, r3
 80023bc:	4b24      	ldr	r3, [pc, #144]	; (8002450 <HAL_GPIO_EXTI_Callback+0x330>)
 80023be:	601a      	str	r2, [r3, #0]
				break;
 80023c0:	e000      	b.n	80023c4 <HAL_GPIO_EXTI_Callback+0x2a4>
				break;
 80023c2:	bf00      	nop
		}
		if(setvoltage < 0)
 80023c4:	4b22      	ldr	r3, [pc, #136]	; (8002450 <HAL_GPIO_EXTI_Callback+0x330>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f04f 0100 	mov.w	r1, #0
 80023cc:	4618      	mov	r0, r3
 80023ce:	f7fe fe27 	bl	8001020 <__aeabi_fcmplt>
 80023d2:	4603      	mov	r3, r0
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d003      	beq.n	80023e0 <HAL_GPIO_EXTI_Callback+0x2c0>
		{
			setvoltage = 0;
 80023d8:	4b1d      	ldr	r3, [pc, #116]	; (8002450 <HAL_GPIO_EXTI_Callback+0x330>)
 80023da:	f04f 0200 	mov.w	r2, #0
 80023de:	601a      	str	r2, [r3, #0]
		}
		if(setcurrent < 0)
 80023e0:	4b1a      	ldr	r3, [pc, #104]	; (800244c <HAL_GPIO_EXTI_Callback+0x32c>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f04f 0100 	mov.w	r1, #0
 80023e8:	4618      	mov	r0, r3
 80023ea:	f7fe fe19 	bl	8001020 <__aeabi_fcmplt>
 80023ee:	4603      	mov	r3, r0
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d003      	beq.n	80023fc <HAL_GPIO_EXTI_Callback+0x2dc>
		{
			setcurrent = 0;
 80023f4:	4b15      	ldr	r3, [pc, #84]	; (800244c <HAL_GPIO_EXTI_Callback+0x32c>)
 80023f6:	f04f 0200 	mov.w	r2, #0
 80023fa:	601a      	str	r2, [r3, #0]
		}
		if(setcurrent > 3)
 80023fc:	4b13      	ldr	r3, [pc, #76]	; (800244c <HAL_GPIO_EXTI_Callback+0x32c>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4914      	ldr	r1, [pc, #80]	; (8002454 <HAL_GPIO_EXTI_Callback+0x334>)
 8002402:	4618      	mov	r0, r3
 8002404:	f7fe fe2a 	bl	800105c <__aeabi_fcmpgt>
 8002408:	4603      	mov	r3, r0
 800240a:	2b00      	cmp	r3, #0
 800240c:	d002      	beq.n	8002414 <HAL_GPIO_EXTI_Callback+0x2f4>
		{
			setcurrent = 3;
 800240e:	4b0f      	ldr	r3, [pc, #60]	; (800244c <HAL_GPIO_EXTI_Callback+0x32c>)
 8002410:	4a10      	ldr	r2, [pc, #64]	; (8002454 <HAL_GPIO_EXTI_Callback+0x334>)
 8002412:	601a      	str	r2, [r3, #0]
		}
		debounce[4] = 10;
 8002414:	4b0b      	ldr	r3, [pc, #44]	; (8002444 <HAL_GPIO_EXTI_Callback+0x324>)
 8002416:	220a      	movs	r2, #10
 8002418:	711a      	strb	r2, [r3, #4]
		}
	}
	}
}
 800241a:	bf00      	nop
 800241c:	3710      	adds	r7, #16
 800241e:	46bd      	mov	sp, r7
 8002420:	bdb0      	pop	{r4, r5, r7, pc}
 8002422:	bf00      	nop
 8002424:	f3af 8000 	nop.w
 8002428:	47ae147b 	.word	0x47ae147b
 800242c:	3f847ae1 	.word	0x3f847ae1
 8002430:	9999999a 	.word	0x9999999a
 8002434:	3fb99999 	.word	0x3fb99999
 8002438:	40010c00 	.word	0x40010c00
 800243c:	20000100 	.word	0x20000100
 8002440:	20000103 	.word	0x20000103
 8002444:	200005cc 	.word	0x200005cc
 8002448:	20000102 	.word	0x20000102
 800244c:	20000108 	.word	0x20000108
 8002450:	20000104 	.word	0x20000104
 8002454:	40400000 	.word	0x40400000

08002458 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002458:	b5b0      	push	{r4, r5, r7, lr}
 800245a:	b084      	sub	sp, #16
 800245c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	uint8_t refreshflag = 0;
 800245e:	2300      	movs	r3, #0
 8002460:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002462:	f001 f9bf 	bl	80037e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002466:	f000 f9ff 	bl	8002868 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800246a:	f000 fb95 	bl	8002b98 <MX_GPIO_Init>
  MX_I2C1_Init();
 800246e:	f000 fac1 	bl	80029f4 <MX_I2C1_Init>
  MX_I2C2_Init();
 8002472:	f000 faed 	bl	8002a50 <MX_I2C2_Init>
  MX_DMA_Init();
 8002476:	f000 fb71 	bl	8002b5c <MX_DMA_Init>
  MX_ADC1_Init();
 800247a:	f000 fa51 	bl	8002920 <MX_ADC1_Init>
  MX_TIM2_Init();
 800247e:	f000 fb15 	bl	8002aac <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  SSD1306_Init();
 8002482:	f000 fc1f 	bl	8002cc4 <SSD1306_Init>
  HAL_ADC_Start_DMA(&hadc1, ADCout, 4);
 8002486:	2204      	movs	r2, #4
 8002488:	494c      	ldr	r1, [pc, #304]	; (80025bc <main+0x164>)
 800248a:	484d      	ldr	r0, [pc, #308]	; (80025c0 <main+0x168>)
 800248c:	f001 fb08 	bl	8003aa0 <HAL_ADC_Start_DMA>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8002490:	2100      	movs	r1, #0
 8002492:	484c      	ldr	r0, [pc, #304]	; (80025c4 <main+0x16c>)
 8002494:	f004 f8d8 	bl	8006648 <HAL_TIM_PWM_Start>
  start();
 8002498:	f7fe fe0a 	bl	80010b0 <start>
  while (1)
  {



	  readbuttons();
 800249c:	f7fe ff10 	bl	80012c0 <readbuttons>
	  if(setmodeflag>0) //display vstoupí do interaktivního módu
 80024a0:	4b49      	ldr	r3, [pc, #292]	; (80025c8 <main+0x170>)
 80024a2:	881b      	ldrh	r3, [r3, #0]
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d050      	beq.n	800254a <main+0xf2>
	  {
		  if(setmodeflag == 500)
 80024a8:	4b47      	ldr	r3, [pc, #284]	; (80025c8 <main+0x170>)
 80024aa:	881b      	ldrh	r3, [r3, #0]
 80024ac:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80024b0:	d114      	bne.n	80024dc <main+0x84>
		  {
			  switch (menupage) {
 80024b2:	4b46      	ldr	r3, [pc, #280]	; (80025cc <main+0x174>)
 80024b4:	781b      	ldrb	r3, [r3, #0]
 80024b6:	2b01      	cmp	r3, #1
 80024b8:	d106      	bne.n	80024c8 <main+0x70>
				case 1:
					drawmenu2();
 80024ba:	f7ff fc13 	bl	8001ce4 <drawmenu2>
					setmodeflag = 750;
 80024be:	4b42      	ldr	r3, [pc, #264]	; (80025c8 <main+0x170>)
 80024c0:	f240 22ee 	movw	r2, #750	; 0x2ee
 80024c4:	801a      	strh	r2, [r3, #0]
					break;
 80024c6:	e00a      	b.n	80024de <main+0x86>
				default:
					drawmenu1(cursor, 0, setcurrent , setvoltage);
 80024c8:	4b41      	ldr	r3, [pc, #260]	; (80025d0 <main+0x178>)
 80024ca:	7818      	ldrb	r0, [r3, #0]
 80024cc:	4b41      	ldr	r3, [pc, #260]	; (80025d4 <main+0x17c>)
 80024ce:	681a      	ldr	r2, [r3, #0]
 80024d0:	4b41      	ldr	r3, [pc, #260]	; (80025d8 <main+0x180>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	2100      	movs	r1, #0
 80024d6:	f7ff f9e7 	bl	80018a8 <drawmenu1>
					break;
 80024da:	e000      	b.n	80024de <main+0x86>
			}
		  }
 80024dc:	bf00      	nop

		  if(setmodeflag > 0)
 80024de:	4b3a      	ldr	r3, [pc, #232]	; (80025c8 <main+0x170>)
 80024e0:	881b      	ldrh	r3, [r3, #0]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d005      	beq.n	80024f2 <main+0x9a>
		  {
			  setmodeflag--;
 80024e6:	4b38      	ldr	r3, [pc, #224]	; (80025c8 <main+0x170>)
 80024e8:	881b      	ldrh	r3, [r3, #0]
 80024ea:	3b01      	subs	r3, #1
 80024ec:	b29a      	uxth	r2, r3
 80024ee:	4b36      	ldr	r3, [pc, #216]	; (80025c8 <main+0x170>)
 80024f0:	801a      	strh	r2, [r3, #0]
		  }
		  for(uint8_t i = 0; i<5; i++)
 80024f2:	2300      	movs	r3, #0
 80024f4:	73bb      	strb	r3, [r7, #14]
 80024f6:	e00e      	b.n	8002516 <main+0xbe>
		  {
			  if(debounce[i] > 0)
 80024f8:	7bbb      	ldrb	r3, [r7, #14]
 80024fa:	4a38      	ldr	r2, [pc, #224]	; (80025dc <main+0x184>)
 80024fc:	5cd3      	ldrb	r3, [r2, r3]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d006      	beq.n	8002510 <main+0xb8>
			  {
				  debounce[i]--;
 8002502:	7bbb      	ldrb	r3, [r7, #14]
 8002504:	4a35      	ldr	r2, [pc, #212]	; (80025dc <main+0x184>)
 8002506:	5cd2      	ldrb	r2, [r2, r3]
 8002508:	3a01      	subs	r2, #1
 800250a:	b2d1      	uxtb	r1, r2
 800250c:	4a33      	ldr	r2, [pc, #204]	; (80025dc <main+0x184>)
 800250e:	54d1      	strb	r1, [r2, r3]
		  for(uint8_t i = 0; i<5; i++)
 8002510:	7bbb      	ldrb	r3, [r7, #14]
 8002512:	3301      	adds	r3, #1
 8002514:	73bb      	strb	r3, [r7, #14]
 8002516:	7bbb      	ldrb	r3, [r7, #14]
 8002518:	2b04      	cmp	r3, #4
 800251a:	d9ed      	bls.n	80024f8 <main+0xa0>
			  }
		  }
		  if(setmodeflag == 0)
 800251c:	4b2a      	ldr	r3, [pc, #168]	; (80025c8 <main+0x170>)
 800251e:	881b      	ldrh	r3, [r3, #0]
 8002520:	2b00      	cmp	r3, #0
 8002522:	d10e      	bne.n	8002542 <main+0xea>
		  {
			 menupage = 0;
 8002524:	4b29      	ldr	r3, [pc, #164]	; (80025cc <main+0x174>)
 8002526:	2200      	movs	r2, #0
 8002528:	701a      	strb	r2, [r3, #0]
			 setVout(setvoltage);
 800252a:	4b2b      	ldr	r3, [pc, #172]	; (80025d8 <main+0x180>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	4618      	mov	r0, r3
 8002530:	f7ff fd3a 	bl	8001fa8 <setVout>
			 setIout(setcurrent);
 8002534:	4b27      	ldr	r3, [pc, #156]	; (80025d4 <main+0x17c>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4618      	mov	r0, r3
 800253a:	f7ff fdcf 	bl	80020dc <setIout>
			 refreshflag = 1;
 800253e:	2301      	movs	r3, #1
 8002540:	73fb      	strb	r3, [r7, #15]
		  }
		  HAL_Delay(2);
 8002542:	2002      	movs	r0, #2
 8002544:	f001 f9b0 	bl	80038a8 <HAL_Delay>
 8002548:	e159      	b.n	80027fe <main+0x3a6>
	  }
	  else
	  {
		  // není v setmode
		  uint8_t rezim = 0;
 800254a:	2300      	movs	r3, #0
 800254c:	737b      	strb	r3, [r7, #13]
		  float U0 = 0;
 800254e:	f04f 0300 	mov.w	r3, #0
 8002552:	60bb      	str	r3, [r7, #8]
		  float U1 = 0;
 8002554:	f04f 0300 	mov.w	r3, #0
 8002558:	607b      	str	r3, [r7, #4]
		  float U2 = 0;
 800255a:	f04f 0300 	mov.w	r3, #0
 800255e:	603b      	str	r3, [r7, #0]
		  U0 = ADCtoVoltage(ADCout[0])*8;
 8002560:	4b16      	ldr	r3, [pc, #88]	; (80025bc <main+0x164>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	b29b      	uxth	r3, r3
 8002566:	4618      	mov	r0, r3
 8002568:	f7ff f812 	bl	8001590 <ADCtoVoltage>
 800256c:	4603      	mov	r3, r0
 800256e:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 8002572:	4618      	mov	r0, r3
 8002574:	f7fe fbb6 	bl	8000ce4 <__aeabi_fmul>
 8002578:	4603      	mov	r3, r0
 800257a:	60bb      	str	r3, [r7, #8]
		  U1 = ADCtoVoltage(ADCout[1])*8;
 800257c:	4b0f      	ldr	r3, [pc, #60]	; (80025bc <main+0x164>)
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	b29b      	uxth	r3, r3
 8002582:	4618      	mov	r0, r3
 8002584:	f7ff f804 	bl	8001590 <ADCtoVoltage>
 8002588:	4603      	mov	r3, r0
 800258a:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 800258e:	4618      	mov	r0, r3
 8002590:	f7fe fba8 	bl	8000ce4 <__aeabi_fmul>
 8002594:	4603      	mov	r3, r0
 8002596:	607b      	str	r3, [r7, #4]
		  U2 = ADCtoVoltage(ADCout[2]);
 8002598:	4b08      	ldr	r3, [pc, #32]	; (80025bc <main+0x164>)
 800259a:	689b      	ldr	r3, [r3, #8]
 800259c:	b29b      	uxth	r3, r3
 800259e:	4618      	mov	r0, r3
 80025a0:	f7fe fff6 	bl	8001590 <ADCtoVoltage>
 80025a4:	6038      	str	r0, [r7, #0]
		  if(U1>2.5)
 80025a6:	490e      	ldr	r1, [pc, #56]	; (80025e0 <main+0x188>)
 80025a8:	6878      	ldr	r0, [r7, #4]
 80025aa:	f7fe fd57 	bl	800105c <__aeabi_fcmpgt>
 80025ae:	4603      	mov	r3, r0
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d017      	beq.n	80025e4 <main+0x18c>
		  {
			  rezim = 2;
 80025b4:	2302      	movs	r3, #2
 80025b6:	737b      	strb	r3, [r7, #13]
 80025b8:	e05c      	b.n	8002674 <main+0x21c>
 80025ba:	bf00      	nop
 80025bc:	20000604 	.word	0x20000604
 80025c0:	200005d4 	.word	0x200005d4
 80025c4:	2000065c 	.word	0x2000065c
 80025c8:	20000100 	.word	0x20000100
 80025cc:	20000103 	.word	0x20000103
 80025d0:	20000102 	.word	0x20000102
 80025d4:	20000108 	.word	0x20000108
 80025d8:	20000104 	.word	0x20000104
 80025dc:	200005cc 	.word	0x200005cc
 80025e0:	40200000 	.word	0x40200000

		  }
		  else
		  {
			  rezim = 1;
 80025e4:	2301      	movs	r3, #1
 80025e6:	737b      	strb	r3, [r7, #13]
			  if(((setvoltage - (U0-U1)) > 0.05) | ((setvoltage - (U0-U1)) < -0.05))
 80025e8:	4b97      	ldr	r3, [pc, #604]	; (8002848 <main+0x3f0>)
 80025ea:	681c      	ldr	r4, [r3, #0]
 80025ec:	6879      	ldr	r1, [r7, #4]
 80025ee:	68b8      	ldr	r0, [r7, #8]
 80025f0:	f7fe fa6e 	bl	8000ad0 <__aeabi_fsub>
 80025f4:	4603      	mov	r3, r0
 80025f6:	4619      	mov	r1, r3
 80025f8:	4620      	mov	r0, r4
 80025fa:	f7fe fa69 	bl	8000ad0 <__aeabi_fsub>
 80025fe:	4603      	mov	r3, r0
 8002600:	4618      	mov	r0, r3
 8002602:	f7fd ff09 	bl	8000418 <__aeabi_f2d>
 8002606:	2301      	movs	r3, #1
 8002608:	461c      	mov	r4, r3
 800260a:	a387      	add	r3, pc, #540	; (adr r3, 8002828 <main+0x3d0>)
 800260c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002610:	f7fe f9ea 	bl	80009e8 <__aeabi_dcmpgt>
 8002614:	4603      	mov	r3, r0
 8002616:	2b00      	cmp	r3, #0
 8002618:	d101      	bne.n	800261e <main+0x1c6>
 800261a:	2300      	movs	r3, #0
 800261c:	461c      	mov	r4, r3
 800261e:	b2e4      	uxtb	r4, r4
 8002620:	4b89      	ldr	r3, [pc, #548]	; (8002848 <main+0x3f0>)
 8002622:	681d      	ldr	r5, [r3, #0]
 8002624:	6879      	ldr	r1, [r7, #4]
 8002626:	68b8      	ldr	r0, [r7, #8]
 8002628:	f7fe fa52 	bl	8000ad0 <__aeabi_fsub>
 800262c:	4603      	mov	r3, r0
 800262e:	4619      	mov	r1, r3
 8002630:	4628      	mov	r0, r5
 8002632:	f7fe fa4d 	bl	8000ad0 <__aeabi_fsub>
 8002636:	4603      	mov	r3, r0
 8002638:	4618      	mov	r0, r3
 800263a:	f7fd feed 	bl	8000418 <__aeabi_f2d>
 800263e:	2301      	movs	r3, #1
 8002640:	461d      	mov	r5, r3
 8002642:	a37b      	add	r3, pc, #492	; (adr r3, 8002830 <main+0x3d8>)
 8002644:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002648:	f7fe f9b0 	bl	80009ac <__aeabi_dcmplt>
 800264c:	4603      	mov	r3, r0
 800264e:	2b00      	cmp	r3, #0
 8002650:	d101      	bne.n	8002656 <main+0x1fe>
 8002652:	2300      	movs	r3, #0
 8002654:	461d      	mov	r5, r3
 8002656:	b2eb      	uxtb	r3, r5
 8002658:	4323      	orrs	r3, r4
 800265a:	b2db      	uxtb	r3, r3
 800265c:	2b00      	cmp	r3, #0
 800265e:	d009      	beq.n	8002674 <main+0x21c>
				{
				  setVout(setvoltage+U1);
 8002660:	4b79      	ldr	r3, [pc, #484]	; (8002848 <main+0x3f0>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	6879      	ldr	r1, [r7, #4]
 8002666:	4618      	mov	r0, r3
 8002668:	f7fe fa34 	bl	8000ad4 <__addsf3>
 800266c:	4603      	mov	r3, r0
 800266e:	4618      	mov	r0, r3
 8002670:	f7ff fc9a 	bl	8001fa8 <setVout>
				}
		  }
		  if(U0>24)
 8002674:	4975      	ldr	r1, [pc, #468]	; (800284c <main+0x3f4>)
 8002676:	68b8      	ldr	r0, [r7, #8]
 8002678:	f7fe fcf0 	bl	800105c <__aeabi_fcmpgt>
 800267c:	4603      	mov	r3, r0
 800267e:	2b00      	cmp	r3, #0
 8002680:	d002      	beq.n	8002688 <main+0x230>
		  {
			  error(2);
 8002682:	2002      	movs	r0, #2
 8002684:	f7fe fd3c 	bl	8001100 <error>
		  }
		  if(U1>24)
 8002688:	4970      	ldr	r1, [pc, #448]	; (800284c <main+0x3f4>)
 800268a:	6878      	ldr	r0, [r7, #4]
 800268c:	f7fe fce6 	bl	800105c <__aeabi_fcmpgt>
 8002690:	4603      	mov	r3, r0
 8002692:	2b00      	cmp	r3, #0
 8002694:	d002      	beq.n	800269c <main+0x244>
		  {
			  error(3);
 8002696:	2003      	movs	r0, #3
 8002698:	f7fe fd32 	bl	8001100 <error>
		  }
		  if(U2>3)
 800269c:	496c      	ldr	r1, [pc, #432]	; (8002850 <main+0x3f8>)
 800269e:	6838      	ldr	r0, [r7, #0]
 80026a0:	f7fe fcdc 	bl	800105c <__aeabi_fcmpgt>
 80026a4:	4603      	mov	r3, r0
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d002      	beq.n	80026b0 <main+0x258>
		  {
			  error(4);
 80026aa:	2004      	movs	r0, #4
 80026ac:	f7fe fd28 	bl	8001100 <error>
		  }
		  if(((Uzobrazene - (U0-U1))>0.02) | ((Uzobrazene - (U0-U1)) < -0.02))
 80026b0:	4b68      	ldr	r3, [pc, #416]	; (8002854 <main+0x3fc>)
 80026b2:	681c      	ldr	r4, [r3, #0]
 80026b4:	6879      	ldr	r1, [r7, #4]
 80026b6:	68b8      	ldr	r0, [r7, #8]
 80026b8:	f7fe fa0a 	bl	8000ad0 <__aeabi_fsub>
 80026bc:	4603      	mov	r3, r0
 80026be:	4619      	mov	r1, r3
 80026c0:	4620      	mov	r0, r4
 80026c2:	f7fe fa05 	bl	8000ad0 <__aeabi_fsub>
 80026c6:	4603      	mov	r3, r0
 80026c8:	4618      	mov	r0, r3
 80026ca:	f7fd fea5 	bl	8000418 <__aeabi_f2d>
 80026ce:	2301      	movs	r3, #1
 80026d0:	461c      	mov	r4, r3
 80026d2:	a359      	add	r3, pc, #356	; (adr r3, 8002838 <main+0x3e0>)
 80026d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026d8:	f7fe f986 	bl	80009e8 <__aeabi_dcmpgt>
 80026dc:	4603      	mov	r3, r0
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d101      	bne.n	80026e6 <main+0x28e>
 80026e2:	2300      	movs	r3, #0
 80026e4:	461c      	mov	r4, r3
 80026e6:	b2e4      	uxtb	r4, r4
 80026e8:	4b5a      	ldr	r3, [pc, #360]	; (8002854 <main+0x3fc>)
 80026ea:	681d      	ldr	r5, [r3, #0]
 80026ec:	6879      	ldr	r1, [r7, #4]
 80026ee:	68b8      	ldr	r0, [r7, #8]
 80026f0:	f7fe f9ee 	bl	8000ad0 <__aeabi_fsub>
 80026f4:	4603      	mov	r3, r0
 80026f6:	4619      	mov	r1, r3
 80026f8:	4628      	mov	r0, r5
 80026fa:	f7fe f9e9 	bl	8000ad0 <__aeabi_fsub>
 80026fe:	4603      	mov	r3, r0
 8002700:	4618      	mov	r0, r3
 8002702:	f7fd fe89 	bl	8000418 <__aeabi_f2d>
 8002706:	2301      	movs	r3, #1
 8002708:	461d      	mov	r5, r3
 800270a:	a34d      	add	r3, pc, #308	; (adr r3, 8002840 <main+0x3e8>)
 800270c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002710:	f7fe f94c 	bl	80009ac <__aeabi_dcmplt>
 8002714:	4603      	mov	r3, r0
 8002716:	2b00      	cmp	r3, #0
 8002718:	d101      	bne.n	800271e <main+0x2c6>
 800271a:	2300      	movs	r3, #0
 800271c:	461d      	mov	r5, r3
 800271e:	b2eb      	uxtb	r3, r5
 8002720:	4323      	orrs	r3, r4
 8002722:	b2db      	uxtb	r3, r3
 8002724:	2b00      	cmp	r3, #0
 8002726:	d001      	beq.n	800272c <main+0x2d4>
		  {refreshflag = 1;}
 8002728:	2301      	movs	r3, #1
 800272a:	73fb      	strb	r3, [r7, #15]
		  if(((Izobrazene - U2)>0.02) | ((Izobrazene - U2) < -0.02))
 800272c:	4b4a      	ldr	r3, [pc, #296]	; (8002858 <main+0x400>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	6839      	ldr	r1, [r7, #0]
 8002732:	4618      	mov	r0, r3
 8002734:	f7fe f9cc 	bl	8000ad0 <__aeabi_fsub>
 8002738:	4603      	mov	r3, r0
 800273a:	4618      	mov	r0, r3
 800273c:	f7fd fe6c 	bl	8000418 <__aeabi_f2d>
 8002740:	2301      	movs	r3, #1
 8002742:	461c      	mov	r4, r3
 8002744:	a33c      	add	r3, pc, #240	; (adr r3, 8002838 <main+0x3e0>)
 8002746:	e9d3 2300 	ldrd	r2, r3, [r3]
 800274a:	f7fe f94d 	bl	80009e8 <__aeabi_dcmpgt>
 800274e:	4603      	mov	r3, r0
 8002750:	2b00      	cmp	r3, #0
 8002752:	d101      	bne.n	8002758 <main+0x300>
 8002754:	2300      	movs	r3, #0
 8002756:	461c      	mov	r4, r3
 8002758:	b2e4      	uxtb	r4, r4
 800275a:	4b3f      	ldr	r3, [pc, #252]	; (8002858 <main+0x400>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	6839      	ldr	r1, [r7, #0]
 8002760:	4618      	mov	r0, r3
 8002762:	f7fe f9b5 	bl	8000ad0 <__aeabi_fsub>
 8002766:	4603      	mov	r3, r0
 8002768:	4618      	mov	r0, r3
 800276a:	f7fd fe55 	bl	8000418 <__aeabi_f2d>
 800276e:	2301      	movs	r3, #1
 8002770:	461d      	mov	r5, r3
 8002772:	a333      	add	r3, pc, #204	; (adr r3, 8002840 <main+0x3e8>)
 8002774:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002778:	f7fe f918 	bl	80009ac <__aeabi_dcmplt>
 800277c:	4603      	mov	r3, r0
 800277e:	2b00      	cmp	r3, #0
 8002780:	d101      	bne.n	8002786 <main+0x32e>
 8002782:	2300      	movs	r3, #0
 8002784:	461d      	mov	r5, r3
 8002786:	b2eb      	uxtb	r3, r5
 8002788:	4323      	orrs	r3, r4
 800278a:	b2db      	uxtb	r3, r3
 800278c:	2b00      	cmp	r3, #0
 800278e:	d001      	beq.n	8002794 <main+0x33c>
		  {refreshflag = 1;}
 8002790:	2301      	movs	r3, #1
 8002792:	73fb      	strb	r3, [r7, #15]
		  if(rezim != Mzobrazene)
 8002794:	7b7b      	ldrb	r3, [r7, #13]
 8002796:	4618      	mov	r0, r3
 8002798:	f7fe fa50 	bl	8000c3c <__aeabi_i2f>
 800279c:	4602      	mov	r2, r0
 800279e:	4b2f      	ldr	r3, [pc, #188]	; (800285c <main+0x404>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	4619      	mov	r1, r3
 80027a4:	4610      	mov	r0, r2
 80027a6:	f7fe fc31 	bl	800100c <__aeabi_fcmpeq>
 80027aa:	4603      	mov	r3, r0
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d101      	bne.n	80027b4 <main+0x35c>
		  {refreshflag = 1;}
 80027b0:	2301      	movs	r3, #1
 80027b2:	73fb      	strb	r3, [r7, #15]
		  if(refreshflag > 0)  // pokud je příznak změny údajů na display obnoví display
 80027b4:	7bfb      	ldrb	r3, [r7, #15]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d021      	beq.n	80027fe <main+0x3a6>
		  {
			  Mzobrazene = rezim;
 80027ba:	7b7b      	ldrb	r3, [r7, #13]
 80027bc:	4618      	mov	r0, r3
 80027be:	f7fe fa39 	bl	8000c34 <__aeabi_ui2f>
 80027c2:	4603      	mov	r3, r0
 80027c4:	4a25      	ldr	r2, [pc, #148]	; (800285c <main+0x404>)
 80027c6:	6013      	str	r3, [r2, #0]
			  Uzobrazene = U0-U1;
 80027c8:	6879      	ldr	r1, [r7, #4]
 80027ca:	68b8      	ldr	r0, [r7, #8]
 80027cc:	f7fe f980 	bl	8000ad0 <__aeabi_fsub>
 80027d0:	4603      	mov	r3, r0
 80027d2:	461a      	mov	r2, r3
 80027d4:	4b1f      	ldr	r3, [pc, #124]	; (8002854 <main+0x3fc>)
 80027d6:	601a      	str	r2, [r3, #0]
			  Izobrazene = U2;
 80027d8:	4a1f      	ldr	r2, [pc, #124]	; (8002858 <main+0x400>)
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	6013      	str	r3, [r2, #0]
			  drawmenu1(0, Mzobrazene, Izobrazene , Uzobrazene);
 80027de:	4b1f      	ldr	r3, [pc, #124]	; (800285c <main+0x404>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4618      	mov	r0, r3
 80027e4:	f7fe fc44 	bl	8001070 <__aeabi_f2uiz>
 80027e8:	4603      	mov	r3, r0
 80027ea:	b2d9      	uxtb	r1, r3
 80027ec:	4b1a      	ldr	r3, [pc, #104]	; (8002858 <main+0x400>)
 80027ee:	681a      	ldr	r2, [r3, #0]
 80027f0:	4b18      	ldr	r3, [pc, #96]	; (8002854 <main+0x3fc>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	2000      	movs	r0, #0
 80027f6:	f7ff f857 	bl	80018a8 <drawmenu1>
			  refreshflag = 0;
 80027fa:	2300      	movs	r3, #0
 80027fc:	73fb      	strb	r3, [r7, #15]
		  }
	  }
	  teplota = Voltagetoteperatur(ADCtoVoltage(ADCout[3]));
 80027fe:	4b18      	ldr	r3, [pc, #96]	; (8002860 <main+0x408>)
 8002800:	68db      	ldr	r3, [r3, #12]
 8002802:	b29b      	uxth	r3, r3
 8002804:	4618      	mov	r0, r3
 8002806:	f7fe fec3 	bl	8001590 <ADCtoVoltage>
 800280a:	4603      	mov	r3, r0
 800280c:	4618      	mov	r0, r3
 800280e:	f7fe feef 	bl	80015f0 <Voltagetoteperatur>
 8002812:	4603      	mov	r3, r0
 8002814:	4a13      	ldr	r2, [pc, #76]	; (8002864 <main+0x40c>)
 8002816:	6013      	str	r3, [r2, #0]
	  ventilator(teplota);
 8002818:	4b12      	ldr	r3, [pc, #72]	; (8002864 <main+0x40c>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4618      	mov	r0, r3
 800281e:	f7ff fafd 	bl	8001e1c <ventilator>
	  readbuttons();
 8002822:	e63b      	b.n	800249c <main+0x44>
 8002824:	f3af 8000 	nop.w
 8002828:	9999999a 	.word	0x9999999a
 800282c:	3fa99999 	.word	0x3fa99999
 8002830:	9999999a 	.word	0x9999999a
 8002834:	bfa99999 	.word	0xbfa99999
 8002838:	47ae147b 	.word	0x47ae147b
 800283c:	3f947ae1 	.word	0x3f947ae1
 8002840:	47ae147b 	.word	0x47ae147b
 8002844:	bf947ae1 	.word	0xbf947ae1
 8002848:	20000104 	.word	0x20000104
 800284c:	41c00000 	.word	0x41c00000
 8002850:	40400000 	.word	0x40400000
 8002854:	200000f0 	.word	0x200000f0
 8002858:	200000f4 	.word	0x200000f4
 800285c:	200000f8 	.word	0x200000f8
 8002860:	20000604 	.word	0x20000604
 8002864:	200000fc 	.word	0x200000fc

08002868 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b094      	sub	sp, #80	; 0x50
 800286c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800286e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002872:	2228      	movs	r2, #40	; 0x28
 8002874:	2100      	movs	r1, #0
 8002876:	4618      	mov	r0, r3
 8002878:	f004 faf6 	bl	8006e68 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800287c:	f107 0314 	add.w	r3, r7, #20
 8002880:	2200      	movs	r2, #0
 8002882:	601a      	str	r2, [r3, #0]
 8002884:	605a      	str	r2, [r3, #4]
 8002886:	609a      	str	r2, [r3, #8]
 8002888:	60da      	str	r2, [r3, #12]
 800288a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800288c:	1d3b      	adds	r3, r7, #4
 800288e:	2200      	movs	r2, #0
 8002890:	601a      	str	r2, [r3, #0]
 8002892:	605a      	str	r2, [r3, #4]
 8002894:	609a      	str	r2, [r3, #8]
 8002896:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002898:	2301      	movs	r3, #1
 800289a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800289c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80028a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80028a2:	2300      	movs	r3, #0
 80028a4:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80028a6:	2301      	movs	r3, #1
 80028a8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80028aa:	2302      	movs	r3, #2
 80028ac:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80028ae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80028b2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80028b4:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80028b8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80028ba:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80028be:	4618      	mov	r0, r3
 80028c0:	f003 f9b6 	bl	8005c30 <HAL_RCC_OscConfig>
 80028c4:	4603      	mov	r3, r0
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d001      	beq.n	80028ce <SystemClock_Config+0x66>
  {
    Error_Handler();
 80028ca:	f000 f9f5 	bl	8002cb8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80028ce:	230f      	movs	r3, #15
 80028d0:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80028d2:	2302      	movs	r3, #2
 80028d4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80028d6:	2300      	movs	r3, #0
 80028d8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80028da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80028de:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 80028e0:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 80028e4:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80028e6:	f107 0314 	add.w	r3, r7, #20
 80028ea:	2102      	movs	r1, #2
 80028ec:	4618      	mov	r0, r3
 80028ee:	f003 fc1f 	bl	8006130 <HAL_RCC_ClockConfig>
 80028f2:	4603      	mov	r3, r0
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d001      	beq.n	80028fc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80028f8:	f000 f9de 	bl	8002cb8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80028fc:	2302      	movs	r3, #2
 80028fe:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 8002900:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8002904:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002906:	1d3b      	adds	r3, r7, #4
 8002908:	4618      	mov	r0, r3
 800290a:	f003 fd97 	bl	800643c <HAL_RCCEx_PeriphCLKConfig>
 800290e:	4603      	mov	r3, r0
 8002910:	2b00      	cmp	r3, #0
 8002912:	d001      	beq.n	8002918 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8002914:	f000 f9d0 	bl	8002cb8 <Error_Handler>
  }
}
 8002918:	bf00      	nop
 800291a:	3750      	adds	r7, #80	; 0x50
 800291c:	46bd      	mov	sp, r7
 800291e:	bd80      	pop	{r7, pc}

08002920 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b084      	sub	sp, #16
 8002924:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002926:	1d3b      	adds	r3, r7, #4
 8002928:	2200      	movs	r2, #0
 800292a:	601a      	str	r2, [r3, #0]
 800292c:	605a      	str	r2, [r3, #4]
 800292e:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8002930:	4b2e      	ldr	r3, [pc, #184]	; (80029ec <MX_ADC1_Init+0xcc>)
 8002932:	4a2f      	ldr	r2, [pc, #188]	; (80029f0 <MX_ADC1_Init+0xd0>)
 8002934:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8002936:	4b2d      	ldr	r3, [pc, #180]	; (80029ec <MX_ADC1_Init+0xcc>)
 8002938:	f44f 7280 	mov.w	r2, #256	; 0x100
 800293c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800293e:	4b2b      	ldr	r3, [pc, #172]	; (80029ec <MX_ADC1_Init+0xcc>)
 8002940:	2201      	movs	r2, #1
 8002942:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002944:	4b29      	ldr	r3, [pc, #164]	; (80029ec <MX_ADC1_Init+0xcc>)
 8002946:	2200      	movs	r2, #0
 8002948:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800294a:	4b28      	ldr	r3, [pc, #160]	; (80029ec <MX_ADC1_Init+0xcc>)
 800294c:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8002950:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002952:	4b26      	ldr	r3, [pc, #152]	; (80029ec <MX_ADC1_Init+0xcc>)
 8002954:	2200      	movs	r2, #0
 8002956:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 4;
 8002958:	4b24      	ldr	r3, [pc, #144]	; (80029ec <MX_ADC1_Init+0xcc>)
 800295a:	2204      	movs	r2, #4
 800295c:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800295e:	4823      	ldr	r0, [pc, #140]	; (80029ec <MX_ADC1_Init+0xcc>)
 8002960:	f000 ffc6 	bl	80038f0 <HAL_ADC_Init>
 8002964:	4603      	mov	r3, r0
 8002966:	2b00      	cmp	r3, #0
 8002968:	d001      	beq.n	800296e <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 800296a:	f000 f9a5 	bl	8002cb8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800296e:	2300      	movs	r3, #0
 8002970:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002972:	2301      	movs	r3, #1
 8002974:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 8002976:	2306      	movs	r3, #6
 8002978:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800297a:	1d3b      	adds	r3, r7, #4
 800297c:	4619      	mov	r1, r3
 800297e:	481b      	ldr	r0, [pc, #108]	; (80029ec <MX_ADC1_Init+0xcc>)
 8002980:	f001 f988 	bl	8003c94 <HAL_ADC_ConfigChannel>
 8002984:	4603      	mov	r3, r0
 8002986:	2b00      	cmp	r3, #0
 8002988:	d001      	beq.n	800298e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800298a:	f000 f995 	bl	8002cb8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800298e:	2301      	movs	r3, #1
 8002990:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8002992:	2302      	movs	r3, #2
 8002994:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002996:	1d3b      	adds	r3, r7, #4
 8002998:	4619      	mov	r1, r3
 800299a:	4814      	ldr	r0, [pc, #80]	; (80029ec <MX_ADC1_Init+0xcc>)
 800299c:	f001 f97a 	bl	8003c94 <HAL_ADC_ConfigChannel>
 80029a0:	4603      	mov	r3, r0
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d001      	beq.n	80029aa <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 80029a6:	f000 f987 	bl	8002cb8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80029aa:	2302      	movs	r3, #2
 80029ac:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80029ae:	2303      	movs	r3, #3
 80029b0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80029b2:	1d3b      	adds	r3, r7, #4
 80029b4:	4619      	mov	r1, r3
 80029b6:	480d      	ldr	r0, [pc, #52]	; (80029ec <MX_ADC1_Init+0xcc>)
 80029b8:	f001 f96c 	bl	8003c94 <HAL_ADC_ConfigChannel>
 80029bc:	4603      	mov	r3, r0
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d001      	beq.n	80029c6 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 80029c2:	f000 f979 	bl	8002cb8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80029c6:	2303      	movs	r3, #3
 80029c8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80029ca:	2304      	movs	r3, #4
 80029cc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80029ce:	1d3b      	adds	r3, r7, #4
 80029d0:	4619      	mov	r1, r3
 80029d2:	4806      	ldr	r0, [pc, #24]	; (80029ec <MX_ADC1_Init+0xcc>)
 80029d4:	f001 f95e 	bl	8003c94 <HAL_ADC_ConfigChannel>
 80029d8:	4603      	mov	r3, r0
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d001      	beq.n	80029e2 <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 80029de:	f000 f96b 	bl	8002cb8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80029e2:	bf00      	nop
 80029e4:	3710      	adds	r7, #16
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	bf00      	nop
 80029ec:	200005d4 	.word	0x200005d4
 80029f0:	40012400 	.word	0x40012400

080029f4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80029f8:	4b12      	ldr	r3, [pc, #72]	; (8002a44 <MX_I2C1_Init+0x50>)
 80029fa:	4a13      	ldr	r2, [pc, #76]	; (8002a48 <MX_I2C1_Init+0x54>)
 80029fc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80029fe:	4b11      	ldr	r3, [pc, #68]	; (8002a44 <MX_I2C1_Init+0x50>)
 8002a00:	4a12      	ldr	r2, [pc, #72]	; (8002a4c <MX_I2C1_Init+0x58>)
 8002a02:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002a04:	4b0f      	ldr	r3, [pc, #60]	; (8002a44 <MX_I2C1_Init+0x50>)
 8002a06:	2200      	movs	r2, #0
 8002a08:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002a0a:	4b0e      	ldr	r3, [pc, #56]	; (8002a44 <MX_I2C1_Init+0x50>)
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002a10:	4b0c      	ldr	r3, [pc, #48]	; (8002a44 <MX_I2C1_Init+0x50>)
 8002a12:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002a16:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002a18:	4b0a      	ldr	r3, [pc, #40]	; (8002a44 <MX_I2C1_Init+0x50>)
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002a1e:	4b09      	ldr	r3, [pc, #36]	; (8002a44 <MX_I2C1_Init+0x50>)
 8002a20:	2200      	movs	r2, #0
 8002a22:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002a24:	4b07      	ldr	r3, [pc, #28]	; (8002a44 <MX_I2C1_Init+0x50>)
 8002a26:	2200      	movs	r2, #0
 8002a28:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002a2a:	4b06      	ldr	r3, [pc, #24]	; (8002a44 <MX_I2C1_Init+0x50>)
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002a30:	4804      	ldr	r0, [pc, #16]	; (8002a44 <MX_I2C1_Init+0x50>)
 8002a32:	f002 f867 	bl	8004b04 <HAL_I2C_Init>
 8002a36:	4603      	mov	r3, r0
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d001      	beq.n	8002a40 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002a3c:	f000 f93c 	bl	8002cb8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002a40:	bf00      	nop
 8002a42:	bd80      	pop	{r7, pc}
 8002a44:	20000524 	.word	0x20000524
 8002a48:	40005400 	.word	0x40005400
 8002a4c:	00061a80 	.word	0x00061a80

08002a50 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002a54:	4b12      	ldr	r3, [pc, #72]	; (8002aa0 <MX_I2C2_Init+0x50>)
 8002a56:	4a13      	ldr	r2, [pc, #76]	; (8002aa4 <MX_I2C2_Init+0x54>)
 8002a58:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8002a5a:	4b11      	ldr	r3, [pc, #68]	; (8002aa0 <MX_I2C2_Init+0x50>)
 8002a5c:	4a12      	ldr	r2, [pc, #72]	; (8002aa8 <MX_I2C2_Init+0x58>)
 8002a5e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002a60:	4b0f      	ldr	r3, [pc, #60]	; (8002aa0 <MX_I2C2_Init+0x50>)
 8002a62:	2200      	movs	r2, #0
 8002a64:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8002a66:	4b0e      	ldr	r3, [pc, #56]	; (8002aa0 <MX_I2C2_Init+0x50>)
 8002a68:	2200      	movs	r2, #0
 8002a6a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002a6c:	4b0c      	ldr	r3, [pc, #48]	; (8002aa0 <MX_I2C2_Init+0x50>)
 8002a6e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002a72:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002a74:	4b0a      	ldr	r3, [pc, #40]	; (8002aa0 <MX_I2C2_Init+0x50>)
 8002a76:	2200      	movs	r2, #0
 8002a78:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8002a7a:	4b09      	ldr	r3, [pc, #36]	; (8002aa0 <MX_I2C2_Init+0x50>)
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002a80:	4b07      	ldr	r3, [pc, #28]	; (8002aa0 <MX_I2C2_Init+0x50>)
 8002a82:	2200      	movs	r2, #0
 8002a84:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002a86:	4b06      	ldr	r3, [pc, #24]	; (8002aa0 <MX_I2C2_Init+0x50>)
 8002a88:	2200      	movs	r2, #0
 8002a8a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002a8c:	4804      	ldr	r0, [pc, #16]	; (8002aa0 <MX_I2C2_Init+0x50>)
 8002a8e:	f002 f839 	bl	8004b04 <HAL_I2C_Init>
 8002a92:	4603      	mov	r3, r0
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d001      	beq.n	8002a9c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8002a98:	f000 f90e 	bl	8002cb8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002a9c:	bf00      	nop
 8002a9e:	bd80      	pop	{r7, pc}
 8002aa0:	20000578 	.word	0x20000578
 8002aa4:	40005800 	.word	0x40005800
 8002aa8:	000186a0 	.word	0x000186a0

08002aac <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b08a      	sub	sp, #40	; 0x28
 8002ab0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ab2:	f107 0320 	add.w	r3, r7, #32
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	601a      	str	r2, [r3, #0]
 8002aba:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002abc:	1d3b      	adds	r3, r7, #4
 8002abe:	2200      	movs	r2, #0
 8002ac0:	601a      	str	r2, [r3, #0]
 8002ac2:	605a      	str	r2, [r3, #4]
 8002ac4:	609a      	str	r2, [r3, #8]
 8002ac6:	60da      	str	r2, [r3, #12]
 8002ac8:	611a      	str	r2, [r3, #16]
 8002aca:	615a      	str	r2, [r3, #20]
 8002acc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002ace:	4b22      	ldr	r3, [pc, #136]	; (8002b58 <MX_TIM2_Init+0xac>)
 8002ad0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002ad4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002ad6:	4b20      	ldr	r3, [pc, #128]	; (8002b58 <MX_TIM2_Init+0xac>)
 8002ad8:	2200      	movs	r2, #0
 8002ada:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002adc:	4b1e      	ldr	r3, [pc, #120]	; (8002b58 <MX_TIM2_Init+0xac>)
 8002ade:	2200      	movs	r2, #0
 8002ae0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 255;
 8002ae2:	4b1d      	ldr	r3, [pc, #116]	; (8002b58 <MX_TIM2_Init+0xac>)
 8002ae4:	22ff      	movs	r2, #255	; 0xff
 8002ae6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ae8:	4b1b      	ldr	r3, [pc, #108]	; (8002b58 <MX_TIM2_Init+0xac>)
 8002aea:	2200      	movs	r2, #0
 8002aec:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002aee:	4b1a      	ldr	r3, [pc, #104]	; (8002b58 <MX_TIM2_Init+0xac>)
 8002af0:	2200      	movs	r2, #0
 8002af2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002af4:	4818      	ldr	r0, [pc, #96]	; (8002b58 <MX_TIM2_Init+0xac>)
 8002af6:	f003 fd57 	bl	80065a8 <HAL_TIM_PWM_Init>
 8002afa:	4603      	mov	r3, r0
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d001      	beq.n	8002b04 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8002b00:	f000 f8da 	bl	8002cb8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b04:	2300      	movs	r3, #0
 8002b06:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b08:	2300      	movs	r3, #0
 8002b0a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002b0c:	f107 0320 	add.w	r3, r7, #32
 8002b10:	4619      	mov	r1, r3
 8002b12:	4811      	ldr	r0, [pc, #68]	; (8002b58 <MX_TIM2_Init+0xac>)
 8002b14:	f004 f906 	bl	8006d24 <HAL_TIMEx_MasterConfigSynchronization>
 8002b18:	4603      	mov	r3, r0
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d001      	beq.n	8002b22 <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 8002b1e:	f000 f8cb 	bl	8002cb8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002b22:	2360      	movs	r3, #96	; 0x60
 8002b24:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002b26:	2300      	movs	r3, #0
 8002b28:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002b32:	1d3b      	adds	r3, r7, #4
 8002b34:	2200      	movs	r2, #0
 8002b36:	4619      	mov	r1, r3
 8002b38:	4807      	ldr	r0, [pc, #28]	; (8002b58 <MX_TIM2_Init+0xac>)
 8002b3a:	f003 fe27 	bl	800678c <HAL_TIM_PWM_ConfigChannel>
 8002b3e:	4603      	mov	r3, r0
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d001      	beq.n	8002b48 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8002b44:	f000 f8b8 	bl	8002cb8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002b48:	4803      	ldr	r0, [pc, #12]	; (8002b58 <MX_TIM2_Init+0xac>)
 8002b4a:	f000 fd8d 	bl	8003668 <HAL_TIM_MspPostInit>

}
 8002b4e:	bf00      	nop
 8002b50:	3728      	adds	r7, #40	; 0x28
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bd80      	pop	{r7, pc}
 8002b56:	bf00      	nop
 8002b58:	2000065c 	.word	0x2000065c

08002b5c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b082      	sub	sp, #8
 8002b60:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002b62:	4b0c      	ldr	r3, [pc, #48]	; (8002b94 <MX_DMA_Init+0x38>)
 8002b64:	695b      	ldr	r3, [r3, #20]
 8002b66:	4a0b      	ldr	r2, [pc, #44]	; (8002b94 <MX_DMA_Init+0x38>)
 8002b68:	f043 0301 	orr.w	r3, r3, #1
 8002b6c:	6153      	str	r3, [r2, #20]
 8002b6e:	4b09      	ldr	r3, [pc, #36]	; (8002b94 <MX_DMA_Init+0x38>)
 8002b70:	695b      	ldr	r3, [r3, #20]
 8002b72:	f003 0301 	and.w	r3, r3, #1
 8002b76:	607b      	str	r3, [r7, #4]
 8002b78:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	2100      	movs	r1, #0
 8002b7e:	200b      	movs	r0, #11
 8002b80:	f001 fb59 	bl	8004236 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002b84:	200b      	movs	r0, #11
 8002b86:	f001 fb72 	bl	800426e <HAL_NVIC_EnableIRQ>

}
 8002b8a:	bf00      	nop
 8002b8c:	3708      	adds	r7, #8
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bd80      	pop	{r7, pc}
 8002b92:	bf00      	nop
 8002b94:	40021000 	.word	0x40021000

08002b98 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b088      	sub	sp, #32
 8002b9c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b9e:	f107 0310 	add.w	r3, r7, #16
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	601a      	str	r2, [r3, #0]
 8002ba6:	605a      	str	r2, [r3, #4]
 8002ba8:	609a      	str	r2, [r3, #8]
 8002baa:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002bac:	4b3e      	ldr	r3, [pc, #248]	; (8002ca8 <MX_GPIO_Init+0x110>)
 8002bae:	699b      	ldr	r3, [r3, #24]
 8002bb0:	4a3d      	ldr	r2, [pc, #244]	; (8002ca8 <MX_GPIO_Init+0x110>)
 8002bb2:	f043 0320 	orr.w	r3, r3, #32
 8002bb6:	6193      	str	r3, [r2, #24]
 8002bb8:	4b3b      	ldr	r3, [pc, #236]	; (8002ca8 <MX_GPIO_Init+0x110>)
 8002bba:	699b      	ldr	r3, [r3, #24]
 8002bbc:	f003 0320 	and.w	r3, r3, #32
 8002bc0:	60fb      	str	r3, [r7, #12]
 8002bc2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bc4:	4b38      	ldr	r3, [pc, #224]	; (8002ca8 <MX_GPIO_Init+0x110>)
 8002bc6:	699b      	ldr	r3, [r3, #24]
 8002bc8:	4a37      	ldr	r2, [pc, #220]	; (8002ca8 <MX_GPIO_Init+0x110>)
 8002bca:	f043 0304 	orr.w	r3, r3, #4
 8002bce:	6193      	str	r3, [r2, #24]
 8002bd0:	4b35      	ldr	r3, [pc, #212]	; (8002ca8 <MX_GPIO_Init+0x110>)
 8002bd2:	699b      	ldr	r3, [r3, #24]
 8002bd4:	f003 0304 	and.w	r3, r3, #4
 8002bd8:	60bb      	str	r3, [r7, #8]
 8002bda:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bdc:	4b32      	ldr	r3, [pc, #200]	; (8002ca8 <MX_GPIO_Init+0x110>)
 8002bde:	699b      	ldr	r3, [r3, #24]
 8002be0:	4a31      	ldr	r2, [pc, #196]	; (8002ca8 <MX_GPIO_Init+0x110>)
 8002be2:	f043 0308 	orr.w	r3, r3, #8
 8002be6:	6193      	str	r3, [r2, #24]
 8002be8:	4b2f      	ldr	r3, [pc, #188]	; (8002ca8 <MX_GPIO_Init+0x110>)
 8002bea:	699b      	ldr	r3, [r3, #24]
 8002bec:	f003 0308 	and.w	r3, r3, #8
 8002bf0:	607b      	str	r3, [r7, #4]
 8002bf2:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8002bfa:	482c      	ldr	r0, [pc, #176]	; (8002cac <MX_GPIO_Init+0x114>)
 8002bfc:	f001 ff51 	bl	8004aa2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8002c00:	2200      	movs	r2, #0
 8002c02:	f44f 7140 	mov.w	r1, #768	; 0x300
 8002c06:	482a      	ldr	r0, [pc, #168]	; (8002cb0 <MX_GPIO_Init+0x118>)
 8002c08:	f001 ff4b 	bl	8004aa2 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA4 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002c0c:	23f0      	movs	r3, #240	; 0xf0
 8002c0e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002c10:	2300      	movs	r3, #0
 8002c12:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002c14:	2301      	movs	r3, #1
 8002c16:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c18:	f107 0310 	add.w	r3, r7, #16
 8002c1c:	4619      	mov	r1, r3
 8002c1e:	4824      	ldr	r0, [pc, #144]	; (8002cb0 <MX_GPIO_Init+0x118>)
 8002c20:	f001 fda4 	bl	800476c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002c24:	2301      	movs	r3, #1
 8002c26:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002c28:	4b22      	ldr	r3, [pc, #136]	; (8002cb4 <MX_GPIO_Init+0x11c>)
 8002c2a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002c2c:	2301      	movs	r3, #1
 8002c2e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c30:	f107 0310 	add.w	r3, r7, #16
 8002c34:	4619      	mov	r1, r3
 8002c36:	481d      	ldr	r0, [pc, #116]	; (8002cac <MX_GPIO_Init+0x114>)
 8002c38:	f001 fd98 	bl	800476c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002c3c:	2302      	movs	r3, #2
 8002c3e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002c40:	2300      	movs	r3, #0
 8002c42:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002c44:	2301      	movs	r3, #1
 8002c46:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c48:	f107 0310 	add.w	r3, r7, #16
 8002c4c:	4619      	mov	r1, r3
 8002c4e:	4817      	ldr	r0, [pc, #92]	; (8002cac <MX_GPIO_Init+0x114>)
 8002c50:	f001 fd8c 	bl	800476c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002c54:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8002c58:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c5e:	2300      	movs	r3, #0
 8002c60:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c62:	2302      	movs	r3, #2
 8002c64:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c66:	f107 0310 	add.w	r3, r7, #16
 8002c6a:	4619      	mov	r1, r3
 8002c6c:	480f      	ldr	r0, [pc, #60]	; (8002cac <MX_GPIO_Init+0x114>)
 8002c6e:	f001 fd7d 	bl	800476c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002c72:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002c76:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c78:	2301      	movs	r3, #1
 8002c7a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c80:	2302      	movs	r3, #2
 8002c82:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c84:	f107 0310 	add.w	r3, r7, #16
 8002c88:	4619      	mov	r1, r3
 8002c8a:	4809      	ldr	r0, [pc, #36]	; (8002cb0 <MX_GPIO_Init+0x118>)
 8002c8c:	f001 fd6e 	bl	800476c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 1, 0);
 8002c90:	2200      	movs	r2, #0
 8002c92:	2101      	movs	r1, #1
 8002c94:	2006      	movs	r0, #6
 8002c96:	f001 face 	bl	8004236 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002c9a:	2006      	movs	r0, #6
 8002c9c:	f001 fae7 	bl	800426e <HAL_NVIC_EnableIRQ>

}
 8002ca0:	bf00      	nop
 8002ca2:	3720      	adds	r7, #32
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	bd80      	pop	{r7, pc}
 8002ca8:	40021000 	.word	0x40021000
 8002cac:	40010c00 	.word	0x40010c00
 8002cb0:	40010800 	.word	0x40010800
 8002cb4:	10210000 	.word	0x10210000

08002cb8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002cb8:	b480      	push	{r7}
 8002cba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002cbc:	b672      	cpsid	i
}
 8002cbe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002cc0:	e7fe      	b.n	8002cc0 <Error_Handler+0x8>
	...

08002cc4 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b082      	sub	sp, #8
 8002cc8:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 8002cca:	f000 fb21 	bl	8003310 <ssd1306_I2C_Init>
	
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8002cce:	f644 6320 	movw	r3, #20000	; 0x4e20
 8002cd2:	2201      	movs	r2, #1
 8002cd4:	2178      	movs	r1, #120	; 0x78
 8002cd6:	485b      	ldr	r0, [pc, #364]	; (8002e44 <SSD1306_Init+0x180>)
 8002cd8:	f002 f956 	bl	8004f88 <HAL_I2C_IsDeviceReady>
 8002cdc:	4603      	mov	r3, r0
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d001      	beq.n	8002ce6 <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	e0a9      	b.n	8002e3a <SSD1306_Init+0x176>
	}
	
	/* A little delay */
	uint32_t p = 2500;
 8002ce6:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8002cea:	607b      	str	r3, [r7, #4]
	while(p>0)
 8002cec:	e002      	b.n	8002cf4 <SSD1306_Init+0x30>
		p--;
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	3b01      	subs	r3, #1
 8002cf2:	607b      	str	r3, [r7, #4]
	while(p>0)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d1f9      	bne.n	8002cee <SSD1306_Init+0x2a>
	
	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 8002cfa:	22ae      	movs	r2, #174	; 0xae
 8002cfc:	2100      	movs	r1, #0
 8002cfe:	2078      	movs	r0, #120	; 0x78
 8002d00:	f000 fb62 	bl	80033c8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 8002d04:	2220      	movs	r2, #32
 8002d06:	2100      	movs	r1, #0
 8002d08:	2078      	movs	r0, #120	; 0x78
 8002d0a:	f000 fb5d 	bl	80033c8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8002d0e:	2210      	movs	r2, #16
 8002d10:	2100      	movs	r1, #0
 8002d12:	2078      	movs	r0, #120	; 0x78
 8002d14:	f000 fb58 	bl	80033c8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8002d18:	22b0      	movs	r2, #176	; 0xb0
 8002d1a:	2100      	movs	r1, #0
 8002d1c:	2078      	movs	r0, #120	; 0x78
 8002d1e:	f000 fb53 	bl	80033c8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8002d22:	22c8      	movs	r2, #200	; 0xc8
 8002d24:	2100      	movs	r1, #0
 8002d26:	2078      	movs	r0, #120	; 0x78
 8002d28:	f000 fb4e 	bl	80033c8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	2100      	movs	r1, #0
 8002d30:	2078      	movs	r0, #120	; 0x78
 8002d32:	f000 fb49 	bl	80033c8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8002d36:	2210      	movs	r2, #16
 8002d38:	2100      	movs	r1, #0
 8002d3a:	2078      	movs	r0, #120	; 0x78
 8002d3c:	f000 fb44 	bl	80033c8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8002d40:	2240      	movs	r2, #64	; 0x40
 8002d42:	2100      	movs	r1, #0
 8002d44:	2078      	movs	r0, #120	; 0x78
 8002d46:	f000 fb3f 	bl	80033c8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8002d4a:	2281      	movs	r2, #129	; 0x81
 8002d4c:	2100      	movs	r1, #0
 8002d4e:	2078      	movs	r0, #120	; 0x78
 8002d50:	f000 fb3a 	bl	80033c8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8002d54:	22ff      	movs	r2, #255	; 0xff
 8002d56:	2100      	movs	r1, #0
 8002d58:	2078      	movs	r0, #120	; 0x78
 8002d5a:	f000 fb35 	bl	80033c8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8002d5e:	22a1      	movs	r2, #161	; 0xa1
 8002d60:	2100      	movs	r1, #0
 8002d62:	2078      	movs	r0, #120	; 0x78
 8002d64:	f000 fb30 	bl	80033c8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8002d68:	22a6      	movs	r2, #166	; 0xa6
 8002d6a:	2100      	movs	r1, #0
 8002d6c:	2078      	movs	r0, #120	; 0x78
 8002d6e:	f000 fb2b 	bl	80033c8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8002d72:	22a8      	movs	r2, #168	; 0xa8
 8002d74:	2100      	movs	r1, #0
 8002d76:	2078      	movs	r0, #120	; 0x78
 8002d78:	f000 fb26 	bl	80033c8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8002d7c:	223f      	movs	r2, #63	; 0x3f
 8002d7e:	2100      	movs	r1, #0
 8002d80:	2078      	movs	r0, #120	; 0x78
 8002d82:	f000 fb21 	bl	80033c8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002d86:	22a4      	movs	r2, #164	; 0xa4
 8002d88:	2100      	movs	r1, #0
 8002d8a:	2078      	movs	r0, #120	; 0x78
 8002d8c:	f000 fb1c 	bl	80033c8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8002d90:	22d3      	movs	r2, #211	; 0xd3
 8002d92:	2100      	movs	r1, #0
 8002d94:	2078      	movs	r0, #120	; 0x78
 8002d96:	f000 fb17 	bl	80033c8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	2100      	movs	r1, #0
 8002d9e:	2078      	movs	r0, #120	; 0x78
 8002da0:	f000 fb12 	bl	80033c8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8002da4:	22d5      	movs	r2, #213	; 0xd5
 8002da6:	2100      	movs	r1, #0
 8002da8:	2078      	movs	r0, #120	; 0x78
 8002daa:	f000 fb0d 	bl	80033c8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8002dae:	22f0      	movs	r2, #240	; 0xf0
 8002db0:	2100      	movs	r1, #0
 8002db2:	2078      	movs	r0, #120	; 0x78
 8002db4:	f000 fb08 	bl	80033c8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8002db8:	22d9      	movs	r2, #217	; 0xd9
 8002dba:	2100      	movs	r1, #0
 8002dbc:	2078      	movs	r0, #120	; 0x78
 8002dbe:	f000 fb03 	bl	80033c8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8002dc2:	2222      	movs	r2, #34	; 0x22
 8002dc4:	2100      	movs	r1, #0
 8002dc6:	2078      	movs	r0, #120	; 0x78
 8002dc8:	f000 fafe 	bl	80033c8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8002dcc:	22da      	movs	r2, #218	; 0xda
 8002dce:	2100      	movs	r1, #0
 8002dd0:	2078      	movs	r0, #120	; 0x78
 8002dd2:	f000 faf9 	bl	80033c8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8002dd6:	2212      	movs	r2, #18
 8002dd8:	2100      	movs	r1, #0
 8002dda:	2078      	movs	r0, #120	; 0x78
 8002ddc:	f000 faf4 	bl	80033c8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8002de0:	22db      	movs	r2, #219	; 0xdb
 8002de2:	2100      	movs	r1, #0
 8002de4:	2078      	movs	r0, #120	; 0x78
 8002de6:	f000 faef 	bl	80033c8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8002dea:	2220      	movs	r2, #32
 8002dec:	2100      	movs	r1, #0
 8002dee:	2078      	movs	r0, #120	; 0x78
 8002df0:	f000 faea 	bl	80033c8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8002df4:	228d      	movs	r2, #141	; 0x8d
 8002df6:	2100      	movs	r1, #0
 8002df8:	2078      	movs	r0, #120	; 0x78
 8002dfa:	f000 fae5 	bl	80033c8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8002dfe:	2214      	movs	r2, #20
 8002e00:	2100      	movs	r1, #0
 8002e02:	2078      	movs	r0, #120	; 0x78
 8002e04:	f000 fae0 	bl	80033c8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8002e08:	22af      	movs	r2, #175	; 0xaf
 8002e0a:	2100      	movs	r1, #0
 8002e0c:	2078      	movs	r0, #120	; 0x78
 8002e0e:	f000 fadb 	bl	80033c8 <ssd1306_I2C_Write>
	

	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8002e12:	222e      	movs	r2, #46	; 0x2e
 8002e14:	2100      	movs	r1, #0
 8002e16:	2078      	movs	r0, #120	; 0x78
 8002e18:	f000 fad6 	bl	80033c8 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8002e1c:	2000      	movs	r0, #0
 8002e1e:	f000 f843 	bl	8002ea8 <SSD1306_Fill>
	
	/* Update screen */
	SSD1306_UpdateScreen();
 8002e22:	f000 f813 	bl	8002e4c <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 8002e26:	4b08      	ldr	r3, [pc, #32]	; (8002e48 <SSD1306_Init+0x184>)
 8002e28:	2200      	movs	r2, #0
 8002e2a:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8002e2c:	4b06      	ldr	r3, [pc, #24]	; (8002e48 <SSD1306_Init+0x184>)
 8002e2e:	2200      	movs	r2, #0
 8002e30:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 8002e32:	4b05      	ldr	r3, [pc, #20]	; (8002e48 <SSD1306_Init+0x184>)
 8002e34:	2201      	movs	r2, #1
 8002e36:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 8002e38:	2301      	movs	r3, #1
}
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	3708      	adds	r7, #8
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bd80      	pop	{r7, pc}
 8002e42:	bf00      	nop
 8002e44:	20000524 	.word	0x20000524
 8002e48:	20000518 	.word	0x20000518

08002e4c <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b082      	sub	sp, #8
 8002e50:	af00      	add	r7, sp, #0
	uint8_t m;
	
	for (m = 0; m < 8; m++) {
 8002e52:	2300      	movs	r3, #0
 8002e54:	71fb      	strb	r3, [r7, #7]
 8002e56:	e01d      	b.n	8002e94 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8002e58:	79fb      	ldrb	r3, [r7, #7]
 8002e5a:	3b50      	subs	r3, #80	; 0x50
 8002e5c:	b2db      	uxtb	r3, r3
 8002e5e:	461a      	mov	r2, r3
 8002e60:	2100      	movs	r1, #0
 8002e62:	2078      	movs	r0, #120	; 0x78
 8002e64:	f000 fab0 	bl	80033c8 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8002e68:	2200      	movs	r2, #0
 8002e6a:	2100      	movs	r1, #0
 8002e6c:	2078      	movs	r0, #120	; 0x78
 8002e6e:	f000 faab 	bl	80033c8 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8002e72:	2210      	movs	r2, #16
 8002e74:	2100      	movs	r1, #0
 8002e76:	2078      	movs	r0, #120	; 0x78
 8002e78:	f000 faa6 	bl	80033c8 <ssd1306_I2C_Write>
		
		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8002e7c:	79fb      	ldrb	r3, [r7, #7]
 8002e7e:	01db      	lsls	r3, r3, #7
 8002e80:	4a08      	ldr	r2, [pc, #32]	; (8002ea4 <SSD1306_UpdateScreen+0x58>)
 8002e82:	441a      	add	r2, r3
 8002e84:	2380      	movs	r3, #128	; 0x80
 8002e86:	2140      	movs	r1, #64	; 0x40
 8002e88:	2078      	movs	r0, #120	; 0x78
 8002e8a:	f000 fa55 	bl	8003338 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8002e8e:	79fb      	ldrb	r3, [r7, #7]
 8002e90:	3301      	adds	r3, #1
 8002e92:	71fb      	strb	r3, [r7, #7]
 8002e94:	79fb      	ldrb	r3, [r7, #7]
 8002e96:	2b07      	cmp	r3, #7
 8002e98:	d9de      	bls.n	8002e58 <SSD1306_UpdateScreen+0xc>
	}
}
 8002e9a:	bf00      	nop
 8002e9c:	bf00      	nop
 8002e9e:	3708      	adds	r7, #8
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	bd80      	pop	{r7, pc}
 8002ea4:	20000118 	.word	0x20000118

08002ea8 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b082      	sub	sp, #8
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	4603      	mov	r3, r0
 8002eb0:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8002eb2:	79fb      	ldrb	r3, [r7, #7]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d101      	bne.n	8002ebc <SSD1306_Fill+0x14>
 8002eb8:	2300      	movs	r3, #0
 8002eba:	e000      	b.n	8002ebe <SSD1306_Fill+0x16>
 8002ebc:	23ff      	movs	r3, #255	; 0xff
 8002ebe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002ec2:	4619      	mov	r1, r3
 8002ec4:	4803      	ldr	r0, [pc, #12]	; (8002ed4 <SSD1306_Fill+0x2c>)
 8002ec6:	f003 ffcf 	bl	8006e68 <memset>
}
 8002eca:	bf00      	nop
 8002ecc:	3708      	adds	r7, #8
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	bd80      	pop	{r7, pc}
 8002ed2:	bf00      	nop
 8002ed4:	20000118 	.word	0x20000118

08002ed8 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8002ed8:	b480      	push	{r7}
 8002eda:	b083      	sub	sp, #12
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	4603      	mov	r3, r0
 8002ee0:	80fb      	strh	r3, [r7, #6]
 8002ee2:	460b      	mov	r3, r1
 8002ee4:	80bb      	strh	r3, [r7, #4]
 8002ee6:	4613      	mov	r3, r2
 8002ee8:	70fb      	strb	r3, [r7, #3]
	if (
 8002eea:	88fb      	ldrh	r3, [r7, #6]
 8002eec:	2b7f      	cmp	r3, #127	; 0x7f
 8002eee:	d848      	bhi.n	8002f82 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8002ef0:	88bb      	ldrh	r3, [r7, #4]
 8002ef2:	2b3f      	cmp	r3, #63	; 0x3f
 8002ef4:	d845      	bhi.n	8002f82 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 8002ef6:	4b25      	ldr	r3, [pc, #148]	; (8002f8c <SSD1306_DrawPixel+0xb4>)
 8002ef8:	791b      	ldrb	r3, [r3, #4]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d006      	beq.n	8002f0c <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 8002efe:	78fb      	ldrb	r3, [r7, #3]
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	bf0c      	ite	eq
 8002f04:	2301      	moveq	r3, #1
 8002f06:	2300      	movne	r3, #0
 8002f08:	b2db      	uxtb	r3, r3
 8002f0a:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8002f0c:	78fb      	ldrb	r3, [r7, #3]
 8002f0e:	2b01      	cmp	r3, #1
 8002f10:	d11a      	bne.n	8002f48 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8002f12:	88fa      	ldrh	r2, [r7, #6]
 8002f14:	88bb      	ldrh	r3, [r7, #4]
 8002f16:	08db      	lsrs	r3, r3, #3
 8002f18:	b298      	uxth	r0, r3
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	01db      	lsls	r3, r3, #7
 8002f1e:	4413      	add	r3, r2
 8002f20:	4a1b      	ldr	r2, [pc, #108]	; (8002f90 <SSD1306_DrawPixel+0xb8>)
 8002f22:	5cd3      	ldrb	r3, [r2, r3]
 8002f24:	b25a      	sxtb	r2, r3
 8002f26:	88bb      	ldrh	r3, [r7, #4]
 8002f28:	f003 0307 	and.w	r3, r3, #7
 8002f2c:	2101      	movs	r1, #1
 8002f2e:	fa01 f303 	lsl.w	r3, r1, r3
 8002f32:	b25b      	sxtb	r3, r3
 8002f34:	4313      	orrs	r3, r2
 8002f36:	b259      	sxtb	r1, r3
 8002f38:	88fa      	ldrh	r2, [r7, #6]
 8002f3a:	4603      	mov	r3, r0
 8002f3c:	01db      	lsls	r3, r3, #7
 8002f3e:	4413      	add	r3, r2
 8002f40:	b2c9      	uxtb	r1, r1
 8002f42:	4a13      	ldr	r2, [pc, #76]	; (8002f90 <SSD1306_DrawPixel+0xb8>)
 8002f44:	54d1      	strb	r1, [r2, r3]
 8002f46:	e01d      	b.n	8002f84 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002f48:	88fa      	ldrh	r2, [r7, #6]
 8002f4a:	88bb      	ldrh	r3, [r7, #4]
 8002f4c:	08db      	lsrs	r3, r3, #3
 8002f4e:	b298      	uxth	r0, r3
 8002f50:	4603      	mov	r3, r0
 8002f52:	01db      	lsls	r3, r3, #7
 8002f54:	4413      	add	r3, r2
 8002f56:	4a0e      	ldr	r2, [pc, #56]	; (8002f90 <SSD1306_DrawPixel+0xb8>)
 8002f58:	5cd3      	ldrb	r3, [r2, r3]
 8002f5a:	b25a      	sxtb	r2, r3
 8002f5c:	88bb      	ldrh	r3, [r7, #4]
 8002f5e:	f003 0307 	and.w	r3, r3, #7
 8002f62:	2101      	movs	r1, #1
 8002f64:	fa01 f303 	lsl.w	r3, r1, r3
 8002f68:	b25b      	sxtb	r3, r3
 8002f6a:	43db      	mvns	r3, r3
 8002f6c:	b25b      	sxtb	r3, r3
 8002f6e:	4013      	ands	r3, r2
 8002f70:	b259      	sxtb	r1, r3
 8002f72:	88fa      	ldrh	r2, [r7, #6]
 8002f74:	4603      	mov	r3, r0
 8002f76:	01db      	lsls	r3, r3, #7
 8002f78:	4413      	add	r3, r2
 8002f7a:	b2c9      	uxtb	r1, r1
 8002f7c:	4a04      	ldr	r2, [pc, #16]	; (8002f90 <SSD1306_DrawPixel+0xb8>)
 8002f7e:	54d1      	strb	r1, [r2, r3]
 8002f80:	e000      	b.n	8002f84 <SSD1306_DrawPixel+0xac>
		return;
 8002f82:	bf00      	nop
	}
}
 8002f84:	370c      	adds	r7, #12
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bc80      	pop	{r7}
 8002f8a:	4770      	bx	lr
 8002f8c:	20000518 	.word	0x20000518
 8002f90:	20000118 	.word	0x20000118

08002f94 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8002f94:	b480      	push	{r7}
 8002f96:	b083      	sub	sp, #12
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	460a      	mov	r2, r1
 8002f9e:	80fb      	strh	r3, [r7, #6]
 8002fa0:	4613      	mov	r3, r2
 8002fa2:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8002fa4:	4a05      	ldr	r2, [pc, #20]	; (8002fbc <SSD1306_GotoXY+0x28>)
 8002fa6:	88fb      	ldrh	r3, [r7, #6]
 8002fa8:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8002faa:	4a04      	ldr	r2, [pc, #16]	; (8002fbc <SSD1306_GotoXY+0x28>)
 8002fac:	88bb      	ldrh	r3, [r7, #4]
 8002fae:	8053      	strh	r3, [r2, #2]
}
 8002fb0:	bf00      	nop
 8002fb2:	370c      	adds	r7, #12
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bc80      	pop	{r7}
 8002fb8:	4770      	bx	lr
 8002fba:	bf00      	nop
 8002fbc:	20000518 	.word	0x20000518

08002fc0 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b086      	sub	sp, #24
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	6039      	str	r1, [r7, #0]
 8002fca:	71fb      	strb	r3, [r7, #7]
 8002fcc:	4613      	mov	r3, r2
 8002fce:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8002fd0:	4b3a      	ldr	r3, [pc, #232]	; (80030bc <SSD1306_Putc+0xfc>)
 8002fd2:	881b      	ldrh	r3, [r3, #0]
 8002fd4:	461a      	mov	r2, r3
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	781b      	ldrb	r3, [r3, #0]
 8002fda:	4413      	add	r3, r2
	if (
 8002fdc:	2b7f      	cmp	r3, #127	; 0x7f
 8002fde:	dc07      	bgt.n	8002ff0 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8002fe0:	4b36      	ldr	r3, [pc, #216]	; (80030bc <SSD1306_Putc+0xfc>)
 8002fe2:	885b      	ldrh	r3, [r3, #2]
 8002fe4:	461a      	mov	r2, r3
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	785b      	ldrb	r3, [r3, #1]
 8002fea:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8002fec:	2b3f      	cmp	r3, #63	; 0x3f
 8002fee:	dd01      	ble.n	8002ff4 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	e05e      	b.n	80030b2 <SSD1306_Putc+0xf2>
	}
	
	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	617b      	str	r3, [r7, #20]
 8002ff8:	e04b      	b.n	8003092 <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	685a      	ldr	r2, [r3, #4]
 8002ffe:	79fb      	ldrb	r3, [r7, #7]
 8003000:	3b20      	subs	r3, #32
 8003002:	6839      	ldr	r1, [r7, #0]
 8003004:	7849      	ldrb	r1, [r1, #1]
 8003006:	fb01 f303 	mul.w	r3, r1, r3
 800300a:	4619      	mov	r1, r3
 800300c:	697b      	ldr	r3, [r7, #20]
 800300e:	440b      	add	r3, r1
 8003010:	005b      	lsls	r3, r3, #1
 8003012:	4413      	add	r3, r2
 8003014:	881b      	ldrh	r3, [r3, #0]
 8003016:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8003018:	2300      	movs	r3, #0
 800301a:	613b      	str	r3, [r7, #16]
 800301c:	e030      	b.n	8003080 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 800301e:	68fa      	ldr	r2, [r7, #12]
 8003020:	693b      	ldr	r3, [r7, #16]
 8003022:	fa02 f303 	lsl.w	r3, r2, r3
 8003026:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800302a:	2b00      	cmp	r3, #0
 800302c:	d010      	beq.n	8003050 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 800302e:	4b23      	ldr	r3, [pc, #140]	; (80030bc <SSD1306_Putc+0xfc>)
 8003030:	881a      	ldrh	r2, [r3, #0]
 8003032:	693b      	ldr	r3, [r7, #16]
 8003034:	b29b      	uxth	r3, r3
 8003036:	4413      	add	r3, r2
 8003038:	b298      	uxth	r0, r3
 800303a:	4b20      	ldr	r3, [pc, #128]	; (80030bc <SSD1306_Putc+0xfc>)
 800303c:	885a      	ldrh	r2, [r3, #2]
 800303e:	697b      	ldr	r3, [r7, #20]
 8003040:	b29b      	uxth	r3, r3
 8003042:	4413      	add	r3, r2
 8003044:	b29b      	uxth	r3, r3
 8003046:	79ba      	ldrb	r2, [r7, #6]
 8003048:	4619      	mov	r1, r3
 800304a:	f7ff ff45 	bl	8002ed8 <SSD1306_DrawPixel>
 800304e:	e014      	b.n	800307a <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8003050:	4b1a      	ldr	r3, [pc, #104]	; (80030bc <SSD1306_Putc+0xfc>)
 8003052:	881a      	ldrh	r2, [r3, #0]
 8003054:	693b      	ldr	r3, [r7, #16]
 8003056:	b29b      	uxth	r3, r3
 8003058:	4413      	add	r3, r2
 800305a:	b298      	uxth	r0, r3
 800305c:	4b17      	ldr	r3, [pc, #92]	; (80030bc <SSD1306_Putc+0xfc>)
 800305e:	885a      	ldrh	r2, [r3, #2]
 8003060:	697b      	ldr	r3, [r7, #20]
 8003062:	b29b      	uxth	r3, r3
 8003064:	4413      	add	r3, r2
 8003066:	b299      	uxth	r1, r3
 8003068:	79bb      	ldrb	r3, [r7, #6]
 800306a:	2b00      	cmp	r3, #0
 800306c:	bf0c      	ite	eq
 800306e:	2301      	moveq	r3, #1
 8003070:	2300      	movne	r3, #0
 8003072:	b2db      	uxtb	r3, r3
 8003074:	461a      	mov	r2, r3
 8003076:	f7ff ff2f 	bl	8002ed8 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 800307a:	693b      	ldr	r3, [r7, #16]
 800307c:	3301      	adds	r3, #1
 800307e:	613b      	str	r3, [r7, #16]
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	781b      	ldrb	r3, [r3, #0]
 8003084:	461a      	mov	r2, r3
 8003086:	693b      	ldr	r3, [r7, #16]
 8003088:	4293      	cmp	r3, r2
 800308a:	d3c8      	bcc.n	800301e <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 800308c:	697b      	ldr	r3, [r7, #20]
 800308e:	3301      	adds	r3, #1
 8003090:	617b      	str	r3, [r7, #20]
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	785b      	ldrb	r3, [r3, #1]
 8003096:	461a      	mov	r2, r3
 8003098:	697b      	ldr	r3, [r7, #20]
 800309a:	4293      	cmp	r3, r2
 800309c:	d3ad      	bcc.n	8002ffa <SSD1306_Putc+0x3a>
			}
		}
	}
	
	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 800309e:	4b07      	ldr	r3, [pc, #28]	; (80030bc <SSD1306_Putc+0xfc>)
 80030a0:	881a      	ldrh	r2, [r3, #0]
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	781b      	ldrb	r3, [r3, #0]
 80030a6:	b29b      	uxth	r3, r3
 80030a8:	4413      	add	r3, r2
 80030aa:	b29a      	uxth	r2, r3
 80030ac:	4b03      	ldr	r3, [pc, #12]	; (80030bc <SSD1306_Putc+0xfc>)
 80030ae:	801a      	strh	r2, [r3, #0]
	
	/* Return character written */
	return ch;
 80030b0:	79fb      	ldrb	r3, [r7, #7]
}
 80030b2:	4618      	mov	r0, r3
 80030b4:	3718      	adds	r7, #24
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bd80      	pop	{r7, pc}
 80030ba:	bf00      	nop
 80030bc:	20000518 	.word	0x20000518

080030c0 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b084      	sub	sp, #16
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	60f8      	str	r0, [r7, #12]
 80030c8:	60b9      	str	r1, [r7, #8]
 80030ca:	4613      	mov	r3, r2
 80030cc:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 80030ce:	e012      	b.n	80030f6 <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	781b      	ldrb	r3, [r3, #0]
 80030d4:	79fa      	ldrb	r2, [r7, #7]
 80030d6:	68b9      	ldr	r1, [r7, #8]
 80030d8:	4618      	mov	r0, r3
 80030da:	f7ff ff71 	bl	8002fc0 <SSD1306_Putc>
 80030de:	4603      	mov	r3, r0
 80030e0:	461a      	mov	r2, r3
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	781b      	ldrb	r3, [r3, #0]
 80030e6:	429a      	cmp	r2, r3
 80030e8:	d002      	beq.n	80030f0 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	781b      	ldrb	r3, [r3, #0]
 80030ee:	e008      	b.n	8003102 <SSD1306_Puts+0x42>
		}
		
		/* Increase string pointer */
		str++;
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	3301      	adds	r3, #1
 80030f4:	60fb      	str	r3, [r7, #12]
	while (*str) {
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	781b      	ldrb	r3, [r3, #0]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d1e8      	bne.n	80030d0 <SSD1306_Puts+0x10>
	}
	
	/* Everything OK, zero should be returned */
	return *str;
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	781b      	ldrb	r3, [r3, #0]
}
 8003102:	4618      	mov	r0, r3
 8003104:	3710      	adds	r7, #16
 8003106:	46bd      	mov	sp, r7
 8003108:	bd80      	pop	{r7, pc}

0800310a <SSD1306_DrawLine>:
 

void SSD1306_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, SSD1306_COLOR_t c) {
 800310a:	b590      	push	{r4, r7, lr}
 800310c:	b087      	sub	sp, #28
 800310e:	af00      	add	r7, sp, #0
 8003110:	4604      	mov	r4, r0
 8003112:	4608      	mov	r0, r1
 8003114:	4611      	mov	r1, r2
 8003116:	461a      	mov	r2, r3
 8003118:	4623      	mov	r3, r4
 800311a:	80fb      	strh	r3, [r7, #6]
 800311c:	4603      	mov	r3, r0
 800311e:	80bb      	strh	r3, [r7, #4]
 8003120:	460b      	mov	r3, r1
 8003122:	807b      	strh	r3, [r7, #2]
 8003124:	4613      	mov	r3, r2
 8003126:	803b      	strh	r3, [r7, #0]
	int16_t dx, dy, sx, sy, err, e2, i, tmp; 
	
	/* Check for overflow */
	if (x0 >= SSD1306_WIDTH) {
 8003128:	88fb      	ldrh	r3, [r7, #6]
 800312a:	2b7f      	cmp	r3, #127	; 0x7f
 800312c:	d901      	bls.n	8003132 <SSD1306_DrawLine+0x28>
		x0 = SSD1306_WIDTH - 1;
 800312e:	237f      	movs	r3, #127	; 0x7f
 8003130:	80fb      	strh	r3, [r7, #6]
	}
	if (x1 >= SSD1306_WIDTH) {
 8003132:	887b      	ldrh	r3, [r7, #2]
 8003134:	2b7f      	cmp	r3, #127	; 0x7f
 8003136:	d901      	bls.n	800313c <SSD1306_DrawLine+0x32>
		x1 = SSD1306_WIDTH - 1;
 8003138:	237f      	movs	r3, #127	; 0x7f
 800313a:	807b      	strh	r3, [r7, #2]
	}
	if (y0 >= SSD1306_HEIGHT) {
 800313c:	88bb      	ldrh	r3, [r7, #4]
 800313e:	2b3f      	cmp	r3, #63	; 0x3f
 8003140:	d901      	bls.n	8003146 <SSD1306_DrawLine+0x3c>
		y0 = SSD1306_HEIGHT - 1;
 8003142:	233f      	movs	r3, #63	; 0x3f
 8003144:	80bb      	strh	r3, [r7, #4]
	}
	if (y1 >= SSD1306_HEIGHT) {
 8003146:	883b      	ldrh	r3, [r7, #0]
 8003148:	2b3f      	cmp	r3, #63	; 0x3f
 800314a:	d901      	bls.n	8003150 <SSD1306_DrawLine+0x46>
		y1 = SSD1306_HEIGHT - 1;
 800314c:	233f      	movs	r3, #63	; 0x3f
 800314e:	803b      	strh	r3, [r7, #0]
	}
	
	dx = (x0 < x1) ? (x1 - x0) : (x0 - x1); 
 8003150:	88fa      	ldrh	r2, [r7, #6]
 8003152:	887b      	ldrh	r3, [r7, #2]
 8003154:	429a      	cmp	r2, r3
 8003156:	d205      	bcs.n	8003164 <SSD1306_DrawLine+0x5a>
 8003158:	887a      	ldrh	r2, [r7, #2]
 800315a:	88fb      	ldrh	r3, [r7, #6]
 800315c:	1ad3      	subs	r3, r2, r3
 800315e:	b29b      	uxth	r3, r3
 8003160:	b21b      	sxth	r3, r3
 8003162:	e004      	b.n	800316e <SSD1306_DrawLine+0x64>
 8003164:	88fa      	ldrh	r2, [r7, #6]
 8003166:	887b      	ldrh	r3, [r7, #2]
 8003168:	1ad3      	subs	r3, r2, r3
 800316a:	b29b      	uxth	r3, r3
 800316c:	b21b      	sxth	r3, r3
 800316e:	827b      	strh	r3, [r7, #18]
	dy = (y0 < y1) ? (y1 - y0) : (y0 - y1); 
 8003170:	88ba      	ldrh	r2, [r7, #4]
 8003172:	883b      	ldrh	r3, [r7, #0]
 8003174:	429a      	cmp	r2, r3
 8003176:	d205      	bcs.n	8003184 <SSD1306_DrawLine+0x7a>
 8003178:	883a      	ldrh	r2, [r7, #0]
 800317a:	88bb      	ldrh	r3, [r7, #4]
 800317c:	1ad3      	subs	r3, r2, r3
 800317e:	b29b      	uxth	r3, r3
 8003180:	b21b      	sxth	r3, r3
 8003182:	e004      	b.n	800318e <SSD1306_DrawLine+0x84>
 8003184:	88ba      	ldrh	r2, [r7, #4]
 8003186:	883b      	ldrh	r3, [r7, #0]
 8003188:	1ad3      	subs	r3, r2, r3
 800318a:	b29b      	uxth	r3, r3
 800318c:	b21b      	sxth	r3, r3
 800318e:	823b      	strh	r3, [r7, #16]
	sx = (x0 < x1) ? 1 : -1; 
 8003190:	88fa      	ldrh	r2, [r7, #6]
 8003192:	887b      	ldrh	r3, [r7, #2]
 8003194:	429a      	cmp	r2, r3
 8003196:	d201      	bcs.n	800319c <SSD1306_DrawLine+0x92>
 8003198:	2301      	movs	r3, #1
 800319a:	e001      	b.n	80031a0 <SSD1306_DrawLine+0x96>
 800319c:	f04f 33ff 	mov.w	r3, #4294967295
 80031a0:	81fb      	strh	r3, [r7, #14]
	sy = (y0 < y1) ? 1 : -1; 
 80031a2:	88ba      	ldrh	r2, [r7, #4]
 80031a4:	883b      	ldrh	r3, [r7, #0]
 80031a6:	429a      	cmp	r2, r3
 80031a8:	d201      	bcs.n	80031ae <SSD1306_DrawLine+0xa4>
 80031aa:	2301      	movs	r3, #1
 80031ac:	e001      	b.n	80031b2 <SSD1306_DrawLine+0xa8>
 80031ae:	f04f 33ff 	mov.w	r3, #4294967295
 80031b2:	81bb      	strh	r3, [r7, #12]
	err = ((dx > dy) ? dx : -dy) / 2; 
 80031b4:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80031b8:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80031bc:	429a      	cmp	r2, r3
 80031be:	dd06      	ble.n	80031ce <SSD1306_DrawLine+0xc4>
 80031c0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80031c4:	0fda      	lsrs	r2, r3, #31
 80031c6:	4413      	add	r3, r2
 80031c8:	105b      	asrs	r3, r3, #1
 80031ca:	b21b      	sxth	r3, r3
 80031cc:	e006      	b.n	80031dc <SSD1306_DrawLine+0xd2>
 80031ce:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80031d2:	0fda      	lsrs	r2, r3, #31
 80031d4:	4413      	add	r3, r2
 80031d6:	105b      	asrs	r3, r3, #1
 80031d8:	425b      	negs	r3, r3
 80031da:	b21b      	sxth	r3, r3
 80031dc:	82fb      	strh	r3, [r7, #22]

	if (dx == 0) {
 80031de:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d129      	bne.n	800323a <SSD1306_DrawLine+0x130>
		if (y1 < y0) {
 80031e6:	883a      	ldrh	r2, [r7, #0]
 80031e8:	88bb      	ldrh	r3, [r7, #4]
 80031ea:	429a      	cmp	r2, r3
 80031ec:	d205      	bcs.n	80031fa <SSD1306_DrawLine+0xf0>
			tmp = y1;
 80031ee:	883b      	ldrh	r3, [r7, #0]
 80031f0:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 80031f2:	88bb      	ldrh	r3, [r7, #4]
 80031f4:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 80031f6:	893b      	ldrh	r3, [r7, #8]
 80031f8:	80bb      	strh	r3, [r7, #4]
		}
		
		if (x1 < x0) {
 80031fa:	887a      	ldrh	r2, [r7, #2]
 80031fc:	88fb      	ldrh	r3, [r7, #6]
 80031fe:	429a      	cmp	r2, r3
 8003200:	d205      	bcs.n	800320e <SSD1306_DrawLine+0x104>
			tmp = x1;
 8003202:	887b      	ldrh	r3, [r7, #2]
 8003204:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 8003206:	88fb      	ldrh	r3, [r7, #6]
 8003208:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 800320a:	893b      	ldrh	r3, [r7, #8]
 800320c:	80fb      	strh	r3, [r7, #6]
		}
		
		/* Vertical line */
		for (i = y0; i <= y1; i++) {
 800320e:	88bb      	ldrh	r3, [r7, #4]
 8003210:	82bb      	strh	r3, [r7, #20]
 8003212:	e00c      	b.n	800322e <SSD1306_DrawLine+0x124>
			SSD1306_DrawPixel(x0, i, c);
 8003214:	8ab9      	ldrh	r1, [r7, #20]
 8003216:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 800321a:	88fb      	ldrh	r3, [r7, #6]
 800321c:	4618      	mov	r0, r3
 800321e:	f7ff fe5b 	bl	8002ed8 <SSD1306_DrawPixel>
		for (i = y0; i <= y1; i++) {
 8003222:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003226:	b29b      	uxth	r3, r3
 8003228:	3301      	adds	r3, #1
 800322a:	b29b      	uxth	r3, r3
 800322c:	82bb      	strh	r3, [r7, #20]
 800322e:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8003232:	883b      	ldrh	r3, [r7, #0]
 8003234:	429a      	cmp	r2, r3
 8003236:	dded      	ble.n	8003214 <SSD1306_DrawLine+0x10a>
		}
		
		/* Return from function */
		return;
 8003238:	e05f      	b.n	80032fa <SSD1306_DrawLine+0x1f0>
	}
	
	if (dy == 0) {
 800323a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800323e:	2b00      	cmp	r3, #0
 8003240:	d129      	bne.n	8003296 <SSD1306_DrawLine+0x18c>
		if (y1 < y0) {
 8003242:	883a      	ldrh	r2, [r7, #0]
 8003244:	88bb      	ldrh	r3, [r7, #4]
 8003246:	429a      	cmp	r2, r3
 8003248:	d205      	bcs.n	8003256 <SSD1306_DrawLine+0x14c>
			tmp = y1;
 800324a:	883b      	ldrh	r3, [r7, #0]
 800324c:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 800324e:	88bb      	ldrh	r3, [r7, #4]
 8003250:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 8003252:	893b      	ldrh	r3, [r7, #8]
 8003254:	80bb      	strh	r3, [r7, #4]
		}
		
		if (x1 < x0) {
 8003256:	887a      	ldrh	r2, [r7, #2]
 8003258:	88fb      	ldrh	r3, [r7, #6]
 800325a:	429a      	cmp	r2, r3
 800325c:	d205      	bcs.n	800326a <SSD1306_DrawLine+0x160>
			tmp = x1;
 800325e:	887b      	ldrh	r3, [r7, #2]
 8003260:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 8003262:	88fb      	ldrh	r3, [r7, #6]
 8003264:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 8003266:	893b      	ldrh	r3, [r7, #8]
 8003268:	80fb      	strh	r3, [r7, #6]
		}
		
		/* Horizontal line */
		for (i = x0; i <= x1; i++) {
 800326a:	88fb      	ldrh	r3, [r7, #6]
 800326c:	82bb      	strh	r3, [r7, #20]
 800326e:	e00c      	b.n	800328a <SSD1306_DrawLine+0x180>
			SSD1306_DrawPixel(i, y0, c);
 8003270:	8abb      	ldrh	r3, [r7, #20]
 8003272:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8003276:	88b9      	ldrh	r1, [r7, #4]
 8003278:	4618      	mov	r0, r3
 800327a:	f7ff fe2d 	bl	8002ed8 <SSD1306_DrawPixel>
		for (i = x0; i <= x1; i++) {
 800327e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003282:	b29b      	uxth	r3, r3
 8003284:	3301      	adds	r3, #1
 8003286:	b29b      	uxth	r3, r3
 8003288:	82bb      	strh	r3, [r7, #20]
 800328a:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 800328e:	887b      	ldrh	r3, [r7, #2]
 8003290:	429a      	cmp	r2, r3
 8003292:	dded      	ble.n	8003270 <SSD1306_DrawLine+0x166>
		}
		
		/* Return from function */
		return;
 8003294:	e031      	b.n	80032fa <SSD1306_DrawLine+0x1f0>
	}
	
	while (1) {
		SSD1306_DrawPixel(x0, y0, c);
 8003296:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 800329a:	88b9      	ldrh	r1, [r7, #4]
 800329c:	88fb      	ldrh	r3, [r7, #6]
 800329e:	4618      	mov	r0, r3
 80032a0:	f7ff fe1a 	bl	8002ed8 <SSD1306_DrawPixel>
		if (x0 == x1 && y0 == y1) {
 80032a4:	88fa      	ldrh	r2, [r7, #6]
 80032a6:	887b      	ldrh	r3, [r7, #2]
 80032a8:	429a      	cmp	r2, r3
 80032aa:	d103      	bne.n	80032b4 <SSD1306_DrawLine+0x1aa>
 80032ac:	88ba      	ldrh	r2, [r7, #4]
 80032ae:	883b      	ldrh	r3, [r7, #0]
 80032b0:	429a      	cmp	r2, r3
 80032b2:	d021      	beq.n	80032f8 <SSD1306_DrawLine+0x1ee>
			break;
		}
		e2 = err; 
 80032b4:	8afb      	ldrh	r3, [r7, #22]
 80032b6:	817b      	strh	r3, [r7, #10]
		if (e2 > -dx) {
 80032b8:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80032bc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80032c0:	425b      	negs	r3, r3
 80032c2:	429a      	cmp	r2, r3
 80032c4:	dd08      	ble.n	80032d8 <SSD1306_DrawLine+0x1ce>
			err -= dy;
 80032c6:	8afa      	ldrh	r2, [r7, #22]
 80032c8:	8a3b      	ldrh	r3, [r7, #16]
 80032ca:	1ad3      	subs	r3, r2, r3
 80032cc:	b29b      	uxth	r3, r3
 80032ce:	82fb      	strh	r3, [r7, #22]
			x0 += sx;
 80032d0:	89fa      	ldrh	r2, [r7, #14]
 80032d2:	88fb      	ldrh	r3, [r7, #6]
 80032d4:	4413      	add	r3, r2
 80032d6:	80fb      	strh	r3, [r7, #6]
		} 
		if (e2 < dy) {
 80032d8:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80032dc:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80032e0:	429a      	cmp	r2, r3
 80032e2:	dad8      	bge.n	8003296 <SSD1306_DrawLine+0x18c>
			err += dx;
 80032e4:	8afa      	ldrh	r2, [r7, #22]
 80032e6:	8a7b      	ldrh	r3, [r7, #18]
 80032e8:	4413      	add	r3, r2
 80032ea:	b29b      	uxth	r3, r3
 80032ec:	82fb      	strh	r3, [r7, #22]
			y0 += sy;
 80032ee:	89ba      	ldrh	r2, [r7, #12]
 80032f0:	88bb      	ldrh	r3, [r7, #4]
 80032f2:	4413      	add	r3, r2
 80032f4:	80bb      	strh	r3, [r7, #4]
		SSD1306_DrawPixel(x0, y0, c);
 80032f6:	e7ce      	b.n	8003296 <SSD1306_DrawLine+0x18c>
			break;
 80032f8:	bf00      	nop
		} 
	}
}
 80032fa:	371c      	adds	r7, #28
 80032fc:	46bd      	mov	sp, r7
 80032fe:	bd90      	pop	{r4, r7, pc}

08003300 <SSD1306_Clear>:
}
 


void SSD1306_Clear (void)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 8003304:	2000      	movs	r0, #0
 8003306:	f7ff fdcf 	bl	8002ea8 <SSD1306_Fill>
}
 800330a:	bf00      	nop
 800330c:	bd80      	pop	{r7, pc}
	...

08003310 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8003310:	b480      	push	{r7}
 8003312:	b083      	sub	sp, #12
 8003314:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 8003316:	4b07      	ldr	r3, [pc, #28]	; (8003334 <ssd1306_I2C_Init+0x24>)
 8003318:	607b      	str	r3, [r7, #4]
	while(p>0)
 800331a:	e002      	b.n	8003322 <ssd1306_I2C_Init+0x12>
		p--;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	3b01      	subs	r3, #1
 8003320:	607b      	str	r3, [r7, #4]
	while(p>0)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2b00      	cmp	r3, #0
 8003326:	d1f9      	bne.n	800331c <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8003328:	bf00      	nop
 800332a:	bf00      	nop
 800332c:	370c      	adds	r7, #12
 800332e:	46bd      	mov	sp, r7
 8003330:	bc80      	pop	{r7}
 8003332:	4770      	bx	lr
 8003334:	0003d090 	.word	0x0003d090

08003338 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8003338:	b590      	push	{r4, r7, lr}
 800333a:	b0c7      	sub	sp, #284	; 0x11c
 800333c:	af02      	add	r7, sp, #8
 800333e:	4604      	mov	r4, r0
 8003340:	4608      	mov	r0, r1
 8003342:	4639      	mov	r1, r7
 8003344:	600a      	str	r2, [r1, #0]
 8003346:	4619      	mov	r1, r3
 8003348:	1dfb      	adds	r3, r7, #7
 800334a:	4622      	mov	r2, r4
 800334c:	701a      	strb	r2, [r3, #0]
 800334e:	1dbb      	adds	r3, r7, #6
 8003350:	4602      	mov	r2, r0
 8003352:	701a      	strb	r2, [r3, #0]
 8003354:	1d3b      	adds	r3, r7, #4
 8003356:	460a      	mov	r2, r1
 8003358:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 800335a:	f107 030c 	add.w	r3, r7, #12
 800335e:	1dba      	adds	r2, r7, #6
 8003360:	7812      	ldrb	r2, [r2, #0]
 8003362:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 8003364:	2300      	movs	r3, #0
 8003366:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 800336a:	e010      	b.n	800338e <ssd1306_I2C_WriteMulti+0x56>
dt[i+1] = data[i];
 800336c:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8003370:	463a      	mov	r2, r7
 8003372:	6812      	ldr	r2, [r2, #0]
 8003374:	441a      	add	r2, r3
 8003376:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 800337a:	3301      	adds	r3, #1
 800337c:	7811      	ldrb	r1, [r2, #0]
 800337e:	f107 020c 	add.w	r2, r7, #12
 8003382:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8003384:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8003388:	3301      	adds	r3, #1
 800338a:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 800338e:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8003392:	b29b      	uxth	r3, r3
 8003394:	1d3a      	adds	r2, r7, #4
 8003396:	8812      	ldrh	r2, [r2, #0]
 8003398:	429a      	cmp	r2, r3
 800339a:	d8e7      	bhi.n	800336c <ssd1306_I2C_WriteMulti+0x34>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 800339c:	1dfb      	adds	r3, r7, #7
 800339e:	781b      	ldrb	r3, [r3, #0]
 80033a0:	b299      	uxth	r1, r3
 80033a2:	1d3b      	adds	r3, r7, #4
 80033a4:	881b      	ldrh	r3, [r3, #0]
 80033a6:	3301      	adds	r3, #1
 80033a8:	b29b      	uxth	r3, r3
 80033aa:	f107 020c 	add.w	r2, r7, #12
 80033ae:	200a      	movs	r0, #10
 80033b0:	9000      	str	r0, [sp, #0]
 80033b2:	4804      	ldr	r0, [pc, #16]	; (80033c4 <ssd1306_I2C_WriteMulti+0x8c>)
 80033b4:	f001 fcea 	bl	8004d8c <HAL_I2C_Master_Transmit>
}
 80033b8:	bf00      	nop
 80033ba:	f507 778a 	add.w	r7, r7, #276	; 0x114
 80033be:	46bd      	mov	sp, r7
 80033c0:	bd90      	pop	{r4, r7, pc}
 80033c2:	bf00      	nop
 80033c4:	20000524 	.word	0x20000524

080033c8 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b086      	sub	sp, #24
 80033cc:	af02      	add	r7, sp, #8
 80033ce:	4603      	mov	r3, r0
 80033d0:	71fb      	strb	r3, [r7, #7]
 80033d2:	460b      	mov	r3, r1
 80033d4:	71bb      	strb	r3, [r7, #6]
 80033d6:	4613      	mov	r3, r2
 80033d8:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 80033da:	79bb      	ldrb	r3, [r7, #6]
 80033dc:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 80033de:	797b      	ldrb	r3, [r7, #5]
 80033e0:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 80033e2:	79fb      	ldrb	r3, [r7, #7]
 80033e4:	b299      	uxth	r1, r3
 80033e6:	f107 020c 	add.w	r2, r7, #12
 80033ea:	230a      	movs	r3, #10
 80033ec:	9300      	str	r3, [sp, #0]
 80033ee:	2302      	movs	r3, #2
 80033f0:	4803      	ldr	r0, [pc, #12]	; (8003400 <ssd1306_I2C_Write+0x38>)
 80033f2:	f001 fccb 	bl	8004d8c <HAL_I2C_Master_Transmit>
}
 80033f6:	bf00      	nop
 80033f8:	3710      	adds	r7, #16
 80033fa:	46bd      	mov	sp, r7
 80033fc:	bd80      	pop	{r7, pc}
 80033fe:	bf00      	nop
 8003400:	20000524 	.word	0x20000524

08003404 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003404:	b480      	push	{r7}
 8003406:	b085      	sub	sp, #20
 8003408:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800340a:	4b15      	ldr	r3, [pc, #84]	; (8003460 <HAL_MspInit+0x5c>)
 800340c:	699b      	ldr	r3, [r3, #24]
 800340e:	4a14      	ldr	r2, [pc, #80]	; (8003460 <HAL_MspInit+0x5c>)
 8003410:	f043 0301 	orr.w	r3, r3, #1
 8003414:	6193      	str	r3, [r2, #24]
 8003416:	4b12      	ldr	r3, [pc, #72]	; (8003460 <HAL_MspInit+0x5c>)
 8003418:	699b      	ldr	r3, [r3, #24]
 800341a:	f003 0301 	and.w	r3, r3, #1
 800341e:	60bb      	str	r3, [r7, #8]
 8003420:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003422:	4b0f      	ldr	r3, [pc, #60]	; (8003460 <HAL_MspInit+0x5c>)
 8003424:	69db      	ldr	r3, [r3, #28]
 8003426:	4a0e      	ldr	r2, [pc, #56]	; (8003460 <HAL_MspInit+0x5c>)
 8003428:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800342c:	61d3      	str	r3, [r2, #28]
 800342e:	4b0c      	ldr	r3, [pc, #48]	; (8003460 <HAL_MspInit+0x5c>)
 8003430:	69db      	ldr	r3, [r3, #28]
 8003432:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003436:	607b      	str	r3, [r7, #4]
 8003438:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800343a:	4b0a      	ldr	r3, [pc, #40]	; (8003464 <HAL_MspInit+0x60>)
 800343c:	685b      	ldr	r3, [r3, #4]
 800343e:	60fb      	str	r3, [r7, #12]
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8003446:	60fb      	str	r3, [r7, #12]
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800344e:	60fb      	str	r3, [r7, #12]
 8003450:	4a04      	ldr	r2, [pc, #16]	; (8003464 <HAL_MspInit+0x60>)
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003456:	bf00      	nop
 8003458:	3714      	adds	r7, #20
 800345a:	46bd      	mov	sp, r7
 800345c:	bc80      	pop	{r7}
 800345e:	4770      	bx	lr
 8003460:	40021000 	.word	0x40021000
 8003464:	40010000 	.word	0x40010000

08003468 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b088      	sub	sp, #32
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003470:	f107 0310 	add.w	r3, r7, #16
 8003474:	2200      	movs	r2, #0
 8003476:	601a      	str	r2, [r3, #0]
 8003478:	605a      	str	r2, [r3, #4]
 800347a:	609a      	str	r2, [r3, #8]
 800347c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	4a28      	ldr	r2, [pc, #160]	; (8003524 <HAL_ADC_MspInit+0xbc>)
 8003484:	4293      	cmp	r3, r2
 8003486:	d149      	bne.n	800351c <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003488:	4b27      	ldr	r3, [pc, #156]	; (8003528 <HAL_ADC_MspInit+0xc0>)
 800348a:	699b      	ldr	r3, [r3, #24]
 800348c:	4a26      	ldr	r2, [pc, #152]	; (8003528 <HAL_ADC_MspInit+0xc0>)
 800348e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003492:	6193      	str	r3, [r2, #24]
 8003494:	4b24      	ldr	r3, [pc, #144]	; (8003528 <HAL_ADC_MspInit+0xc0>)
 8003496:	699b      	ldr	r3, [r3, #24]
 8003498:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800349c:	60fb      	str	r3, [r7, #12]
 800349e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034a0:	4b21      	ldr	r3, [pc, #132]	; (8003528 <HAL_ADC_MspInit+0xc0>)
 80034a2:	699b      	ldr	r3, [r3, #24]
 80034a4:	4a20      	ldr	r2, [pc, #128]	; (8003528 <HAL_ADC_MspInit+0xc0>)
 80034a6:	f043 0304 	orr.w	r3, r3, #4
 80034aa:	6193      	str	r3, [r2, #24]
 80034ac:	4b1e      	ldr	r3, [pc, #120]	; (8003528 <HAL_ADC_MspInit+0xc0>)
 80034ae:	699b      	ldr	r3, [r3, #24]
 80034b0:	f003 0304 	and.w	r3, r3, #4
 80034b4:	60bb      	str	r3, [r7, #8]
 80034b6:	68bb      	ldr	r3, [r7, #8]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80034b8:	230f      	movs	r3, #15
 80034ba:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80034bc:	2303      	movs	r3, #3
 80034be:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034c0:	f107 0310 	add.w	r3, r7, #16
 80034c4:	4619      	mov	r1, r3
 80034c6:	4819      	ldr	r0, [pc, #100]	; (800352c <HAL_ADC_MspInit+0xc4>)
 80034c8:	f001 f950 	bl	800476c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80034cc:	4b18      	ldr	r3, [pc, #96]	; (8003530 <HAL_ADC_MspInit+0xc8>)
 80034ce:	4a19      	ldr	r2, [pc, #100]	; (8003534 <HAL_ADC_MspInit+0xcc>)
 80034d0:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80034d2:	4b17      	ldr	r3, [pc, #92]	; (8003530 <HAL_ADC_MspInit+0xc8>)
 80034d4:	2200      	movs	r2, #0
 80034d6:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80034d8:	4b15      	ldr	r3, [pc, #84]	; (8003530 <HAL_ADC_MspInit+0xc8>)
 80034da:	2200      	movs	r2, #0
 80034dc:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80034de:	4b14      	ldr	r3, [pc, #80]	; (8003530 <HAL_ADC_MspInit+0xc8>)
 80034e0:	2280      	movs	r2, #128	; 0x80
 80034e2:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80034e4:	4b12      	ldr	r3, [pc, #72]	; (8003530 <HAL_ADC_MspInit+0xc8>)
 80034e6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80034ea:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80034ec:	4b10      	ldr	r3, [pc, #64]	; (8003530 <HAL_ADC_MspInit+0xc8>)
 80034ee:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80034f2:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80034f4:	4b0e      	ldr	r3, [pc, #56]	; (8003530 <HAL_ADC_MspInit+0xc8>)
 80034f6:	2220      	movs	r2, #32
 80034f8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80034fa:	4b0d      	ldr	r3, [pc, #52]	; (8003530 <HAL_ADC_MspInit+0xc8>)
 80034fc:	2200      	movs	r2, #0
 80034fe:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003500:	480b      	ldr	r0, [pc, #44]	; (8003530 <HAL_ADC_MspInit+0xc8>)
 8003502:	f000 fecf 	bl	80042a4 <HAL_DMA_Init>
 8003506:	4603      	mov	r3, r0
 8003508:	2b00      	cmp	r3, #0
 800350a:	d001      	beq.n	8003510 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 800350c:	f7ff fbd4 	bl	8002cb8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	4a07      	ldr	r2, [pc, #28]	; (8003530 <HAL_ADC_MspInit+0xc8>)
 8003514:	621a      	str	r2, [r3, #32]
 8003516:	4a06      	ldr	r2, [pc, #24]	; (8003530 <HAL_ADC_MspInit+0xc8>)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800351c:	bf00      	nop
 800351e:	3720      	adds	r7, #32
 8003520:	46bd      	mov	sp, r7
 8003522:	bd80      	pop	{r7, pc}
 8003524:	40012400 	.word	0x40012400
 8003528:	40021000 	.word	0x40021000
 800352c:	40010800 	.word	0x40010800
 8003530:	20000614 	.word	0x20000614
 8003534:	40020008 	.word	0x40020008

08003538 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	b08a      	sub	sp, #40	; 0x28
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003540:	f107 0318 	add.w	r3, r7, #24
 8003544:	2200      	movs	r2, #0
 8003546:	601a      	str	r2, [r3, #0]
 8003548:	605a      	str	r2, [r3, #4]
 800354a:	609a      	str	r2, [r3, #8]
 800354c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4a33      	ldr	r2, [pc, #204]	; (8003620 <HAL_I2C_MspInit+0xe8>)
 8003554:	4293      	cmp	r3, r2
 8003556:	d12c      	bne.n	80035b2 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003558:	4b32      	ldr	r3, [pc, #200]	; (8003624 <HAL_I2C_MspInit+0xec>)
 800355a:	699b      	ldr	r3, [r3, #24]
 800355c:	4a31      	ldr	r2, [pc, #196]	; (8003624 <HAL_I2C_MspInit+0xec>)
 800355e:	f043 0308 	orr.w	r3, r3, #8
 8003562:	6193      	str	r3, [r2, #24]
 8003564:	4b2f      	ldr	r3, [pc, #188]	; (8003624 <HAL_I2C_MspInit+0xec>)
 8003566:	699b      	ldr	r3, [r3, #24]
 8003568:	f003 0308 	and.w	r3, r3, #8
 800356c:	617b      	str	r3, [r7, #20]
 800356e:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003570:	23c0      	movs	r3, #192	; 0xc0
 8003572:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003574:	2312      	movs	r3, #18
 8003576:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003578:	2303      	movs	r3, #3
 800357a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800357c:	f107 0318 	add.w	r3, r7, #24
 8003580:	4619      	mov	r1, r3
 8003582:	4829      	ldr	r0, [pc, #164]	; (8003628 <HAL_I2C_MspInit+0xf0>)
 8003584:	f001 f8f2 	bl	800476c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003588:	4b26      	ldr	r3, [pc, #152]	; (8003624 <HAL_I2C_MspInit+0xec>)
 800358a:	69db      	ldr	r3, [r3, #28]
 800358c:	4a25      	ldr	r2, [pc, #148]	; (8003624 <HAL_I2C_MspInit+0xec>)
 800358e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003592:	61d3      	str	r3, [r2, #28]
 8003594:	4b23      	ldr	r3, [pc, #140]	; (8003624 <HAL_I2C_MspInit+0xec>)
 8003596:	69db      	ldr	r3, [r3, #28]
 8003598:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800359c:	613b      	str	r3, [r7, #16]
 800359e:	693b      	ldr	r3, [r7, #16]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 80035a0:	2200      	movs	r2, #0
 80035a2:	2100      	movs	r1, #0
 80035a4:	2020      	movs	r0, #32
 80035a6:	f000 fe46 	bl	8004236 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80035aa:	2020      	movs	r0, #32
 80035ac:	f000 fe5f 	bl	800426e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80035b0:	e031      	b.n	8003616 <HAL_I2C_MspInit+0xde>
  else if(hi2c->Instance==I2C2)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4a1d      	ldr	r2, [pc, #116]	; (800362c <HAL_I2C_MspInit+0xf4>)
 80035b8:	4293      	cmp	r3, r2
 80035ba:	d12c      	bne.n	8003616 <HAL_I2C_MspInit+0xde>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80035bc:	4b19      	ldr	r3, [pc, #100]	; (8003624 <HAL_I2C_MspInit+0xec>)
 80035be:	699b      	ldr	r3, [r3, #24]
 80035c0:	4a18      	ldr	r2, [pc, #96]	; (8003624 <HAL_I2C_MspInit+0xec>)
 80035c2:	f043 0308 	orr.w	r3, r3, #8
 80035c6:	6193      	str	r3, [r2, #24]
 80035c8:	4b16      	ldr	r3, [pc, #88]	; (8003624 <HAL_I2C_MspInit+0xec>)
 80035ca:	699b      	ldr	r3, [r3, #24]
 80035cc:	f003 0308 	and.w	r3, r3, #8
 80035d0:	60fb      	str	r3, [r7, #12]
 80035d2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80035d4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80035d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80035da:	2312      	movs	r3, #18
 80035dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80035de:	2303      	movs	r3, #3
 80035e0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035e2:	f107 0318 	add.w	r3, r7, #24
 80035e6:	4619      	mov	r1, r3
 80035e8:	480f      	ldr	r0, [pc, #60]	; (8003628 <HAL_I2C_MspInit+0xf0>)
 80035ea:	f001 f8bf 	bl	800476c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80035ee:	4b0d      	ldr	r3, [pc, #52]	; (8003624 <HAL_I2C_MspInit+0xec>)
 80035f0:	69db      	ldr	r3, [r3, #28]
 80035f2:	4a0c      	ldr	r2, [pc, #48]	; (8003624 <HAL_I2C_MspInit+0xec>)
 80035f4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80035f8:	61d3      	str	r3, [r2, #28]
 80035fa:	4b0a      	ldr	r3, [pc, #40]	; (8003624 <HAL_I2C_MspInit+0xec>)
 80035fc:	69db      	ldr	r3, [r3, #28]
 80035fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003602:	60bb      	str	r3, [r7, #8]
 8003604:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 0, 0);
 8003606:	2200      	movs	r2, #0
 8003608:	2100      	movs	r1, #0
 800360a:	2022      	movs	r0, #34	; 0x22
 800360c:	f000 fe13 	bl	8004236 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 8003610:	2022      	movs	r0, #34	; 0x22
 8003612:	f000 fe2c 	bl	800426e <HAL_NVIC_EnableIRQ>
}
 8003616:	bf00      	nop
 8003618:	3728      	adds	r7, #40	; 0x28
 800361a:	46bd      	mov	sp, r7
 800361c:	bd80      	pop	{r7, pc}
 800361e:	bf00      	nop
 8003620:	40005400 	.word	0x40005400
 8003624:	40021000 	.word	0x40021000
 8003628:	40010c00 	.word	0x40010c00
 800362c:	40005800 	.word	0x40005800

08003630 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003630:	b480      	push	{r7}
 8003632:	b085      	sub	sp, #20
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003640:	d10b      	bne.n	800365a <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003642:	4b08      	ldr	r3, [pc, #32]	; (8003664 <HAL_TIM_PWM_MspInit+0x34>)
 8003644:	69db      	ldr	r3, [r3, #28]
 8003646:	4a07      	ldr	r2, [pc, #28]	; (8003664 <HAL_TIM_PWM_MspInit+0x34>)
 8003648:	f043 0301 	orr.w	r3, r3, #1
 800364c:	61d3      	str	r3, [r2, #28]
 800364e:	4b05      	ldr	r3, [pc, #20]	; (8003664 <HAL_TIM_PWM_MspInit+0x34>)
 8003650:	69db      	ldr	r3, [r3, #28]
 8003652:	f003 0301 	and.w	r3, r3, #1
 8003656:	60fb      	str	r3, [r7, #12]
 8003658:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800365a:	bf00      	nop
 800365c:	3714      	adds	r7, #20
 800365e:	46bd      	mov	sp, r7
 8003660:	bc80      	pop	{r7}
 8003662:	4770      	bx	lr
 8003664:	40021000 	.word	0x40021000

08003668 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	b088      	sub	sp, #32
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003670:	f107 030c 	add.w	r3, r7, #12
 8003674:	2200      	movs	r2, #0
 8003676:	601a      	str	r2, [r3, #0]
 8003678:	605a      	str	r2, [r3, #4]
 800367a:	609a      	str	r2, [r3, #8]
 800367c:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003686:	d12a      	bne.n	80036de <HAL_TIM_MspPostInit+0x76>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003688:	4b17      	ldr	r3, [pc, #92]	; (80036e8 <HAL_TIM_MspPostInit+0x80>)
 800368a:	699b      	ldr	r3, [r3, #24]
 800368c:	4a16      	ldr	r2, [pc, #88]	; (80036e8 <HAL_TIM_MspPostInit+0x80>)
 800368e:	f043 0304 	orr.w	r3, r3, #4
 8003692:	6193      	str	r3, [r2, #24]
 8003694:	4b14      	ldr	r3, [pc, #80]	; (80036e8 <HAL_TIM_MspPostInit+0x80>)
 8003696:	699b      	ldr	r3, [r3, #24]
 8003698:	f003 0304 	and.w	r3, r3, #4
 800369c:	60bb      	str	r3, [r7, #8]
 800369e:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80036a0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80036a4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036a6:	2302      	movs	r3, #2
 80036a8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036aa:	2302      	movs	r3, #2
 80036ac:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036ae:	f107 030c 	add.w	r3, r7, #12
 80036b2:	4619      	mov	r1, r3
 80036b4:	480d      	ldr	r0, [pc, #52]	; (80036ec <HAL_TIM_MspPostInit+0x84>)
 80036b6:	f001 f859 	bl	800476c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 80036ba:	4b0d      	ldr	r3, [pc, #52]	; (80036f0 <HAL_TIM_MspPostInit+0x88>)
 80036bc:	685b      	ldr	r3, [r3, #4]
 80036be:	61fb      	str	r3, [r7, #28]
 80036c0:	69fb      	ldr	r3, [r7, #28]
 80036c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80036c6:	61fb      	str	r3, [r7, #28]
 80036c8:	69fb      	ldr	r3, [r7, #28]
 80036ca:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80036ce:	61fb      	str	r3, [r7, #28]
 80036d0:	69fb      	ldr	r3, [r7, #28]
 80036d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80036d6:	61fb      	str	r3, [r7, #28]
 80036d8:	4a05      	ldr	r2, [pc, #20]	; (80036f0 <HAL_TIM_MspPostInit+0x88>)
 80036da:	69fb      	ldr	r3, [r7, #28]
 80036dc:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80036de:	bf00      	nop
 80036e0:	3720      	adds	r7, #32
 80036e2:	46bd      	mov	sp, r7
 80036e4:	bd80      	pop	{r7, pc}
 80036e6:	bf00      	nop
 80036e8:	40021000 	.word	0x40021000
 80036ec:	40010800 	.word	0x40010800
 80036f0:	40010000 	.word	0x40010000

080036f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80036f4:	b480      	push	{r7}
 80036f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80036f8:	e7fe      	b.n	80036f8 <NMI_Handler+0x4>

080036fa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80036fa:	b480      	push	{r7}
 80036fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80036fe:	e7fe      	b.n	80036fe <HardFault_Handler+0x4>

08003700 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003700:	b480      	push	{r7}
 8003702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003704:	e7fe      	b.n	8003704 <MemManage_Handler+0x4>

08003706 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003706:	b480      	push	{r7}
 8003708:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800370a:	e7fe      	b.n	800370a <BusFault_Handler+0x4>

0800370c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800370c:	b480      	push	{r7}
 800370e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003710:	e7fe      	b.n	8003710 <UsageFault_Handler+0x4>

08003712 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003712:	b480      	push	{r7}
 8003714:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003716:	bf00      	nop
 8003718:	46bd      	mov	sp, r7
 800371a:	bc80      	pop	{r7}
 800371c:	4770      	bx	lr

0800371e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800371e:	b480      	push	{r7}
 8003720:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003722:	bf00      	nop
 8003724:	46bd      	mov	sp, r7
 8003726:	bc80      	pop	{r7}
 8003728:	4770      	bx	lr

0800372a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800372a:	b480      	push	{r7}
 800372c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800372e:	bf00      	nop
 8003730:	46bd      	mov	sp, r7
 8003732:	bc80      	pop	{r7}
 8003734:	4770      	bx	lr

08003736 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003736:	b580      	push	{r7, lr}
 8003738:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800373a:	f000 f899 	bl	8003870 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800373e:	bf00      	nop
 8003740:	bd80      	pop	{r7, pc}

08003742 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8003742:	b580      	push	{r7, lr}
 8003744:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8003746:	2001      	movs	r0, #1
 8003748:	f001 f9c4 	bl	8004ad4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800374c:	bf00      	nop
 800374e:	bd80      	pop	{r7, pc}

08003750 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003750:	b580      	push	{r7, lr}
 8003752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003754:	4802      	ldr	r0, [pc, #8]	; (8003760 <DMA1_Channel1_IRQHandler+0x10>)
 8003756:	f000 fed5 	bl	8004504 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800375a:	bf00      	nop
 800375c:	bd80      	pop	{r7, pc}
 800375e:	bf00      	nop
 8003760:	20000614 	.word	0x20000614

08003764 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8003768:	4802      	ldr	r0, [pc, #8]	; (8003774 <I2C1_ER_IRQHandler+0x10>)
 800376a:	f001 fd3b 	bl	80051e4 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 800376e:	bf00      	nop
 8003770:	bd80      	pop	{r7, pc}
 8003772:	bf00      	nop
 8003774:	20000524 	.word	0x20000524

08003778 <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 800377c:	4802      	ldr	r0, [pc, #8]	; (8003788 <I2C2_ER_IRQHandler+0x10>)
 800377e:	f001 fd31 	bl	80051e4 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 8003782:	bf00      	nop
 8003784:	bd80      	pop	{r7, pc}
 8003786:	bf00      	nop
 8003788:	20000578 	.word	0x20000578

0800378c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800378c:	b480      	push	{r7}
 800378e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003790:	bf00      	nop
 8003792:	46bd      	mov	sp, r7
 8003794:	bc80      	pop	{r7}
 8003796:	4770      	bx	lr

08003798 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003798:	480c      	ldr	r0, [pc, #48]	; (80037cc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800379a:	490d      	ldr	r1, [pc, #52]	; (80037d0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800379c:	4a0d      	ldr	r2, [pc, #52]	; (80037d4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800379e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80037a0:	e002      	b.n	80037a8 <LoopCopyDataInit>

080037a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80037a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80037a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80037a6:	3304      	adds	r3, #4

080037a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80037a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80037aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80037ac:	d3f9      	bcc.n	80037a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80037ae:	4a0a      	ldr	r2, [pc, #40]	; (80037d8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80037b0:	4c0a      	ldr	r4, [pc, #40]	; (80037dc <LoopFillZerobss+0x22>)
  movs r3, #0
 80037b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80037b4:	e001      	b.n	80037ba <LoopFillZerobss>

080037b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80037b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80037b8:	3204      	adds	r2, #4

080037ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80037ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80037bc:	d3fb      	bcc.n	80037b6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80037be:	f7ff ffe5 	bl	800378c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80037c2:	f003 fb13 	bl	8006dec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80037c6:	f7fe fe47 	bl	8002458 <main>
  bx lr
 80037ca:	4770      	bx	lr
  ldr r0, =_sdata
 80037cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80037d0:	200000d4 	.word	0x200000d4
  ldr r2, =_sidata
 80037d4:	0800811c 	.word	0x0800811c
  ldr r2, =_sbss
 80037d8:	200000d4 	.word	0x200000d4
  ldr r4, =_ebss
 80037dc:	200006a8 	.word	0x200006a8

080037e0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80037e0:	e7fe      	b.n	80037e0 <ADC1_2_IRQHandler>
	...

080037e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80037e8:	4b08      	ldr	r3, [pc, #32]	; (800380c <HAL_Init+0x28>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	4a07      	ldr	r2, [pc, #28]	; (800380c <HAL_Init+0x28>)
 80037ee:	f043 0310 	orr.w	r3, r3, #16
 80037f2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80037f4:	2003      	movs	r0, #3
 80037f6:	f000 fd13 	bl	8004220 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80037fa:	200f      	movs	r0, #15
 80037fc:	f000 f808 	bl	8003810 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003800:	f7ff fe00 	bl	8003404 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003804:	2300      	movs	r3, #0
}
 8003806:	4618      	mov	r0, r3
 8003808:	bd80      	pop	{r7, pc}
 800380a:	bf00      	nop
 800380c:	40022000 	.word	0x40022000

08003810 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b082      	sub	sp, #8
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003818:	4b12      	ldr	r3, [pc, #72]	; (8003864 <HAL_InitTick+0x54>)
 800381a:	681a      	ldr	r2, [r3, #0]
 800381c:	4b12      	ldr	r3, [pc, #72]	; (8003868 <HAL_InitTick+0x58>)
 800381e:	781b      	ldrb	r3, [r3, #0]
 8003820:	4619      	mov	r1, r3
 8003822:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003826:	fbb3 f3f1 	udiv	r3, r3, r1
 800382a:	fbb2 f3f3 	udiv	r3, r2, r3
 800382e:	4618      	mov	r0, r3
 8003830:	f000 fd2b 	bl	800428a <HAL_SYSTICK_Config>
 8003834:	4603      	mov	r3, r0
 8003836:	2b00      	cmp	r3, #0
 8003838:	d001      	beq.n	800383e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800383a:	2301      	movs	r3, #1
 800383c:	e00e      	b.n	800385c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2b0f      	cmp	r3, #15
 8003842:	d80a      	bhi.n	800385a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003844:	2200      	movs	r2, #0
 8003846:	6879      	ldr	r1, [r7, #4]
 8003848:	f04f 30ff 	mov.w	r0, #4294967295
 800384c:	f000 fcf3 	bl	8004236 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003850:	4a06      	ldr	r2, [pc, #24]	; (800386c <HAL_InitTick+0x5c>)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003856:	2300      	movs	r3, #0
 8003858:	e000      	b.n	800385c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800385a:	2301      	movs	r3, #1
}
 800385c:	4618      	mov	r0, r3
 800385e:	3708      	adds	r7, #8
 8003860:	46bd      	mov	sp, r7
 8003862:	bd80      	pop	{r7, pc}
 8003864:	20000060 	.word	0x20000060
 8003868:	20000068 	.word	0x20000068
 800386c:	20000064 	.word	0x20000064

08003870 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003870:	b480      	push	{r7}
 8003872:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003874:	4b05      	ldr	r3, [pc, #20]	; (800388c <HAL_IncTick+0x1c>)
 8003876:	781b      	ldrb	r3, [r3, #0]
 8003878:	461a      	mov	r2, r3
 800387a:	4b05      	ldr	r3, [pc, #20]	; (8003890 <HAL_IncTick+0x20>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4413      	add	r3, r2
 8003880:	4a03      	ldr	r2, [pc, #12]	; (8003890 <HAL_IncTick+0x20>)
 8003882:	6013      	str	r3, [r2, #0]
}
 8003884:	bf00      	nop
 8003886:	46bd      	mov	sp, r7
 8003888:	bc80      	pop	{r7}
 800388a:	4770      	bx	lr
 800388c:	20000068 	.word	0x20000068
 8003890:	200006a4 	.word	0x200006a4

08003894 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003894:	b480      	push	{r7}
 8003896:	af00      	add	r7, sp, #0
  return uwTick;
 8003898:	4b02      	ldr	r3, [pc, #8]	; (80038a4 <HAL_GetTick+0x10>)
 800389a:	681b      	ldr	r3, [r3, #0]
}
 800389c:	4618      	mov	r0, r3
 800389e:	46bd      	mov	sp, r7
 80038a0:	bc80      	pop	{r7}
 80038a2:	4770      	bx	lr
 80038a4:	200006a4 	.word	0x200006a4

080038a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b084      	sub	sp, #16
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80038b0:	f7ff fff0 	bl	8003894 <HAL_GetTick>
 80038b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038c0:	d005      	beq.n	80038ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80038c2:	4b0a      	ldr	r3, [pc, #40]	; (80038ec <HAL_Delay+0x44>)
 80038c4:	781b      	ldrb	r3, [r3, #0]
 80038c6:	461a      	mov	r2, r3
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	4413      	add	r3, r2
 80038cc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80038ce:	bf00      	nop
 80038d0:	f7ff ffe0 	bl	8003894 <HAL_GetTick>
 80038d4:	4602      	mov	r2, r0
 80038d6:	68bb      	ldr	r3, [r7, #8]
 80038d8:	1ad3      	subs	r3, r2, r3
 80038da:	68fa      	ldr	r2, [r7, #12]
 80038dc:	429a      	cmp	r2, r3
 80038de:	d8f7      	bhi.n	80038d0 <HAL_Delay+0x28>
  {
  }
}
 80038e0:	bf00      	nop
 80038e2:	bf00      	nop
 80038e4:	3710      	adds	r7, #16
 80038e6:	46bd      	mov	sp, r7
 80038e8:	bd80      	pop	{r7, pc}
 80038ea:	bf00      	nop
 80038ec:	20000068 	.word	0x20000068

080038f0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b086      	sub	sp, #24
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80038f8:	2300      	movs	r3, #0
 80038fa:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80038fc:	2300      	movs	r3, #0
 80038fe:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8003900:	2300      	movs	r3, #0
 8003902:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8003904:	2300      	movs	r3, #0
 8003906:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d101      	bne.n	8003912 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800390e:	2301      	movs	r3, #1
 8003910:	e0be      	b.n	8003a90 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	689b      	ldr	r3, [r3, #8]
 8003916:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800391c:	2b00      	cmp	r3, #0
 800391e:	d109      	bne.n	8003934 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2200      	movs	r2, #0
 8003924:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2200      	movs	r2, #0
 800392a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800392e:	6878      	ldr	r0, [r7, #4]
 8003930:	f7ff fd9a 	bl	8003468 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003934:	6878      	ldr	r0, [r7, #4]
 8003936:	f000 faff 	bl	8003f38 <ADC_ConversionStop_Disable>
 800393a:	4603      	mov	r3, r0
 800393c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003942:	f003 0310 	and.w	r3, r3, #16
 8003946:	2b00      	cmp	r3, #0
 8003948:	f040 8099 	bne.w	8003a7e <HAL_ADC_Init+0x18e>
 800394c:	7dfb      	ldrb	r3, [r7, #23]
 800394e:	2b00      	cmp	r3, #0
 8003950:	f040 8095 	bne.w	8003a7e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003958:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800395c:	f023 0302 	bic.w	r3, r3, #2
 8003960:	f043 0202 	orr.w	r2, r3, #2
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003970:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	7b1b      	ldrb	r3, [r3, #12]
 8003976:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003978:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800397a:	68ba      	ldr	r2, [r7, #8]
 800397c:	4313      	orrs	r3, r2
 800397e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	689b      	ldr	r3, [r3, #8]
 8003984:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003988:	d003      	beq.n	8003992 <HAL_ADC_Init+0xa2>
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	689b      	ldr	r3, [r3, #8]
 800398e:	2b01      	cmp	r3, #1
 8003990:	d102      	bne.n	8003998 <HAL_ADC_Init+0xa8>
 8003992:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003996:	e000      	b.n	800399a <HAL_ADC_Init+0xaa>
 8003998:	2300      	movs	r3, #0
 800399a:	693a      	ldr	r2, [r7, #16]
 800399c:	4313      	orrs	r3, r2
 800399e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	7d1b      	ldrb	r3, [r3, #20]
 80039a4:	2b01      	cmp	r3, #1
 80039a6:	d119      	bne.n	80039dc <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	7b1b      	ldrb	r3, [r3, #12]
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d109      	bne.n	80039c4 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	699b      	ldr	r3, [r3, #24]
 80039b4:	3b01      	subs	r3, #1
 80039b6:	035a      	lsls	r2, r3, #13
 80039b8:	693b      	ldr	r3, [r7, #16]
 80039ba:	4313      	orrs	r3, r2
 80039bc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80039c0:	613b      	str	r3, [r7, #16]
 80039c2:	e00b      	b.n	80039dc <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039c8:	f043 0220 	orr.w	r2, r3, #32
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039d4:	f043 0201 	orr.w	r2, r3, #1
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	685b      	ldr	r3, [r3, #4]
 80039e2:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	693a      	ldr	r2, [r7, #16]
 80039ec:	430a      	orrs	r2, r1
 80039ee:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	689a      	ldr	r2, [r3, #8]
 80039f6:	4b28      	ldr	r3, [pc, #160]	; (8003a98 <HAL_ADC_Init+0x1a8>)
 80039f8:	4013      	ands	r3, r2
 80039fa:	687a      	ldr	r2, [r7, #4]
 80039fc:	6812      	ldr	r2, [r2, #0]
 80039fe:	68b9      	ldr	r1, [r7, #8]
 8003a00:	430b      	orrs	r3, r1
 8003a02:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	689b      	ldr	r3, [r3, #8]
 8003a08:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003a0c:	d003      	beq.n	8003a16 <HAL_ADC_Init+0x126>
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	689b      	ldr	r3, [r3, #8]
 8003a12:	2b01      	cmp	r3, #1
 8003a14:	d104      	bne.n	8003a20 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	691b      	ldr	r3, [r3, #16]
 8003a1a:	3b01      	subs	r3, #1
 8003a1c:	051b      	lsls	r3, r3, #20
 8003a1e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a26:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	68fa      	ldr	r2, [r7, #12]
 8003a30:	430a      	orrs	r2, r1
 8003a32:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	689a      	ldr	r2, [r3, #8]
 8003a3a:	4b18      	ldr	r3, [pc, #96]	; (8003a9c <HAL_ADC_Init+0x1ac>)
 8003a3c:	4013      	ands	r3, r2
 8003a3e:	68ba      	ldr	r2, [r7, #8]
 8003a40:	429a      	cmp	r2, r3
 8003a42:	d10b      	bne.n	8003a5c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2200      	movs	r2, #0
 8003a48:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a4e:	f023 0303 	bic.w	r3, r3, #3
 8003a52:	f043 0201 	orr.w	r2, r3, #1
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003a5a:	e018      	b.n	8003a8e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a60:	f023 0312 	bic.w	r3, r3, #18
 8003a64:	f043 0210 	orr.w	r2, r3, #16
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a70:	f043 0201 	orr.w	r2, r3, #1
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8003a78:	2301      	movs	r3, #1
 8003a7a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003a7c:	e007      	b.n	8003a8e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a82:	f043 0210 	orr.w	r2, r3, #16
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003a8e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a90:	4618      	mov	r0, r3
 8003a92:	3718      	adds	r7, #24
 8003a94:	46bd      	mov	sp, r7
 8003a96:	bd80      	pop	{r7, pc}
 8003a98:	ffe1f7fd 	.word	0xffe1f7fd
 8003a9c:	ff1f0efe 	.word	0xff1f0efe

08003aa0 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b086      	sub	sp, #24
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	60f8      	str	r0, [r7, #12]
 8003aa8:	60b9      	str	r1, [r7, #8]
 8003aaa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003aac:	2300      	movs	r3, #0
 8003aae:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	4a64      	ldr	r2, [pc, #400]	; (8003c48 <HAL_ADC_Start_DMA+0x1a8>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d004      	beq.n	8003ac4 <HAL_ADC_Start_DMA+0x24>
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	4a63      	ldr	r2, [pc, #396]	; (8003c4c <HAL_ADC_Start_DMA+0x1ac>)
 8003ac0:	4293      	cmp	r3, r2
 8003ac2:	d106      	bne.n	8003ad2 <HAL_ADC_Start_DMA+0x32>
 8003ac4:	4b60      	ldr	r3, [pc, #384]	; (8003c48 <HAL_ADC_Start_DMA+0x1a8>)
 8003ac6:	685b      	ldr	r3, [r3, #4]
 8003ac8:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	f040 80b3 	bne.w	8003c38 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003ad8:	2b01      	cmp	r3, #1
 8003ada:	d101      	bne.n	8003ae0 <HAL_ADC_Start_DMA+0x40>
 8003adc:	2302      	movs	r3, #2
 8003ade:	e0ae      	b.n	8003c3e <HAL_ADC_Start_DMA+0x19e>
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	2201      	movs	r2, #1
 8003ae4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003ae8:	68f8      	ldr	r0, [r7, #12]
 8003aea:	f000 f9cb 	bl	8003e84 <ADC_Enable>
 8003aee:	4603      	mov	r3, r0
 8003af0:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003af2:	7dfb      	ldrb	r3, [r7, #23]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	f040 809a 	bne.w	8003c2e <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003afe:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003b02:	f023 0301 	bic.w	r3, r3, #1
 8003b06:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4a4e      	ldr	r2, [pc, #312]	; (8003c4c <HAL_ADC_Start_DMA+0x1ac>)
 8003b14:	4293      	cmp	r3, r2
 8003b16:	d105      	bne.n	8003b24 <HAL_ADC_Start_DMA+0x84>
 8003b18:	4b4b      	ldr	r3, [pc, #300]	; (8003c48 <HAL_ADC_Start_DMA+0x1a8>)
 8003b1a:	685b      	ldr	r3, [r3, #4]
 8003b1c:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d115      	bne.n	8003b50 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b28:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	685b      	ldr	r3, [r3, #4]
 8003b36:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d026      	beq.n	8003b8c <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b42:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003b46:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003b4e:	e01d      	b.n	8003b8c <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b54:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	4a39      	ldr	r2, [pc, #228]	; (8003c48 <HAL_ADC_Start_DMA+0x1a8>)
 8003b62:	4293      	cmp	r3, r2
 8003b64:	d004      	beq.n	8003b70 <HAL_ADC_Start_DMA+0xd0>
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	4a38      	ldr	r2, [pc, #224]	; (8003c4c <HAL_ADC_Start_DMA+0x1ac>)
 8003b6c:	4293      	cmp	r3, r2
 8003b6e:	d10d      	bne.n	8003b8c <HAL_ADC_Start_DMA+0xec>
 8003b70:	4b35      	ldr	r3, [pc, #212]	; (8003c48 <HAL_ADC_Start_DMA+0x1a8>)
 8003b72:	685b      	ldr	r3, [r3, #4]
 8003b74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d007      	beq.n	8003b8c <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b80:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003b84:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b90:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d006      	beq.n	8003ba6 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b9c:	f023 0206 	bic.w	r2, r3, #6
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	62da      	str	r2, [r3, #44]	; 0x2c
 8003ba4:	e002      	b.n	8003bac <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	2200      	movs	r2, #0
 8003baa:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	6a1b      	ldr	r3, [r3, #32]
 8003bb8:	4a25      	ldr	r2, [pc, #148]	; (8003c50 <HAL_ADC_Start_DMA+0x1b0>)
 8003bba:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	6a1b      	ldr	r3, [r3, #32]
 8003bc0:	4a24      	ldr	r2, [pc, #144]	; (8003c54 <HAL_ADC_Start_DMA+0x1b4>)
 8003bc2:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	6a1b      	ldr	r3, [r3, #32]
 8003bc8:	4a23      	ldr	r2, [pc, #140]	; (8003c58 <HAL_ADC_Start_DMA+0x1b8>)
 8003bca:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f06f 0202 	mvn.w	r2, #2
 8003bd4:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	689a      	ldr	r2, [r3, #8]
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003be4:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	6a18      	ldr	r0, [r3, #32]
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	334c      	adds	r3, #76	; 0x4c
 8003bf0:	4619      	mov	r1, r3
 8003bf2:	68ba      	ldr	r2, [r7, #8]
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	f000 fbaf 	bl	8004358 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	689b      	ldr	r3, [r3, #8]
 8003c00:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003c04:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003c08:	d108      	bne.n	8003c1c <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	689a      	ldr	r2, [r3, #8]
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8003c18:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8003c1a:	e00f      	b.n	8003c3c <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	689a      	ldr	r2, [r3, #8]
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003c2a:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8003c2c:	e006      	b.n	8003c3c <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	2200      	movs	r2, #0
 8003c32:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8003c36:	e001      	b.n	8003c3c <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003c38:	2301      	movs	r3, #1
 8003c3a:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003c3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c3e:	4618      	mov	r0, r3
 8003c40:	3718      	adds	r7, #24
 8003c42:	46bd      	mov	sp, r7
 8003c44:	bd80      	pop	{r7, pc}
 8003c46:	bf00      	nop
 8003c48:	40012400 	.word	0x40012400
 8003c4c:	40012800 	.word	0x40012800
 8003c50:	08003fbb 	.word	0x08003fbb
 8003c54:	08004037 	.word	0x08004037
 8003c58:	08004053 	.word	0x08004053

08003c5c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003c5c:	b480      	push	{r7}
 8003c5e:	b083      	sub	sp, #12
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003c64:	bf00      	nop
 8003c66:	370c      	adds	r7, #12
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	bc80      	pop	{r7}
 8003c6c:	4770      	bx	lr

08003c6e <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003c6e:	b480      	push	{r7}
 8003c70:	b083      	sub	sp, #12
 8003c72:	af00      	add	r7, sp, #0
 8003c74:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003c76:	bf00      	nop
 8003c78:	370c      	adds	r7, #12
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	bc80      	pop	{r7}
 8003c7e:	4770      	bx	lr

08003c80 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003c80:	b480      	push	{r7}
 8003c82:	b083      	sub	sp, #12
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003c88:	bf00      	nop
 8003c8a:	370c      	adds	r7, #12
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	bc80      	pop	{r7}
 8003c90:	4770      	bx	lr
	...

08003c94 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003c94:	b480      	push	{r7}
 8003c96:	b085      	sub	sp, #20
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
 8003c9c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003cac:	2b01      	cmp	r3, #1
 8003cae:	d101      	bne.n	8003cb4 <HAL_ADC_ConfigChannel+0x20>
 8003cb0:	2302      	movs	r3, #2
 8003cb2:	e0dc      	b.n	8003e6e <HAL_ADC_ConfigChannel+0x1da>
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2201      	movs	r2, #1
 8003cb8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	685b      	ldr	r3, [r3, #4]
 8003cc0:	2b06      	cmp	r3, #6
 8003cc2:	d81c      	bhi.n	8003cfe <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003cca:	683b      	ldr	r3, [r7, #0]
 8003ccc:	685a      	ldr	r2, [r3, #4]
 8003cce:	4613      	mov	r3, r2
 8003cd0:	009b      	lsls	r3, r3, #2
 8003cd2:	4413      	add	r3, r2
 8003cd4:	3b05      	subs	r3, #5
 8003cd6:	221f      	movs	r2, #31
 8003cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cdc:	43db      	mvns	r3, r3
 8003cde:	4019      	ands	r1, r3
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	6818      	ldr	r0, [r3, #0]
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	685a      	ldr	r2, [r3, #4]
 8003ce8:	4613      	mov	r3, r2
 8003cea:	009b      	lsls	r3, r3, #2
 8003cec:	4413      	add	r3, r2
 8003cee:	3b05      	subs	r3, #5
 8003cf0:	fa00 f203 	lsl.w	r2, r0, r3
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	430a      	orrs	r2, r1
 8003cfa:	635a      	str	r2, [r3, #52]	; 0x34
 8003cfc:	e03c      	b.n	8003d78 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	685b      	ldr	r3, [r3, #4]
 8003d02:	2b0c      	cmp	r3, #12
 8003d04:	d81c      	bhi.n	8003d40 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003d0c:	683b      	ldr	r3, [r7, #0]
 8003d0e:	685a      	ldr	r2, [r3, #4]
 8003d10:	4613      	mov	r3, r2
 8003d12:	009b      	lsls	r3, r3, #2
 8003d14:	4413      	add	r3, r2
 8003d16:	3b23      	subs	r3, #35	; 0x23
 8003d18:	221f      	movs	r2, #31
 8003d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d1e:	43db      	mvns	r3, r3
 8003d20:	4019      	ands	r1, r3
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	6818      	ldr	r0, [r3, #0]
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	685a      	ldr	r2, [r3, #4]
 8003d2a:	4613      	mov	r3, r2
 8003d2c:	009b      	lsls	r3, r3, #2
 8003d2e:	4413      	add	r3, r2
 8003d30:	3b23      	subs	r3, #35	; 0x23
 8003d32:	fa00 f203 	lsl.w	r2, r0, r3
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	430a      	orrs	r2, r1
 8003d3c:	631a      	str	r2, [r3, #48]	; 0x30
 8003d3e:	e01b      	b.n	8003d78 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	685a      	ldr	r2, [r3, #4]
 8003d4a:	4613      	mov	r3, r2
 8003d4c:	009b      	lsls	r3, r3, #2
 8003d4e:	4413      	add	r3, r2
 8003d50:	3b41      	subs	r3, #65	; 0x41
 8003d52:	221f      	movs	r2, #31
 8003d54:	fa02 f303 	lsl.w	r3, r2, r3
 8003d58:	43db      	mvns	r3, r3
 8003d5a:	4019      	ands	r1, r3
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	6818      	ldr	r0, [r3, #0]
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	685a      	ldr	r2, [r3, #4]
 8003d64:	4613      	mov	r3, r2
 8003d66:	009b      	lsls	r3, r3, #2
 8003d68:	4413      	add	r3, r2
 8003d6a:	3b41      	subs	r3, #65	; 0x41
 8003d6c:	fa00 f203 	lsl.w	r2, r0, r3
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	430a      	orrs	r2, r1
 8003d76:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	2b09      	cmp	r3, #9
 8003d7e:	d91c      	bls.n	8003dba <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	68d9      	ldr	r1, [r3, #12]
 8003d86:	683b      	ldr	r3, [r7, #0]
 8003d88:	681a      	ldr	r2, [r3, #0]
 8003d8a:	4613      	mov	r3, r2
 8003d8c:	005b      	lsls	r3, r3, #1
 8003d8e:	4413      	add	r3, r2
 8003d90:	3b1e      	subs	r3, #30
 8003d92:	2207      	movs	r2, #7
 8003d94:	fa02 f303 	lsl.w	r3, r2, r3
 8003d98:	43db      	mvns	r3, r3
 8003d9a:	4019      	ands	r1, r3
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	6898      	ldr	r0, [r3, #8]
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	681a      	ldr	r2, [r3, #0]
 8003da4:	4613      	mov	r3, r2
 8003da6:	005b      	lsls	r3, r3, #1
 8003da8:	4413      	add	r3, r2
 8003daa:	3b1e      	subs	r3, #30
 8003dac:	fa00 f203 	lsl.w	r2, r0, r3
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	430a      	orrs	r2, r1
 8003db6:	60da      	str	r2, [r3, #12]
 8003db8:	e019      	b.n	8003dee <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	6919      	ldr	r1, [r3, #16]
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	681a      	ldr	r2, [r3, #0]
 8003dc4:	4613      	mov	r3, r2
 8003dc6:	005b      	lsls	r3, r3, #1
 8003dc8:	4413      	add	r3, r2
 8003dca:	2207      	movs	r2, #7
 8003dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8003dd0:	43db      	mvns	r3, r3
 8003dd2:	4019      	ands	r1, r3
 8003dd4:	683b      	ldr	r3, [r7, #0]
 8003dd6:	6898      	ldr	r0, [r3, #8]
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	681a      	ldr	r2, [r3, #0]
 8003ddc:	4613      	mov	r3, r2
 8003dde:	005b      	lsls	r3, r3, #1
 8003de0:	4413      	add	r3, r2
 8003de2:	fa00 f203 	lsl.w	r2, r0, r3
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	430a      	orrs	r2, r1
 8003dec:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003dee:	683b      	ldr	r3, [r7, #0]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	2b10      	cmp	r3, #16
 8003df4:	d003      	beq.n	8003dfe <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8003df6:	683b      	ldr	r3, [r7, #0]
 8003df8:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003dfa:	2b11      	cmp	r3, #17
 8003dfc:	d132      	bne.n	8003e64 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4a1d      	ldr	r2, [pc, #116]	; (8003e78 <HAL_ADC_ConfigChannel+0x1e4>)
 8003e04:	4293      	cmp	r3, r2
 8003e06:	d125      	bne.n	8003e54 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	689b      	ldr	r3, [r3, #8]
 8003e0e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d126      	bne.n	8003e64 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	689a      	ldr	r2, [r3, #8]
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003e24:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	2b10      	cmp	r3, #16
 8003e2c:	d11a      	bne.n	8003e64 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003e2e:	4b13      	ldr	r3, [pc, #76]	; (8003e7c <HAL_ADC_ConfigChannel+0x1e8>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	4a13      	ldr	r2, [pc, #76]	; (8003e80 <HAL_ADC_ConfigChannel+0x1ec>)
 8003e34:	fba2 2303 	umull	r2, r3, r2, r3
 8003e38:	0c9a      	lsrs	r2, r3, #18
 8003e3a:	4613      	mov	r3, r2
 8003e3c:	009b      	lsls	r3, r3, #2
 8003e3e:	4413      	add	r3, r2
 8003e40:	005b      	lsls	r3, r3, #1
 8003e42:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003e44:	e002      	b.n	8003e4c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8003e46:	68bb      	ldr	r3, [r7, #8]
 8003e48:	3b01      	subs	r3, #1
 8003e4a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003e4c:	68bb      	ldr	r3, [r7, #8]
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d1f9      	bne.n	8003e46 <HAL_ADC_ConfigChannel+0x1b2>
 8003e52:	e007      	b.n	8003e64 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e58:	f043 0220 	orr.w	r2, r3, #32
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003e60:	2301      	movs	r3, #1
 8003e62:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2200      	movs	r2, #0
 8003e68:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003e6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e6e:	4618      	mov	r0, r3
 8003e70:	3714      	adds	r7, #20
 8003e72:	46bd      	mov	sp, r7
 8003e74:	bc80      	pop	{r7}
 8003e76:	4770      	bx	lr
 8003e78:	40012400 	.word	0x40012400
 8003e7c:	20000060 	.word	0x20000060
 8003e80:	431bde83 	.word	0x431bde83

08003e84 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b084      	sub	sp, #16
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003e90:	2300      	movs	r3, #0
 8003e92:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	689b      	ldr	r3, [r3, #8]
 8003e9a:	f003 0301 	and.w	r3, r3, #1
 8003e9e:	2b01      	cmp	r3, #1
 8003ea0:	d040      	beq.n	8003f24 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	689a      	ldr	r2, [r3, #8]
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f042 0201 	orr.w	r2, r2, #1
 8003eb0:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003eb2:	4b1f      	ldr	r3, [pc, #124]	; (8003f30 <ADC_Enable+0xac>)
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	4a1f      	ldr	r2, [pc, #124]	; (8003f34 <ADC_Enable+0xb0>)
 8003eb8:	fba2 2303 	umull	r2, r3, r2, r3
 8003ebc:	0c9b      	lsrs	r3, r3, #18
 8003ebe:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003ec0:	e002      	b.n	8003ec8 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8003ec2:	68bb      	ldr	r3, [r7, #8]
 8003ec4:	3b01      	subs	r3, #1
 8003ec6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003ec8:	68bb      	ldr	r3, [r7, #8]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d1f9      	bne.n	8003ec2 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003ece:	f7ff fce1 	bl	8003894 <HAL_GetTick>
 8003ed2:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003ed4:	e01f      	b.n	8003f16 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003ed6:	f7ff fcdd 	bl	8003894 <HAL_GetTick>
 8003eda:	4602      	mov	r2, r0
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	1ad3      	subs	r3, r2, r3
 8003ee0:	2b02      	cmp	r3, #2
 8003ee2:	d918      	bls.n	8003f16 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	689b      	ldr	r3, [r3, #8]
 8003eea:	f003 0301 	and.w	r3, r3, #1
 8003eee:	2b01      	cmp	r3, #1
 8003ef0:	d011      	beq.n	8003f16 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ef6:	f043 0210 	orr.w	r2, r3, #16
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f02:	f043 0201 	orr.w	r2, r3, #1
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8003f12:	2301      	movs	r3, #1
 8003f14:	e007      	b.n	8003f26 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	689b      	ldr	r3, [r3, #8]
 8003f1c:	f003 0301 	and.w	r3, r3, #1
 8003f20:	2b01      	cmp	r3, #1
 8003f22:	d1d8      	bne.n	8003ed6 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003f24:	2300      	movs	r3, #0
}
 8003f26:	4618      	mov	r0, r3
 8003f28:	3710      	adds	r7, #16
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	bd80      	pop	{r7, pc}
 8003f2e:	bf00      	nop
 8003f30:	20000060 	.word	0x20000060
 8003f34:	431bde83 	.word	0x431bde83

08003f38 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b084      	sub	sp, #16
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003f40:	2300      	movs	r3, #0
 8003f42:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	689b      	ldr	r3, [r3, #8]
 8003f4a:	f003 0301 	and.w	r3, r3, #1
 8003f4e:	2b01      	cmp	r3, #1
 8003f50:	d12e      	bne.n	8003fb0 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	689a      	ldr	r2, [r3, #8]
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f022 0201 	bic.w	r2, r2, #1
 8003f60:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003f62:	f7ff fc97 	bl	8003894 <HAL_GetTick>
 8003f66:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003f68:	e01b      	b.n	8003fa2 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003f6a:	f7ff fc93 	bl	8003894 <HAL_GetTick>
 8003f6e:	4602      	mov	r2, r0
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	1ad3      	subs	r3, r2, r3
 8003f74:	2b02      	cmp	r3, #2
 8003f76:	d914      	bls.n	8003fa2 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	689b      	ldr	r3, [r3, #8]
 8003f7e:	f003 0301 	and.w	r3, r3, #1
 8003f82:	2b01      	cmp	r3, #1
 8003f84:	d10d      	bne.n	8003fa2 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f8a:	f043 0210 	orr.w	r2, r3, #16
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f96:	f043 0201 	orr.w	r2, r3, #1
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	e007      	b.n	8003fb2 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	689b      	ldr	r3, [r3, #8]
 8003fa8:	f003 0301 	and.w	r3, r3, #1
 8003fac:	2b01      	cmp	r3, #1
 8003fae:	d0dc      	beq.n	8003f6a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003fb0:	2300      	movs	r3, #0
}
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	3710      	adds	r7, #16
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bd80      	pop	{r7, pc}

08003fba <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003fba:	b580      	push	{r7, lr}
 8003fbc:	b084      	sub	sp, #16
 8003fbe:	af00      	add	r7, sp, #0
 8003fc0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fc6:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fcc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d127      	bne.n	8004024 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fd8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	689b      	ldr	r3, [r3, #8]
 8003fe6:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003fea:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003fee:	d115      	bne.n	800401c <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d111      	bne.n	800401c <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ffc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004008:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800400c:	2b00      	cmp	r3, #0
 800400e:	d105      	bne.n	800401c <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004014:	f043 0201 	orr.w	r2, r3, #1
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800401c:	68f8      	ldr	r0, [r7, #12]
 800401e:	f7ff fe1d 	bl	8003c5c <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8004022:	e004      	b.n	800402e <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	6a1b      	ldr	r3, [r3, #32]
 8004028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800402a:	6878      	ldr	r0, [r7, #4]
 800402c:	4798      	blx	r3
}
 800402e:	bf00      	nop
 8004030:	3710      	adds	r7, #16
 8004032:	46bd      	mov	sp, r7
 8004034:	bd80      	pop	{r7, pc}

08004036 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004036:	b580      	push	{r7, lr}
 8004038:	b084      	sub	sp, #16
 800403a:	af00      	add	r7, sp, #0
 800403c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004042:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004044:	68f8      	ldr	r0, [r7, #12]
 8004046:	f7ff fe12 	bl	8003c6e <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800404a:	bf00      	nop
 800404c:	3710      	adds	r7, #16
 800404e:	46bd      	mov	sp, r7
 8004050:	bd80      	pop	{r7, pc}

08004052 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8004052:	b580      	push	{r7, lr}
 8004054:	b084      	sub	sp, #16
 8004056:	af00      	add	r7, sp, #0
 8004058:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800405e:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004064:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004070:	f043 0204 	orr.w	r2, r3, #4
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004078:	68f8      	ldr	r0, [r7, #12]
 800407a:	f7ff fe01 	bl	8003c80 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800407e:	bf00      	nop
 8004080:	3710      	adds	r7, #16
 8004082:	46bd      	mov	sp, r7
 8004084:	bd80      	pop	{r7, pc}
	...

08004088 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004088:	b480      	push	{r7}
 800408a:	b085      	sub	sp, #20
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	f003 0307 	and.w	r3, r3, #7
 8004096:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004098:	4b0c      	ldr	r3, [pc, #48]	; (80040cc <__NVIC_SetPriorityGrouping+0x44>)
 800409a:	68db      	ldr	r3, [r3, #12]
 800409c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800409e:	68ba      	ldr	r2, [r7, #8]
 80040a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80040a4:	4013      	ands	r3, r2
 80040a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80040ac:	68bb      	ldr	r3, [r7, #8]
 80040ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80040b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80040b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80040b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80040ba:	4a04      	ldr	r2, [pc, #16]	; (80040cc <__NVIC_SetPriorityGrouping+0x44>)
 80040bc:	68bb      	ldr	r3, [r7, #8]
 80040be:	60d3      	str	r3, [r2, #12]
}
 80040c0:	bf00      	nop
 80040c2:	3714      	adds	r7, #20
 80040c4:	46bd      	mov	sp, r7
 80040c6:	bc80      	pop	{r7}
 80040c8:	4770      	bx	lr
 80040ca:	bf00      	nop
 80040cc:	e000ed00 	.word	0xe000ed00

080040d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80040d0:	b480      	push	{r7}
 80040d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80040d4:	4b04      	ldr	r3, [pc, #16]	; (80040e8 <__NVIC_GetPriorityGrouping+0x18>)
 80040d6:	68db      	ldr	r3, [r3, #12]
 80040d8:	0a1b      	lsrs	r3, r3, #8
 80040da:	f003 0307 	and.w	r3, r3, #7
}
 80040de:	4618      	mov	r0, r3
 80040e0:	46bd      	mov	sp, r7
 80040e2:	bc80      	pop	{r7}
 80040e4:	4770      	bx	lr
 80040e6:	bf00      	nop
 80040e8:	e000ed00 	.word	0xe000ed00

080040ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80040ec:	b480      	push	{r7}
 80040ee:	b083      	sub	sp, #12
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	4603      	mov	r3, r0
 80040f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80040f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	db0b      	blt.n	8004116 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80040fe:	79fb      	ldrb	r3, [r7, #7]
 8004100:	f003 021f 	and.w	r2, r3, #31
 8004104:	4906      	ldr	r1, [pc, #24]	; (8004120 <__NVIC_EnableIRQ+0x34>)
 8004106:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800410a:	095b      	lsrs	r3, r3, #5
 800410c:	2001      	movs	r0, #1
 800410e:	fa00 f202 	lsl.w	r2, r0, r2
 8004112:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004116:	bf00      	nop
 8004118:	370c      	adds	r7, #12
 800411a:	46bd      	mov	sp, r7
 800411c:	bc80      	pop	{r7}
 800411e:	4770      	bx	lr
 8004120:	e000e100 	.word	0xe000e100

08004124 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004124:	b480      	push	{r7}
 8004126:	b083      	sub	sp, #12
 8004128:	af00      	add	r7, sp, #0
 800412a:	4603      	mov	r3, r0
 800412c:	6039      	str	r1, [r7, #0]
 800412e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004130:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004134:	2b00      	cmp	r3, #0
 8004136:	db0a      	blt.n	800414e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004138:	683b      	ldr	r3, [r7, #0]
 800413a:	b2da      	uxtb	r2, r3
 800413c:	490c      	ldr	r1, [pc, #48]	; (8004170 <__NVIC_SetPriority+0x4c>)
 800413e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004142:	0112      	lsls	r2, r2, #4
 8004144:	b2d2      	uxtb	r2, r2
 8004146:	440b      	add	r3, r1
 8004148:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800414c:	e00a      	b.n	8004164 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800414e:	683b      	ldr	r3, [r7, #0]
 8004150:	b2da      	uxtb	r2, r3
 8004152:	4908      	ldr	r1, [pc, #32]	; (8004174 <__NVIC_SetPriority+0x50>)
 8004154:	79fb      	ldrb	r3, [r7, #7]
 8004156:	f003 030f 	and.w	r3, r3, #15
 800415a:	3b04      	subs	r3, #4
 800415c:	0112      	lsls	r2, r2, #4
 800415e:	b2d2      	uxtb	r2, r2
 8004160:	440b      	add	r3, r1
 8004162:	761a      	strb	r2, [r3, #24]
}
 8004164:	bf00      	nop
 8004166:	370c      	adds	r7, #12
 8004168:	46bd      	mov	sp, r7
 800416a:	bc80      	pop	{r7}
 800416c:	4770      	bx	lr
 800416e:	bf00      	nop
 8004170:	e000e100 	.word	0xe000e100
 8004174:	e000ed00 	.word	0xe000ed00

08004178 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004178:	b480      	push	{r7}
 800417a:	b089      	sub	sp, #36	; 0x24
 800417c:	af00      	add	r7, sp, #0
 800417e:	60f8      	str	r0, [r7, #12]
 8004180:	60b9      	str	r1, [r7, #8]
 8004182:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	f003 0307 	and.w	r3, r3, #7
 800418a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800418c:	69fb      	ldr	r3, [r7, #28]
 800418e:	f1c3 0307 	rsb	r3, r3, #7
 8004192:	2b04      	cmp	r3, #4
 8004194:	bf28      	it	cs
 8004196:	2304      	movcs	r3, #4
 8004198:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800419a:	69fb      	ldr	r3, [r7, #28]
 800419c:	3304      	adds	r3, #4
 800419e:	2b06      	cmp	r3, #6
 80041a0:	d902      	bls.n	80041a8 <NVIC_EncodePriority+0x30>
 80041a2:	69fb      	ldr	r3, [r7, #28]
 80041a4:	3b03      	subs	r3, #3
 80041a6:	e000      	b.n	80041aa <NVIC_EncodePriority+0x32>
 80041a8:	2300      	movs	r3, #0
 80041aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80041ac:	f04f 32ff 	mov.w	r2, #4294967295
 80041b0:	69bb      	ldr	r3, [r7, #24]
 80041b2:	fa02 f303 	lsl.w	r3, r2, r3
 80041b6:	43da      	mvns	r2, r3
 80041b8:	68bb      	ldr	r3, [r7, #8]
 80041ba:	401a      	ands	r2, r3
 80041bc:	697b      	ldr	r3, [r7, #20]
 80041be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80041c0:	f04f 31ff 	mov.w	r1, #4294967295
 80041c4:	697b      	ldr	r3, [r7, #20]
 80041c6:	fa01 f303 	lsl.w	r3, r1, r3
 80041ca:	43d9      	mvns	r1, r3
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80041d0:	4313      	orrs	r3, r2
         );
}
 80041d2:	4618      	mov	r0, r3
 80041d4:	3724      	adds	r7, #36	; 0x24
 80041d6:	46bd      	mov	sp, r7
 80041d8:	bc80      	pop	{r7}
 80041da:	4770      	bx	lr

080041dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80041dc:	b580      	push	{r7, lr}
 80041de:	b082      	sub	sp, #8
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	3b01      	subs	r3, #1
 80041e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80041ec:	d301      	bcc.n	80041f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80041ee:	2301      	movs	r3, #1
 80041f0:	e00f      	b.n	8004212 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80041f2:	4a0a      	ldr	r2, [pc, #40]	; (800421c <SysTick_Config+0x40>)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	3b01      	subs	r3, #1
 80041f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80041fa:	210f      	movs	r1, #15
 80041fc:	f04f 30ff 	mov.w	r0, #4294967295
 8004200:	f7ff ff90 	bl	8004124 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004204:	4b05      	ldr	r3, [pc, #20]	; (800421c <SysTick_Config+0x40>)
 8004206:	2200      	movs	r2, #0
 8004208:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800420a:	4b04      	ldr	r3, [pc, #16]	; (800421c <SysTick_Config+0x40>)
 800420c:	2207      	movs	r2, #7
 800420e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004210:	2300      	movs	r3, #0
}
 8004212:	4618      	mov	r0, r3
 8004214:	3708      	adds	r7, #8
 8004216:	46bd      	mov	sp, r7
 8004218:	bd80      	pop	{r7, pc}
 800421a:	bf00      	nop
 800421c:	e000e010 	.word	0xe000e010

08004220 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004220:	b580      	push	{r7, lr}
 8004222:	b082      	sub	sp, #8
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004228:	6878      	ldr	r0, [r7, #4]
 800422a:	f7ff ff2d 	bl	8004088 <__NVIC_SetPriorityGrouping>
}
 800422e:	bf00      	nop
 8004230:	3708      	adds	r7, #8
 8004232:	46bd      	mov	sp, r7
 8004234:	bd80      	pop	{r7, pc}

08004236 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004236:	b580      	push	{r7, lr}
 8004238:	b086      	sub	sp, #24
 800423a:	af00      	add	r7, sp, #0
 800423c:	4603      	mov	r3, r0
 800423e:	60b9      	str	r1, [r7, #8]
 8004240:	607a      	str	r2, [r7, #4]
 8004242:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004244:	2300      	movs	r3, #0
 8004246:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004248:	f7ff ff42 	bl	80040d0 <__NVIC_GetPriorityGrouping>
 800424c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800424e:	687a      	ldr	r2, [r7, #4]
 8004250:	68b9      	ldr	r1, [r7, #8]
 8004252:	6978      	ldr	r0, [r7, #20]
 8004254:	f7ff ff90 	bl	8004178 <NVIC_EncodePriority>
 8004258:	4602      	mov	r2, r0
 800425a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800425e:	4611      	mov	r1, r2
 8004260:	4618      	mov	r0, r3
 8004262:	f7ff ff5f 	bl	8004124 <__NVIC_SetPriority>
}
 8004266:	bf00      	nop
 8004268:	3718      	adds	r7, #24
 800426a:	46bd      	mov	sp, r7
 800426c:	bd80      	pop	{r7, pc}

0800426e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800426e:	b580      	push	{r7, lr}
 8004270:	b082      	sub	sp, #8
 8004272:	af00      	add	r7, sp, #0
 8004274:	4603      	mov	r3, r0
 8004276:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004278:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800427c:	4618      	mov	r0, r3
 800427e:	f7ff ff35 	bl	80040ec <__NVIC_EnableIRQ>
}
 8004282:	bf00      	nop
 8004284:	3708      	adds	r7, #8
 8004286:	46bd      	mov	sp, r7
 8004288:	bd80      	pop	{r7, pc}

0800428a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800428a:	b580      	push	{r7, lr}
 800428c:	b082      	sub	sp, #8
 800428e:	af00      	add	r7, sp, #0
 8004290:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004292:	6878      	ldr	r0, [r7, #4]
 8004294:	f7ff ffa2 	bl	80041dc <SysTick_Config>
 8004298:	4603      	mov	r3, r0
}
 800429a:	4618      	mov	r0, r3
 800429c:	3708      	adds	r7, #8
 800429e:	46bd      	mov	sp, r7
 80042a0:	bd80      	pop	{r7, pc}
	...

080042a4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80042a4:	b480      	push	{r7}
 80042a6:	b085      	sub	sp, #20
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80042ac:	2300      	movs	r3, #0
 80042ae:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d101      	bne.n	80042ba <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80042b6:	2301      	movs	r3, #1
 80042b8:	e043      	b.n	8004342 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	461a      	mov	r2, r3
 80042c0:	4b22      	ldr	r3, [pc, #136]	; (800434c <HAL_DMA_Init+0xa8>)
 80042c2:	4413      	add	r3, r2
 80042c4:	4a22      	ldr	r2, [pc, #136]	; (8004350 <HAL_DMA_Init+0xac>)
 80042c6:	fba2 2303 	umull	r2, r3, r2, r3
 80042ca:	091b      	lsrs	r3, r3, #4
 80042cc:	009a      	lsls	r2, r3, #2
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	4a1f      	ldr	r2, [pc, #124]	; (8004354 <HAL_DMA_Init+0xb0>)
 80042d6:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2202      	movs	r2, #2
 80042dc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80042ee:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80042f2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80042fc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	68db      	ldr	r3, [r3, #12]
 8004302:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004308:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	695b      	ldr	r3, [r3, #20]
 800430e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004314:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	69db      	ldr	r3, [r3, #28]
 800431a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800431c:	68fa      	ldr	r2, [r7, #12]
 800431e:	4313      	orrs	r3, r2
 8004320:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	68fa      	ldr	r2, [r7, #12]
 8004328:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	2200      	movs	r2, #0
 800432e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2201      	movs	r2, #1
 8004334:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2200      	movs	r2, #0
 800433c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8004340:	2300      	movs	r3, #0
}
 8004342:	4618      	mov	r0, r3
 8004344:	3714      	adds	r7, #20
 8004346:	46bd      	mov	sp, r7
 8004348:	bc80      	pop	{r7}
 800434a:	4770      	bx	lr
 800434c:	bffdfff8 	.word	0xbffdfff8
 8004350:	cccccccd 	.word	0xcccccccd
 8004354:	40020000 	.word	0x40020000

08004358 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b086      	sub	sp, #24
 800435c:	af00      	add	r7, sp, #0
 800435e:	60f8      	str	r0, [r7, #12]
 8004360:	60b9      	str	r1, [r7, #8]
 8004362:	607a      	str	r2, [r7, #4]
 8004364:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004366:	2300      	movs	r3, #0
 8004368:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004370:	2b01      	cmp	r3, #1
 8004372:	d101      	bne.n	8004378 <HAL_DMA_Start_IT+0x20>
 8004374:	2302      	movs	r3, #2
 8004376:	e04a      	b.n	800440e <HAL_DMA_Start_IT+0xb6>
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	2201      	movs	r2, #1
 800437c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004386:	2b01      	cmp	r3, #1
 8004388:	d13a      	bne.n	8004400 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	2202      	movs	r2, #2
 800438e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	2200      	movs	r2, #0
 8004396:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	681a      	ldr	r2, [r3, #0]
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f022 0201 	bic.w	r2, r2, #1
 80043a6:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	687a      	ldr	r2, [r7, #4]
 80043ac:	68b9      	ldr	r1, [r7, #8]
 80043ae:	68f8      	ldr	r0, [r7, #12]
 80043b0:	f000 f9ae 	bl	8004710 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d008      	beq.n	80043ce <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	681a      	ldr	r2, [r3, #0]
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f042 020e 	orr.w	r2, r2, #14
 80043ca:	601a      	str	r2, [r3, #0]
 80043cc:	e00f      	b.n	80043ee <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	681a      	ldr	r2, [r3, #0]
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f022 0204 	bic.w	r2, r2, #4
 80043dc:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	681a      	ldr	r2, [r3, #0]
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f042 020a 	orr.w	r2, r2, #10
 80043ec:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	681a      	ldr	r2, [r3, #0]
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f042 0201 	orr.w	r2, r2, #1
 80043fc:	601a      	str	r2, [r3, #0]
 80043fe:	e005      	b.n	800440c <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	2200      	movs	r2, #0
 8004404:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8004408:	2302      	movs	r3, #2
 800440a:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800440c:	7dfb      	ldrb	r3, [r7, #23]
}
 800440e:	4618      	mov	r0, r3
 8004410:	3718      	adds	r7, #24
 8004412:	46bd      	mov	sp, r7
 8004414:	bd80      	pop	{r7, pc}
	...

08004418 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8004418:	b580      	push	{r7, lr}
 800441a:	b084      	sub	sp, #16
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004420:	2300      	movs	r3, #0
 8004422:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800442a:	2b02      	cmp	r3, #2
 800442c:	d005      	beq.n	800443a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2204      	movs	r2, #4
 8004432:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8004434:	2301      	movs	r3, #1
 8004436:	73fb      	strb	r3, [r7, #15]
 8004438:	e051      	b.n	80044de <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	681a      	ldr	r2, [r3, #0]
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f022 020e 	bic.w	r2, r2, #14
 8004448:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	681a      	ldr	r2, [r3, #0]
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f022 0201 	bic.w	r2, r2, #1
 8004458:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	4a22      	ldr	r2, [pc, #136]	; (80044e8 <HAL_DMA_Abort_IT+0xd0>)
 8004460:	4293      	cmp	r3, r2
 8004462:	d029      	beq.n	80044b8 <HAL_DMA_Abort_IT+0xa0>
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	4a20      	ldr	r2, [pc, #128]	; (80044ec <HAL_DMA_Abort_IT+0xd4>)
 800446a:	4293      	cmp	r3, r2
 800446c:	d022      	beq.n	80044b4 <HAL_DMA_Abort_IT+0x9c>
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	4a1f      	ldr	r2, [pc, #124]	; (80044f0 <HAL_DMA_Abort_IT+0xd8>)
 8004474:	4293      	cmp	r3, r2
 8004476:	d01a      	beq.n	80044ae <HAL_DMA_Abort_IT+0x96>
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	4a1d      	ldr	r2, [pc, #116]	; (80044f4 <HAL_DMA_Abort_IT+0xdc>)
 800447e:	4293      	cmp	r3, r2
 8004480:	d012      	beq.n	80044a8 <HAL_DMA_Abort_IT+0x90>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	4a1c      	ldr	r2, [pc, #112]	; (80044f8 <HAL_DMA_Abort_IT+0xe0>)
 8004488:	4293      	cmp	r3, r2
 800448a:	d00a      	beq.n	80044a2 <HAL_DMA_Abort_IT+0x8a>
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	4a1a      	ldr	r2, [pc, #104]	; (80044fc <HAL_DMA_Abort_IT+0xe4>)
 8004492:	4293      	cmp	r3, r2
 8004494:	d102      	bne.n	800449c <HAL_DMA_Abort_IT+0x84>
 8004496:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800449a:	e00e      	b.n	80044ba <HAL_DMA_Abort_IT+0xa2>
 800449c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80044a0:	e00b      	b.n	80044ba <HAL_DMA_Abort_IT+0xa2>
 80044a2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80044a6:	e008      	b.n	80044ba <HAL_DMA_Abort_IT+0xa2>
 80044a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80044ac:	e005      	b.n	80044ba <HAL_DMA_Abort_IT+0xa2>
 80044ae:	f44f 7380 	mov.w	r3, #256	; 0x100
 80044b2:	e002      	b.n	80044ba <HAL_DMA_Abort_IT+0xa2>
 80044b4:	2310      	movs	r3, #16
 80044b6:	e000      	b.n	80044ba <HAL_DMA_Abort_IT+0xa2>
 80044b8:	2301      	movs	r3, #1
 80044ba:	4a11      	ldr	r2, [pc, #68]	; (8004500 <HAL_DMA_Abort_IT+0xe8>)
 80044bc:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2201      	movs	r2, #1
 80044c2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2200      	movs	r2, #0
 80044ca:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d003      	beq.n	80044de <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044da:	6878      	ldr	r0, [r7, #4]
 80044dc:	4798      	blx	r3
    } 
  }
  return status;
 80044de:	7bfb      	ldrb	r3, [r7, #15]
}
 80044e0:	4618      	mov	r0, r3
 80044e2:	3710      	adds	r7, #16
 80044e4:	46bd      	mov	sp, r7
 80044e6:	bd80      	pop	{r7, pc}
 80044e8:	40020008 	.word	0x40020008
 80044ec:	4002001c 	.word	0x4002001c
 80044f0:	40020030 	.word	0x40020030
 80044f4:	40020044 	.word	0x40020044
 80044f8:	40020058 	.word	0x40020058
 80044fc:	4002006c 	.word	0x4002006c
 8004500:	40020000 	.word	0x40020000

08004504 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b084      	sub	sp, #16
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004520:	2204      	movs	r2, #4
 8004522:	409a      	lsls	r2, r3
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	4013      	ands	r3, r2
 8004528:	2b00      	cmp	r3, #0
 800452a:	d04f      	beq.n	80045cc <HAL_DMA_IRQHandler+0xc8>
 800452c:	68bb      	ldr	r3, [r7, #8]
 800452e:	f003 0304 	and.w	r3, r3, #4
 8004532:	2b00      	cmp	r3, #0
 8004534:	d04a      	beq.n	80045cc <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f003 0320 	and.w	r3, r3, #32
 8004540:	2b00      	cmp	r3, #0
 8004542:	d107      	bne.n	8004554 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	681a      	ldr	r2, [r3, #0]
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f022 0204 	bic.w	r2, r2, #4
 8004552:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	4a66      	ldr	r2, [pc, #408]	; (80046f4 <HAL_DMA_IRQHandler+0x1f0>)
 800455a:	4293      	cmp	r3, r2
 800455c:	d029      	beq.n	80045b2 <HAL_DMA_IRQHandler+0xae>
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	4a65      	ldr	r2, [pc, #404]	; (80046f8 <HAL_DMA_IRQHandler+0x1f4>)
 8004564:	4293      	cmp	r3, r2
 8004566:	d022      	beq.n	80045ae <HAL_DMA_IRQHandler+0xaa>
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	4a63      	ldr	r2, [pc, #396]	; (80046fc <HAL_DMA_IRQHandler+0x1f8>)
 800456e:	4293      	cmp	r3, r2
 8004570:	d01a      	beq.n	80045a8 <HAL_DMA_IRQHandler+0xa4>
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	4a62      	ldr	r2, [pc, #392]	; (8004700 <HAL_DMA_IRQHandler+0x1fc>)
 8004578:	4293      	cmp	r3, r2
 800457a:	d012      	beq.n	80045a2 <HAL_DMA_IRQHandler+0x9e>
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	4a60      	ldr	r2, [pc, #384]	; (8004704 <HAL_DMA_IRQHandler+0x200>)
 8004582:	4293      	cmp	r3, r2
 8004584:	d00a      	beq.n	800459c <HAL_DMA_IRQHandler+0x98>
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	4a5f      	ldr	r2, [pc, #380]	; (8004708 <HAL_DMA_IRQHandler+0x204>)
 800458c:	4293      	cmp	r3, r2
 800458e:	d102      	bne.n	8004596 <HAL_DMA_IRQHandler+0x92>
 8004590:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004594:	e00e      	b.n	80045b4 <HAL_DMA_IRQHandler+0xb0>
 8004596:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800459a:	e00b      	b.n	80045b4 <HAL_DMA_IRQHandler+0xb0>
 800459c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80045a0:	e008      	b.n	80045b4 <HAL_DMA_IRQHandler+0xb0>
 80045a2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80045a6:	e005      	b.n	80045b4 <HAL_DMA_IRQHandler+0xb0>
 80045a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80045ac:	e002      	b.n	80045b4 <HAL_DMA_IRQHandler+0xb0>
 80045ae:	2340      	movs	r3, #64	; 0x40
 80045b0:	e000      	b.n	80045b4 <HAL_DMA_IRQHandler+0xb0>
 80045b2:	2304      	movs	r3, #4
 80045b4:	4a55      	ldr	r2, [pc, #340]	; (800470c <HAL_DMA_IRQHandler+0x208>)
 80045b6:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045bc:	2b00      	cmp	r3, #0
 80045be:	f000 8094 	beq.w	80046ea <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045c6:	6878      	ldr	r0, [r7, #4]
 80045c8:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80045ca:	e08e      	b.n	80046ea <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045d0:	2202      	movs	r2, #2
 80045d2:	409a      	lsls	r2, r3
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	4013      	ands	r3, r2
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d056      	beq.n	800468a <HAL_DMA_IRQHandler+0x186>
 80045dc:	68bb      	ldr	r3, [r7, #8]
 80045de:	f003 0302 	and.w	r3, r3, #2
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d051      	beq.n	800468a <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f003 0320 	and.w	r3, r3, #32
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d10b      	bne.n	800460c <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	681a      	ldr	r2, [r3, #0]
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f022 020a 	bic.w	r2, r2, #10
 8004602:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2201      	movs	r2, #1
 8004608:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	4a38      	ldr	r2, [pc, #224]	; (80046f4 <HAL_DMA_IRQHandler+0x1f0>)
 8004612:	4293      	cmp	r3, r2
 8004614:	d029      	beq.n	800466a <HAL_DMA_IRQHandler+0x166>
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	4a37      	ldr	r2, [pc, #220]	; (80046f8 <HAL_DMA_IRQHandler+0x1f4>)
 800461c:	4293      	cmp	r3, r2
 800461e:	d022      	beq.n	8004666 <HAL_DMA_IRQHandler+0x162>
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	4a35      	ldr	r2, [pc, #212]	; (80046fc <HAL_DMA_IRQHandler+0x1f8>)
 8004626:	4293      	cmp	r3, r2
 8004628:	d01a      	beq.n	8004660 <HAL_DMA_IRQHandler+0x15c>
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	4a34      	ldr	r2, [pc, #208]	; (8004700 <HAL_DMA_IRQHandler+0x1fc>)
 8004630:	4293      	cmp	r3, r2
 8004632:	d012      	beq.n	800465a <HAL_DMA_IRQHandler+0x156>
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	4a32      	ldr	r2, [pc, #200]	; (8004704 <HAL_DMA_IRQHandler+0x200>)
 800463a:	4293      	cmp	r3, r2
 800463c:	d00a      	beq.n	8004654 <HAL_DMA_IRQHandler+0x150>
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	4a31      	ldr	r2, [pc, #196]	; (8004708 <HAL_DMA_IRQHandler+0x204>)
 8004644:	4293      	cmp	r3, r2
 8004646:	d102      	bne.n	800464e <HAL_DMA_IRQHandler+0x14a>
 8004648:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800464c:	e00e      	b.n	800466c <HAL_DMA_IRQHandler+0x168>
 800464e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004652:	e00b      	b.n	800466c <HAL_DMA_IRQHandler+0x168>
 8004654:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004658:	e008      	b.n	800466c <HAL_DMA_IRQHandler+0x168>
 800465a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800465e:	e005      	b.n	800466c <HAL_DMA_IRQHandler+0x168>
 8004660:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004664:	e002      	b.n	800466c <HAL_DMA_IRQHandler+0x168>
 8004666:	2320      	movs	r3, #32
 8004668:	e000      	b.n	800466c <HAL_DMA_IRQHandler+0x168>
 800466a:	2302      	movs	r3, #2
 800466c:	4a27      	ldr	r2, [pc, #156]	; (800470c <HAL_DMA_IRQHandler+0x208>)
 800466e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2200      	movs	r2, #0
 8004674:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800467c:	2b00      	cmp	r3, #0
 800467e:	d034      	beq.n	80046ea <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004684:	6878      	ldr	r0, [r7, #4]
 8004686:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8004688:	e02f      	b.n	80046ea <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800468e:	2208      	movs	r2, #8
 8004690:	409a      	lsls	r2, r3
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	4013      	ands	r3, r2
 8004696:	2b00      	cmp	r3, #0
 8004698:	d028      	beq.n	80046ec <HAL_DMA_IRQHandler+0x1e8>
 800469a:	68bb      	ldr	r3, [r7, #8]
 800469c:	f003 0308 	and.w	r3, r3, #8
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d023      	beq.n	80046ec <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	681a      	ldr	r2, [r3, #0]
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f022 020e 	bic.w	r2, r2, #14
 80046b2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046bc:	2101      	movs	r1, #1
 80046be:	fa01 f202 	lsl.w	r2, r1, r2
 80046c2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2201      	movs	r2, #1
 80046c8:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	2201      	movs	r2, #1
 80046ce:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2200      	movs	r2, #0
 80046d6:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d004      	beq.n	80046ec <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046e6:	6878      	ldr	r0, [r7, #4]
 80046e8:	4798      	blx	r3
    }
  }
  return;
 80046ea:	bf00      	nop
 80046ec:	bf00      	nop
}
 80046ee:	3710      	adds	r7, #16
 80046f0:	46bd      	mov	sp, r7
 80046f2:	bd80      	pop	{r7, pc}
 80046f4:	40020008 	.word	0x40020008
 80046f8:	4002001c 	.word	0x4002001c
 80046fc:	40020030 	.word	0x40020030
 8004700:	40020044 	.word	0x40020044
 8004704:	40020058 	.word	0x40020058
 8004708:	4002006c 	.word	0x4002006c
 800470c:	40020000 	.word	0x40020000

08004710 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004710:	b480      	push	{r7}
 8004712:	b085      	sub	sp, #20
 8004714:	af00      	add	r7, sp, #0
 8004716:	60f8      	str	r0, [r7, #12]
 8004718:	60b9      	str	r1, [r7, #8]
 800471a:	607a      	str	r2, [r7, #4]
 800471c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004726:	2101      	movs	r1, #1
 8004728:	fa01 f202 	lsl.w	r2, r1, r2
 800472c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	683a      	ldr	r2, [r7, #0]
 8004734:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	685b      	ldr	r3, [r3, #4]
 800473a:	2b10      	cmp	r3, #16
 800473c:	d108      	bne.n	8004750 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	687a      	ldr	r2, [r7, #4]
 8004744:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	68ba      	ldr	r2, [r7, #8]
 800474c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800474e:	e007      	b.n	8004760 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	68ba      	ldr	r2, [r7, #8]
 8004756:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	687a      	ldr	r2, [r7, #4]
 800475e:	60da      	str	r2, [r3, #12]
}
 8004760:	bf00      	nop
 8004762:	3714      	adds	r7, #20
 8004764:	46bd      	mov	sp, r7
 8004766:	bc80      	pop	{r7}
 8004768:	4770      	bx	lr
	...

0800476c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800476c:	b480      	push	{r7}
 800476e:	b08b      	sub	sp, #44	; 0x2c
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
 8004774:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004776:	2300      	movs	r3, #0
 8004778:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800477a:	2300      	movs	r3, #0
 800477c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800477e:	e169      	b.n	8004a54 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004780:	2201      	movs	r2, #1
 8004782:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004784:	fa02 f303 	lsl.w	r3, r2, r3
 8004788:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	69fa      	ldr	r2, [r7, #28]
 8004790:	4013      	ands	r3, r2
 8004792:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004794:	69ba      	ldr	r2, [r7, #24]
 8004796:	69fb      	ldr	r3, [r7, #28]
 8004798:	429a      	cmp	r2, r3
 800479a:	f040 8158 	bne.w	8004a4e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	685b      	ldr	r3, [r3, #4]
 80047a2:	4a9a      	ldr	r2, [pc, #616]	; (8004a0c <HAL_GPIO_Init+0x2a0>)
 80047a4:	4293      	cmp	r3, r2
 80047a6:	d05e      	beq.n	8004866 <HAL_GPIO_Init+0xfa>
 80047a8:	4a98      	ldr	r2, [pc, #608]	; (8004a0c <HAL_GPIO_Init+0x2a0>)
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d875      	bhi.n	800489a <HAL_GPIO_Init+0x12e>
 80047ae:	4a98      	ldr	r2, [pc, #608]	; (8004a10 <HAL_GPIO_Init+0x2a4>)
 80047b0:	4293      	cmp	r3, r2
 80047b2:	d058      	beq.n	8004866 <HAL_GPIO_Init+0xfa>
 80047b4:	4a96      	ldr	r2, [pc, #600]	; (8004a10 <HAL_GPIO_Init+0x2a4>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d86f      	bhi.n	800489a <HAL_GPIO_Init+0x12e>
 80047ba:	4a96      	ldr	r2, [pc, #600]	; (8004a14 <HAL_GPIO_Init+0x2a8>)
 80047bc:	4293      	cmp	r3, r2
 80047be:	d052      	beq.n	8004866 <HAL_GPIO_Init+0xfa>
 80047c0:	4a94      	ldr	r2, [pc, #592]	; (8004a14 <HAL_GPIO_Init+0x2a8>)
 80047c2:	4293      	cmp	r3, r2
 80047c4:	d869      	bhi.n	800489a <HAL_GPIO_Init+0x12e>
 80047c6:	4a94      	ldr	r2, [pc, #592]	; (8004a18 <HAL_GPIO_Init+0x2ac>)
 80047c8:	4293      	cmp	r3, r2
 80047ca:	d04c      	beq.n	8004866 <HAL_GPIO_Init+0xfa>
 80047cc:	4a92      	ldr	r2, [pc, #584]	; (8004a18 <HAL_GPIO_Init+0x2ac>)
 80047ce:	4293      	cmp	r3, r2
 80047d0:	d863      	bhi.n	800489a <HAL_GPIO_Init+0x12e>
 80047d2:	4a92      	ldr	r2, [pc, #584]	; (8004a1c <HAL_GPIO_Init+0x2b0>)
 80047d4:	4293      	cmp	r3, r2
 80047d6:	d046      	beq.n	8004866 <HAL_GPIO_Init+0xfa>
 80047d8:	4a90      	ldr	r2, [pc, #576]	; (8004a1c <HAL_GPIO_Init+0x2b0>)
 80047da:	4293      	cmp	r3, r2
 80047dc:	d85d      	bhi.n	800489a <HAL_GPIO_Init+0x12e>
 80047de:	2b12      	cmp	r3, #18
 80047e0:	d82a      	bhi.n	8004838 <HAL_GPIO_Init+0xcc>
 80047e2:	2b12      	cmp	r3, #18
 80047e4:	d859      	bhi.n	800489a <HAL_GPIO_Init+0x12e>
 80047e6:	a201      	add	r2, pc, #4	; (adr r2, 80047ec <HAL_GPIO_Init+0x80>)
 80047e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047ec:	08004867 	.word	0x08004867
 80047f0:	08004841 	.word	0x08004841
 80047f4:	08004853 	.word	0x08004853
 80047f8:	08004895 	.word	0x08004895
 80047fc:	0800489b 	.word	0x0800489b
 8004800:	0800489b 	.word	0x0800489b
 8004804:	0800489b 	.word	0x0800489b
 8004808:	0800489b 	.word	0x0800489b
 800480c:	0800489b 	.word	0x0800489b
 8004810:	0800489b 	.word	0x0800489b
 8004814:	0800489b 	.word	0x0800489b
 8004818:	0800489b 	.word	0x0800489b
 800481c:	0800489b 	.word	0x0800489b
 8004820:	0800489b 	.word	0x0800489b
 8004824:	0800489b 	.word	0x0800489b
 8004828:	0800489b 	.word	0x0800489b
 800482c:	0800489b 	.word	0x0800489b
 8004830:	08004849 	.word	0x08004849
 8004834:	0800485d 	.word	0x0800485d
 8004838:	4a79      	ldr	r2, [pc, #484]	; (8004a20 <HAL_GPIO_Init+0x2b4>)
 800483a:	4293      	cmp	r3, r2
 800483c:	d013      	beq.n	8004866 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800483e:	e02c      	b.n	800489a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	68db      	ldr	r3, [r3, #12]
 8004844:	623b      	str	r3, [r7, #32]
          break;
 8004846:	e029      	b.n	800489c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	68db      	ldr	r3, [r3, #12]
 800484c:	3304      	adds	r3, #4
 800484e:	623b      	str	r3, [r7, #32]
          break;
 8004850:	e024      	b.n	800489c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	68db      	ldr	r3, [r3, #12]
 8004856:	3308      	adds	r3, #8
 8004858:	623b      	str	r3, [r7, #32]
          break;
 800485a:	e01f      	b.n	800489c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	68db      	ldr	r3, [r3, #12]
 8004860:	330c      	adds	r3, #12
 8004862:	623b      	str	r3, [r7, #32]
          break;
 8004864:	e01a      	b.n	800489c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	689b      	ldr	r3, [r3, #8]
 800486a:	2b00      	cmp	r3, #0
 800486c:	d102      	bne.n	8004874 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800486e:	2304      	movs	r3, #4
 8004870:	623b      	str	r3, [r7, #32]
          break;
 8004872:	e013      	b.n	800489c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004874:	683b      	ldr	r3, [r7, #0]
 8004876:	689b      	ldr	r3, [r3, #8]
 8004878:	2b01      	cmp	r3, #1
 800487a:	d105      	bne.n	8004888 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800487c:	2308      	movs	r3, #8
 800487e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	69fa      	ldr	r2, [r7, #28]
 8004884:	611a      	str	r2, [r3, #16]
          break;
 8004886:	e009      	b.n	800489c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004888:	2308      	movs	r3, #8
 800488a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	69fa      	ldr	r2, [r7, #28]
 8004890:	615a      	str	r2, [r3, #20]
          break;
 8004892:	e003      	b.n	800489c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004894:	2300      	movs	r3, #0
 8004896:	623b      	str	r3, [r7, #32]
          break;
 8004898:	e000      	b.n	800489c <HAL_GPIO_Init+0x130>
          break;
 800489a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800489c:	69bb      	ldr	r3, [r7, #24]
 800489e:	2bff      	cmp	r3, #255	; 0xff
 80048a0:	d801      	bhi.n	80048a6 <HAL_GPIO_Init+0x13a>
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	e001      	b.n	80048aa <HAL_GPIO_Init+0x13e>
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	3304      	adds	r3, #4
 80048aa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80048ac:	69bb      	ldr	r3, [r7, #24]
 80048ae:	2bff      	cmp	r3, #255	; 0xff
 80048b0:	d802      	bhi.n	80048b8 <HAL_GPIO_Init+0x14c>
 80048b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048b4:	009b      	lsls	r3, r3, #2
 80048b6:	e002      	b.n	80048be <HAL_GPIO_Init+0x152>
 80048b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048ba:	3b08      	subs	r3, #8
 80048bc:	009b      	lsls	r3, r3, #2
 80048be:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80048c0:	697b      	ldr	r3, [r7, #20]
 80048c2:	681a      	ldr	r2, [r3, #0]
 80048c4:	210f      	movs	r1, #15
 80048c6:	693b      	ldr	r3, [r7, #16]
 80048c8:	fa01 f303 	lsl.w	r3, r1, r3
 80048cc:	43db      	mvns	r3, r3
 80048ce:	401a      	ands	r2, r3
 80048d0:	6a39      	ldr	r1, [r7, #32]
 80048d2:	693b      	ldr	r3, [r7, #16]
 80048d4:	fa01 f303 	lsl.w	r3, r1, r3
 80048d8:	431a      	orrs	r2, r3
 80048da:	697b      	ldr	r3, [r7, #20]
 80048dc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	685b      	ldr	r3, [r3, #4]
 80048e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	f000 80b1 	beq.w	8004a4e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80048ec:	4b4d      	ldr	r3, [pc, #308]	; (8004a24 <HAL_GPIO_Init+0x2b8>)
 80048ee:	699b      	ldr	r3, [r3, #24]
 80048f0:	4a4c      	ldr	r2, [pc, #304]	; (8004a24 <HAL_GPIO_Init+0x2b8>)
 80048f2:	f043 0301 	orr.w	r3, r3, #1
 80048f6:	6193      	str	r3, [r2, #24]
 80048f8:	4b4a      	ldr	r3, [pc, #296]	; (8004a24 <HAL_GPIO_Init+0x2b8>)
 80048fa:	699b      	ldr	r3, [r3, #24]
 80048fc:	f003 0301 	and.w	r3, r3, #1
 8004900:	60bb      	str	r3, [r7, #8]
 8004902:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004904:	4a48      	ldr	r2, [pc, #288]	; (8004a28 <HAL_GPIO_Init+0x2bc>)
 8004906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004908:	089b      	lsrs	r3, r3, #2
 800490a:	3302      	adds	r3, #2
 800490c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004910:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004914:	f003 0303 	and.w	r3, r3, #3
 8004918:	009b      	lsls	r3, r3, #2
 800491a:	220f      	movs	r2, #15
 800491c:	fa02 f303 	lsl.w	r3, r2, r3
 8004920:	43db      	mvns	r3, r3
 8004922:	68fa      	ldr	r2, [r7, #12]
 8004924:	4013      	ands	r3, r2
 8004926:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	4a40      	ldr	r2, [pc, #256]	; (8004a2c <HAL_GPIO_Init+0x2c0>)
 800492c:	4293      	cmp	r3, r2
 800492e:	d013      	beq.n	8004958 <HAL_GPIO_Init+0x1ec>
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	4a3f      	ldr	r2, [pc, #252]	; (8004a30 <HAL_GPIO_Init+0x2c4>)
 8004934:	4293      	cmp	r3, r2
 8004936:	d00d      	beq.n	8004954 <HAL_GPIO_Init+0x1e8>
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	4a3e      	ldr	r2, [pc, #248]	; (8004a34 <HAL_GPIO_Init+0x2c8>)
 800493c:	4293      	cmp	r3, r2
 800493e:	d007      	beq.n	8004950 <HAL_GPIO_Init+0x1e4>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	4a3d      	ldr	r2, [pc, #244]	; (8004a38 <HAL_GPIO_Init+0x2cc>)
 8004944:	4293      	cmp	r3, r2
 8004946:	d101      	bne.n	800494c <HAL_GPIO_Init+0x1e0>
 8004948:	2303      	movs	r3, #3
 800494a:	e006      	b.n	800495a <HAL_GPIO_Init+0x1ee>
 800494c:	2304      	movs	r3, #4
 800494e:	e004      	b.n	800495a <HAL_GPIO_Init+0x1ee>
 8004950:	2302      	movs	r3, #2
 8004952:	e002      	b.n	800495a <HAL_GPIO_Init+0x1ee>
 8004954:	2301      	movs	r3, #1
 8004956:	e000      	b.n	800495a <HAL_GPIO_Init+0x1ee>
 8004958:	2300      	movs	r3, #0
 800495a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800495c:	f002 0203 	and.w	r2, r2, #3
 8004960:	0092      	lsls	r2, r2, #2
 8004962:	4093      	lsls	r3, r2
 8004964:	68fa      	ldr	r2, [r7, #12]
 8004966:	4313      	orrs	r3, r2
 8004968:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800496a:	492f      	ldr	r1, [pc, #188]	; (8004a28 <HAL_GPIO_Init+0x2bc>)
 800496c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800496e:	089b      	lsrs	r3, r3, #2
 8004970:	3302      	adds	r3, #2
 8004972:	68fa      	ldr	r2, [r7, #12]
 8004974:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	685b      	ldr	r3, [r3, #4]
 800497c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004980:	2b00      	cmp	r3, #0
 8004982:	d006      	beq.n	8004992 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004984:	4b2d      	ldr	r3, [pc, #180]	; (8004a3c <HAL_GPIO_Init+0x2d0>)
 8004986:	681a      	ldr	r2, [r3, #0]
 8004988:	492c      	ldr	r1, [pc, #176]	; (8004a3c <HAL_GPIO_Init+0x2d0>)
 800498a:	69bb      	ldr	r3, [r7, #24]
 800498c:	4313      	orrs	r3, r2
 800498e:	600b      	str	r3, [r1, #0]
 8004990:	e006      	b.n	80049a0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004992:	4b2a      	ldr	r3, [pc, #168]	; (8004a3c <HAL_GPIO_Init+0x2d0>)
 8004994:	681a      	ldr	r2, [r3, #0]
 8004996:	69bb      	ldr	r3, [r7, #24]
 8004998:	43db      	mvns	r3, r3
 800499a:	4928      	ldr	r1, [pc, #160]	; (8004a3c <HAL_GPIO_Init+0x2d0>)
 800499c:	4013      	ands	r3, r2
 800499e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	685b      	ldr	r3, [r3, #4]
 80049a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d006      	beq.n	80049ba <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80049ac:	4b23      	ldr	r3, [pc, #140]	; (8004a3c <HAL_GPIO_Init+0x2d0>)
 80049ae:	685a      	ldr	r2, [r3, #4]
 80049b0:	4922      	ldr	r1, [pc, #136]	; (8004a3c <HAL_GPIO_Init+0x2d0>)
 80049b2:	69bb      	ldr	r3, [r7, #24]
 80049b4:	4313      	orrs	r3, r2
 80049b6:	604b      	str	r3, [r1, #4]
 80049b8:	e006      	b.n	80049c8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80049ba:	4b20      	ldr	r3, [pc, #128]	; (8004a3c <HAL_GPIO_Init+0x2d0>)
 80049bc:	685a      	ldr	r2, [r3, #4]
 80049be:	69bb      	ldr	r3, [r7, #24]
 80049c0:	43db      	mvns	r3, r3
 80049c2:	491e      	ldr	r1, [pc, #120]	; (8004a3c <HAL_GPIO_Init+0x2d0>)
 80049c4:	4013      	ands	r3, r2
 80049c6:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	685b      	ldr	r3, [r3, #4]
 80049cc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d006      	beq.n	80049e2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80049d4:	4b19      	ldr	r3, [pc, #100]	; (8004a3c <HAL_GPIO_Init+0x2d0>)
 80049d6:	689a      	ldr	r2, [r3, #8]
 80049d8:	4918      	ldr	r1, [pc, #96]	; (8004a3c <HAL_GPIO_Init+0x2d0>)
 80049da:	69bb      	ldr	r3, [r7, #24]
 80049dc:	4313      	orrs	r3, r2
 80049de:	608b      	str	r3, [r1, #8]
 80049e0:	e006      	b.n	80049f0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80049e2:	4b16      	ldr	r3, [pc, #88]	; (8004a3c <HAL_GPIO_Init+0x2d0>)
 80049e4:	689a      	ldr	r2, [r3, #8]
 80049e6:	69bb      	ldr	r3, [r7, #24]
 80049e8:	43db      	mvns	r3, r3
 80049ea:	4914      	ldr	r1, [pc, #80]	; (8004a3c <HAL_GPIO_Init+0x2d0>)
 80049ec:	4013      	ands	r3, r2
 80049ee:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80049f0:	683b      	ldr	r3, [r7, #0]
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d021      	beq.n	8004a40 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80049fc:	4b0f      	ldr	r3, [pc, #60]	; (8004a3c <HAL_GPIO_Init+0x2d0>)
 80049fe:	68da      	ldr	r2, [r3, #12]
 8004a00:	490e      	ldr	r1, [pc, #56]	; (8004a3c <HAL_GPIO_Init+0x2d0>)
 8004a02:	69bb      	ldr	r3, [r7, #24]
 8004a04:	4313      	orrs	r3, r2
 8004a06:	60cb      	str	r3, [r1, #12]
 8004a08:	e021      	b.n	8004a4e <HAL_GPIO_Init+0x2e2>
 8004a0a:	bf00      	nop
 8004a0c:	10320000 	.word	0x10320000
 8004a10:	10310000 	.word	0x10310000
 8004a14:	10220000 	.word	0x10220000
 8004a18:	10210000 	.word	0x10210000
 8004a1c:	10120000 	.word	0x10120000
 8004a20:	10110000 	.word	0x10110000
 8004a24:	40021000 	.word	0x40021000
 8004a28:	40010000 	.word	0x40010000
 8004a2c:	40010800 	.word	0x40010800
 8004a30:	40010c00 	.word	0x40010c00
 8004a34:	40011000 	.word	0x40011000
 8004a38:	40011400 	.word	0x40011400
 8004a3c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004a40:	4b0b      	ldr	r3, [pc, #44]	; (8004a70 <HAL_GPIO_Init+0x304>)
 8004a42:	68da      	ldr	r2, [r3, #12]
 8004a44:	69bb      	ldr	r3, [r7, #24]
 8004a46:	43db      	mvns	r3, r3
 8004a48:	4909      	ldr	r1, [pc, #36]	; (8004a70 <HAL_GPIO_Init+0x304>)
 8004a4a:	4013      	ands	r3, r2
 8004a4c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8004a4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a50:	3301      	adds	r3, #1
 8004a52:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	681a      	ldr	r2, [r3, #0]
 8004a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a5a:	fa22 f303 	lsr.w	r3, r2, r3
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	f47f ae8e 	bne.w	8004780 <HAL_GPIO_Init+0x14>
  }
}
 8004a64:	bf00      	nop
 8004a66:	bf00      	nop
 8004a68:	372c      	adds	r7, #44	; 0x2c
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	bc80      	pop	{r7}
 8004a6e:	4770      	bx	lr
 8004a70:	40010400 	.word	0x40010400

08004a74 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004a74:	b480      	push	{r7}
 8004a76:	b085      	sub	sp, #20
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
 8004a7c:	460b      	mov	r3, r1
 8004a7e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	689a      	ldr	r2, [r3, #8]
 8004a84:	887b      	ldrh	r3, [r7, #2]
 8004a86:	4013      	ands	r3, r2
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d002      	beq.n	8004a92 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004a8c:	2301      	movs	r3, #1
 8004a8e:	73fb      	strb	r3, [r7, #15]
 8004a90:	e001      	b.n	8004a96 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004a92:	2300      	movs	r3, #0
 8004a94:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004a96:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a98:	4618      	mov	r0, r3
 8004a9a:	3714      	adds	r7, #20
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	bc80      	pop	{r7}
 8004aa0:	4770      	bx	lr

08004aa2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004aa2:	b480      	push	{r7}
 8004aa4:	b083      	sub	sp, #12
 8004aa6:	af00      	add	r7, sp, #0
 8004aa8:	6078      	str	r0, [r7, #4]
 8004aaa:	460b      	mov	r3, r1
 8004aac:	807b      	strh	r3, [r7, #2]
 8004aae:	4613      	mov	r3, r2
 8004ab0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004ab2:	787b      	ldrb	r3, [r7, #1]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d003      	beq.n	8004ac0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004ab8:	887a      	ldrh	r2, [r7, #2]
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004abe:	e003      	b.n	8004ac8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004ac0:	887b      	ldrh	r3, [r7, #2]
 8004ac2:	041a      	lsls	r2, r3, #16
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	611a      	str	r2, [r3, #16]
}
 8004ac8:	bf00      	nop
 8004aca:	370c      	adds	r7, #12
 8004acc:	46bd      	mov	sp, r7
 8004ace:	bc80      	pop	{r7}
 8004ad0:	4770      	bx	lr
	...

08004ad4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b082      	sub	sp, #8
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	4603      	mov	r3, r0
 8004adc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004ade:	4b08      	ldr	r3, [pc, #32]	; (8004b00 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004ae0:	695a      	ldr	r2, [r3, #20]
 8004ae2:	88fb      	ldrh	r3, [r7, #6]
 8004ae4:	4013      	ands	r3, r2
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d006      	beq.n	8004af8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004aea:	4a05      	ldr	r2, [pc, #20]	; (8004b00 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004aec:	88fb      	ldrh	r3, [r7, #6]
 8004aee:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004af0:	88fb      	ldrh	r3, [r7, #6]
 8004af2:	4618      	mov	r0, r3
 8004af4:	f7fd fb14 	bl	8002120 <HAL_GPIO_EXTI_Callback>
  }
}
 8004af8:	bf00      	nop
 8004afa:	3708      	adds	r7, #8
 8004afc:	46bd      	mov	sp, r7
 8004afe:	bd80      	pop	{r7, pc}
 8004b00:	40010400 	.word	0x40010400

08004b04 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b084      	sub	sp, #16
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d101      	bne.n	8004b16 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004b12:	2301      	movs	r3, #1
 8004b14:	e12b      	b.n	8004d6e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b1c:	b2db      	uxtb	r3, r3
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d106      	bne.n	8004b30 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2200      	movs	r2, #0
 8004b26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004b2a:	6878      	ldr	r0, [r7, #4]
 8004b2c:	f7fe fd04 	bl	8003538 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2224      	movs	r2, #36	; 0x24
 8004b34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	681a      	ldr	r2, [r3, #0]
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f022 0201 	bic.w	r2, r2, #1
 8004b46:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	681a      	ldr	r2, [r3, #0]
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004b56:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	681a      	ldr	r2, [r3, #0]
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004b66:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004b68:	f001 fc36 	bl	80063d8 <HAL_RCC_GetPCLK1Freq>
 8004b6c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	685b      	ldr	r3, [r3, #4]
 8004b72:	4a81      	ldr	r2, [pc, #516]	; (8004d78 <HAL_I2C_Init+0x274>)
 8004b74:	4293      	cmp	r3, r2
 8004b76:	d807      	bhi.n	8004b88 <HAL_I2C_Init+0x84>
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	4a80      	ldr	r2, [pc, #512]	; (8004d7c <HAL_I2C_Init+0x278>)
 8004b7c:	4293      	cmp	r3, r2
 8004b7e:	bf94      	ite	ls
 8004b80:	2301      	movls	r3, #1
 8004b82:	2300      	movhi	r3, #0
 8004b84:	b2db      	uxtb	r3, r3
 8004b86:	e006      	b.n	8004b96 <HAL_I2C_Init+0x92>
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	4a7d      	ldr	r2, [pc, #500]	; (8004d80 <HAL_I2C_Init+0x27c>)
 8004b8c:	4293      	cmp	r3, r2
 8004b8e:	bf94      	ite	ls
 8004b90:	2301      	movls	r3, #1
 8004b92:	2300      	movhi	r3, #0
 8004b94:	b2db      	uxtb	r3, r3
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d001      	beq.n	8004b9e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004b9a:	2301      	movs	r3, #1
 8004b9c:	e0e7      	b.n	8004d6e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	4a78      	ldr	r2, [pc, #480]	; (8004d84 <HAL_I2C_Init+0x280>)
 8004ba2:	fba2 2303 	umull	r2, r3, r2, r3
 8004ba6:	0c9b      	lsrs	r3, r3, #18
 8004ba8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	685b      	ldr	r3, [r3, #4]
 8004bb0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	68ba      	ldr	r2, [r7, #8]
 8004bba:	430a      	orrs	r2, r1
 8004bbc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	6a1b      	ldr	r3, [r3, #32]
 8004bc4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	685b      	ldr	r3, [r3, #4]
 8004bcc:	4a6a      	ldr	r2, [pc, #424]	; (8004d78 <HAL_I2C_Init+0x274>)
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d802      	bhi.n	8004bd8 <HAL_I2C_Init+0xd4>
 8004bd2:	68bb      	ldr	r3, [r7, #8]
 8004bd4:	3301      	adds	r3, #1
 8004bd6:	e009      	b.n	8004bec <HAL_I2C_Init+0xe8>
 8004bd8:	68bb      	ldr	r3, [r7, #8]
 8004bda:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004bde:	fb02 f303 	mul.w	r3, r2, r3
 8004be2:	4a69      	ldr	r2, [pc, #420]	; (8004d88 <HAL_I2C_Init+0x284>)
 8004be4:	fba2 2303 	umull	r2, r3, r2, r3
 8004be8:	099b      	lsrs	r3, r3, #6
 8004bea:	3301      	adds	r3, #1
 8004bec:	687a      	ldr	r2, [r7, #4]
 8004bee:	6812      	ldr	r2, [r2, #0]
 8004bf0:	430b      	orrs	r3, r1
 8004bf2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	69db      	ldr	r3, [r3, #28]
 8004bfa:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004bfe:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	685b      	ldr	r3, [r3, #4]
 8004c06:	495c      	ldr	r1, [pc, #368]	; (8004d78 <HAL_I2C_Init+0x274>)
 8004c08:	428b      	cmp	r3, r1
 8004c0a:	d819      	bhi.n	8004c40 <HAL_I2C_Init+0x13c>
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	1e59      	subs	r1, r3, #1
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	685b      	ldr	r3, [r3, #4]
 8004c14:	005b      	lsls	r3, r3, #1
 8004c16:	fbb1 f3f3 	udiv	r3, r1, r3
 8004c1a:	1c59      	adds	r1, r3, #1
 8004c1c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004c20:	400b      	ands	r3, r1
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d00a      	beq.n	8004c3c <HAL_I2C_Init+0x138>
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	1e59      	subs	r1, r3, #1
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	685b      	ldr	r3, [r3, #4]
 8004c2e:	005b      	lsls	r3, r3, #1
 8004c30:	fbb1 f3f3 	udiv	r3, r1, r3
 8004c34:	3301      	adds	r3, #1
 8004c36:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c3a:	e051      	b.n	8004ce0 <HAL_I2C_Init+0x1dc>
 8004c3c:	2304      	movs	r3, #4
 8004c3e:	e04f      	b.n	8004ce0 <HAL_I2C_Init+0x1dc>
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	689b      	ldr	r3, [r3, #8]
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d111      	bne.n	8004c6c <HAL_I2C_Init+0x168>
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	1e58      	subs	r0, r3, #1
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	6859      	ldr	r1, [r3, #4]
 8004c50:	460b      	mov	r3, r1
 8004c52:	005b      	lsls	r3, r3, #1
 8004c54:	440b      	add	r3, r1
 8004c56:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c5a:	3301      	adds	r3, #1
 8004c5c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	bf0c      	ite	eq
 8004c64:	2301      	moveq	r3, #1
 8004c66:	2300      	movne	r3, #0
 8004c68:	b2db      	uxtb	r3, r3
 8004c6a:	e012      	b.n	8004c92 <HAL_I2C_Init+0x18e>
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	1e58      	subs	r0, r3, #1
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6859      	ldr	r1, [r3, #4]
 8004c74:	460b      	mov	r3, r1
 8004c76:	009b      	lsls	r3, r3, #2
 8004c78:	440b      	add	r3, r1
 8004c7a:	0099      	lsls	r1, r3, #2
 8004c7c:	440b      	add	r3, r1
 8004c7e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c82:	3301      	adds	r3, #1
 8004c84:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	bf0c      	ite	eq
 8004c8c:	2301      	moveq	r3, #1
 8004c8e:	2300      	movne	r3, #0
 8004c90:	b2db      	uxtb	r3, r3
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d001      	beq.n	8004c9a <HAL_I2C_Init+0x196>
 8004c96:	2301      	movs	r3, #1
 8004c98:	e022      	b.n	8004ce0 <HAL_I2C_Init+0x1dc>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	689b      	ldr	r3, [r3, #8]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d10e      	bne.n	8004cc0 <HAL_I2C_Init+0x1bc>
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	1e58      	subs	r0, r3, #1
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6859      	ldr	r1, [r3, #4]
 8004caa:	460b      	mov	r3, r1
 8004cac:	005b      	lsls	r3, r3, #1
 8004cae:	440b      	add	r3, r1
 8004cb0:	fbb0 f3f3 	udiv	r3, r0, r3
 8004cb4:	3301      	adds	r3, #1
 8004cb6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004cba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004cbe:	e00f      	b.n	8004ce0 <HAL_I2C_Init+0x1dc>
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	1e58      	subs	r0, r3, #1
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	6859      	ldr	r1, [r3, #4]
 8004cc8:	460b      	mov	r3, r1
 8004cca:	009b      	lsls	r3, r3, #2
 8004ccc:	440b      	add	r3, r1
 8004cce:	0099      	lsls	r1, r3, #2
 8004cd0:	440b      	add	r3, r1
 8004cd2:	fbb0 f3f3 	udiv	r3, r0, r3
 8004cd6:	3301      	adds	r3, #1
 8004cd8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004cdc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004ce0:	6879      	ldr	r1, [r7, #4]
 8004ce2:	6809      	ldr	r1, [r1, #0]
 8004ce4:	4313      	orrs	r3, r2
 8004ce6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	69da      	ldr	r2, [r3, #28]
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	6a1b      	ldr	r3, [r3, #32]
 8004cfa:	431a      	orrs	r2, r3
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	430a      	orrs	r2, r1
 8004d02:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	689b      	ldr	r3, [r3, #8]
 8004d0a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004d0e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004d12:	687a      	ldr	r2, [r7, #4]
 8004d14:	6911      	ldr	r1, [r2, #16]
 8004d16:	687a      	ldr	r2, [r7, #4]
 8004d18:	68d2      	ldr	r2, [r2, #12]
 8004d1a:	4311      	orrs	r1, r2
 8004d1c:	687a      	ldr	r2, [r7, #4]
 8004d1e:	6812      	ldr	r2, [r2, #0]
 8004d20:	430b      	orrs	r3, r1
 8004d22:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	68db      	ldr	r3, [r3, #12]
 8004d2a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	695a      	ldr	r2, [r3, #20]
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	699b      	ldr	r3, [r3, #24]
 8004d36:	431a      	orrs	r2, r3
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	430a      	orrs	r2, r1
 8004d3e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	681a      	ldr	r2, [r3, #0]
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f042 0201 	orr.w	r2, r2, #1
 8004d4e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2200      	movs	r2, #0
 8004d54:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2220      	movs	r2, #32
 8004d5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	2200      	movs	r2, #0
 8004d62:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2200      	movs	r2, #0
 8004d68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004d6c:	2300      	movs	r3, #0
}
 8004d6e:	4618      	mov	r0, r3
 8004d70:	3710      	adds	r7, #16
 8004d72:	46bd      	mov	sp, r7
 8004d74:	bd80      	pop	{r7, pc}
 8004d76:	bf00      	nop
 8004d78:	000186a0 	.word	0x000186a0
 8004d7c:	001e847f 	.word	0x001e847f
 8004d80:	003d08ff 	.word	0x003d08ff
 8004d84:	431bde83 	.word	0x431bde83
 8004d88:	10624dd3 	.word	0x10624dd3

08004d8c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d8c:	b580      	push	{r7, lr}
 8004d8e:	b088      	sub	sp, #32
 8004d90:	af02      	add	r7, sp, #8
 8004d92:	60f8      	str	r0, [r7, #12]
 8004d94:	607a      	str	r2, [r7, #4]
 8004d96:	461a      	mov	r2, r3
 8004d98:	460b      	mov	r3, r1
 8004d9a:	817b      	strh	r3, [r7, #10]
 8004d9c:	4613      	mov	r3, r2
 8004d9e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004da0:	f7fe fd78 	bl	8003894 <HAL_GetTick>
 8004da4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004dac:	b2db      	uxtb	r3, r3
 8004dae:	2b20      	cmp	r3, #32
 8004db0:	f040 80e0 	bne.w	8004f74 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004db4:	697b      	ldr	r3, [r7, #20]
 8004db6:	9300      	str	r3, [sp, #0]
 8004db8:	2319      	movs	r3, #25
 8004dba:	2201      	movs	r2, #1
 8004dbc:	4970      	ldr	r1, [pc, #448]	; (8004f80 <HAL_I2C_Master_Transmit+0x1f4>)
 8004dbe:	68f8      	ldr	r0, [r7, #12]
 8004dc0:	f000 fdb0 	bl	8005924 <I2C_WaitOnFlagUntilTimeout>
 8004dc4:	4603      	mov	r3, r0
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d001      	beq.n	8004dce <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004dca:	2302      	movs	r3, #2
 8004dcc:	e0d3      	b.n	8004f76 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004dd4:	2b01      	cmp	r3, #1
 8004dd6:	d101      	bne.n	8004ddc <HAL_I2C_Master_Transmit+0x50>
 8004dd8:	2302      	movs	r3, #2
 8004dda:	e0cc      	b.n	8004f76 <HAL_I2C_Master_Transmit+0x1ea>
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	2201      	movs	r2, #1
 8004de0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f003 0301 	and.w	r3, r3, #1
 8004dee:	2b01      	cmp	r3, #1
 8004df0:	d007      	beq.n	8004e02 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	681a      	ldr	r2, [r3, #0]
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f042 0201 	orr.w	r2, r2, #1
 8004e00:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	681a      	ldr	r2, [r3, #0]
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004e10:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	2221      	movs	r2, #33	; 0x21
 8004e16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	2210      	movs	r2, #16
 8004e1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	2200      	movs	r2, #0
 8004e26:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	687a      	ldr	r2, [r7, #4]
 8004e2c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	893a      	ldrh	r2, [r7, #8]
 8004e32:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e38:	b29a      	uxth	r2, r3
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	4a50      	ldr	r2, [pc, #320]	; (8004f84 <HAL_I2C_Master_Transmit+0x1f8>)
 8004e42:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004e44:	8979      	ldrh	r1, [r7, #10]
 8004e46:	697b      	ldr	r3, [r7, #20]
 8004e48:	6a3a      	ldr	r2, [r7, #32]
 8004e4a:	68f8      	ldr	r0, [r7, #12]
 8004e4c:	f000 fc40 	bl	80056d0 <I2C_MasterRequestWrite>
 8004e50:	4603      	mov	r3, r0
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d001      	beq.n	8004e5a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004e56:	2301      	movs	r3, #1
 8004e58:	e08d      	b.n	8004f76 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e5a:	2300      	movs	r3, #0
 8004e5c:	613b      	str	r3, [r7, #16]
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	695b      	ldr	r3, [r3, #20]
 8004e64:	613b      	str	r3, [r7, #16]
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	699b      	ldr	r3, [r3, #24]
 8004e6c:	613b      	str	r3, [r7, #16]
 8004e6e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004e70:	e066      	b.n	8004f40 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e72:	697a      	ldr	r2, [r7, #20]
 8004e74:	6a39      	ldr	r1, [r7, #32]
 8004e76:	68f8      	ldr	r0, [r7, #12]
 8004e78:	f000 fe2a 	bl	8005ad0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004e7c:	4603      	mov	r3, r0
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d00d      	beq.n	8004e9e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e86:	2b04      	cmp	r3, #4
 8004e88:	d107      	bne.n	8004e9a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	681a      	ldr	r2, [r3, #0]
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e98:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	e06b      	b.n	8004f76 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ea2:	781a      	ldrb	r2, [r3, #0]
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eae:	1c5a      	adds	r2, r3, #1
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004eb8:	b29b      	uxth	r3, r3
 8004eba:	3b01      	subs	r3, #1
 8004ebc:	b29a      	uxth	r2, r3
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ec6:	3b01      	subs	r3, #1
 8004ec8:	b29a      	uxth	r2, r3
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	695b      	ldr	r3, [r3, #20]
 8004ed4:	f003 0304 	and.w	r3, r3, #4
 8004ed8:	2b04      	cmp	r3, #4
 8004eda:	d11b      	bne.n	8004f14 <HAL_I2C_Master_Transmit+0x188>
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d017      	beq.n	8004f14 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ee8:	781a      	ldrb	r2, [r3, #0]
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ef4:	1c5a      	adds	r2, r3, #1
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004efe:	b29b      	uxth	r3, r3
 8004f00:	3b01      	subs	r3, #1
 8004f02:	b29a      	uxth	r2, r3
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f0c:	3b01      	subs	r3, #1
 8004f0e:	b29a      	uxth	r2, r3
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f14:	697a      	ldr	r2, [r7, #20]
 8004f16:	6a39      	ldr	r1, [r7, #32]
 8004f18:	68f8      	ldr	r0, [r7, #12]
 8004f1a:	f000 fe1a 	bl	8005b52 <I2C_WaitOnBTFFlagUntilTimeout>
 8004f1e:	4603      	mov	r3, r0
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d00d      	beq.n	8004f40 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f28:	2b04      	cmp	r3, #4
 8004f2a:	d107      	bne.n	8004f3c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	681a      	ldr	r2, [r3, #0]
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f3a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004f3c:	2301      	movs	r3, #1
 8004f3e:	e01a      	b.n	8004f76 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d194      	bne.n	8004e72 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	681a      	ldr	r2, [r3, #0]
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f56:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	2220      	movs	r2, #32
 8004f5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	2200      	movs	r2, #0
 8004f64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004f70:	2300      	movs	r3, #0
 8004f72:	e000      	b.n	8004f76 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004f74:	2302      	movs	r3, #2
  }
}
 8004f76:	4618      	mov	r0, r3
 8004f78:	3718      	adds	r7, #24
 8004f7a:	46bd      	mov	sp, r7
 8004f7c:	bd80      	pop	{r7, pc}
 8004f7e:	bf00      	nop
 8004f80:	00100002 	.word	0x00100002
 8004f84:	ffff0000 	.word	0xffff0000

08004f88 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b08a      	sub	sp, #40	; 0x28
 8004f8c:	af02      	add	r7, sp, #8
 8004f8e:	60f8      	str	r0, [r7, #12]
 8004f90:	607a      	str	r2, [r7, #4]
 8004f92:	603b      	str	r3, [r7, #0]
 8004f94:	460b      	mov	r3, r1
 8004f96:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8004f98:	f7fe fc7c 	bl	8003894 <HAL_GetTick>
 8004f9c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8004f9e:	2301      	movs	r3, #1
 8004fa0:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004fa8:	b2db      	uxtb	r3, r3
 8004faa:	2b20      	cmp	r3, #32
 8004fac:	f040 8111 	bne.w	80051d2 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004fb0:	69fb      	ldr	r3, [r7, #28]
 8004fb2:	9300      	str	r3, [sp, #0]
 8004fb4:	2319      	movs	r3, #25
 8004fb6:	2201      	movs	r2, #1
 8004fb8:	4988      	ldr	r1, [pc, #544]	; (80051dc <HAL_I2C_IsDeviceReady+0x254>)
 8004fba:	68f8      	ldr	r0, [r7, #12]
 8004fbc:	f000 fcb2 	bl	8005924 <I2C_WaitOnFlagUntilTimeout>
 8004fc0:	4603      	mov	r3, r0
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d001      	beq.n	8004fca <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8004fc6:	2302      	movs	r3, #2
 8004fc8:	e104      	b.n	80051d4 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004fd0:	2b01      	cmp	r3, #1
 8004fd2:	d101      	bne.n	8004fd8 <HAL_I2C_IsDeviceReady+0x50>
 8004fd4:	2302      	movs	r3, #2
 8004fd6:	e0fd      	b.n	80051d4 <HAL_I2C_IsDeviceReady+0x24c>
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	2201      	movs	r2, #1
 8004fdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f003 0301 	and.w	r3, r3, #1
 8004fea:	2b01      	cmp	r3, #1
 8004fec:	d007      	beq.n	8004ffe <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	681a      	ldr	r2, [r3, #0]
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f042 0201 	orr.w	r2, r2, #1
 8004ffc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	681a      	ldr	r2, [r3, #0]
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800500c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	2224      	movs	r2, #36	; 0x24
 8005012:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	2200      	movs	r2, #0
 800501a:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	4a70      	ldr	r2, [pc, #448]	; (80051e0 <HAL_I2C_IsDeviceReady+0x258>)
 8005020:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	681a      	ldr	r2, [r3, #0]
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005030:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8005032:	69fb      	ldr	r3, [r7, #28]
 8005034:	9300      	str	r3, [sp, #0]
 8005036:	683b      	ldr	r3, [r7, #0]
 8005038:	2200      	movs	r2, #0
 800503a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800503e:	68f8      	ldr	r0, [r7, #12]
 8005040:	f000 fc70 	bl	8005924 <I2C_WaitOnFlagUntilTimeout>
 8005044:	4603      	mov	r3, r0
 8005046:	2b00      	cmp	r3, #0
 8005048:	d00d      	beq.n	8005066 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005054:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005058:	d103      	bne.n	8005062 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005060:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8005062:	2303      	movs	r3, #3
 8005064:	e0b6      	b.n	80051d4 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005066:	897b      	ldrh	r3, [r7, #10]
 8005068:	b2db      	uxtb	r3, r3
 800506a:	461a      	mov	r2, r3
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005074:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8005076:	f7fe fc0d 	bl	8003894 <HAL_GetTick>
 800507a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	695b      	ldr	r3, [r3, #20]
 8005082:	f003 0302 	and.w	r3, r3, #2
 8005086:	2b02      	cmp	r3, #2
 8005088:	bf0c      	ite	eq
 800508a:	2301      	moveq	r3, #1
 800508c:	2300      	movne	r3, #0
 800508e:	b2db      	uxtb	r3, r3
 8005090:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	695b      	ldr	r3, [r3, #20]
 8005098:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800509c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80050a0:	bf0c      	ite	eq
 80050a2:	2301      	moveq	r3, #1
 80050a4:	2300      	movne	r3, #0
 80050a6:	b2db      	uxtb	r3, r3
 80050a8:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80050aa:	e025      	b.n	80050f8 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80050ac:	f7fe fbf2 	bl	8003894 <HAL_GetTick>
 80050b0:	4602      	mov	r2, r0
 80050b2:	69fb      	ldr	r3, [r7, #28]
 80050b4:	1ad3      	subs	r3, r2, r3
 80050b6:	683a      	ldr	r2, [r7, #0]
 80050b8:	429a      	cmp	r2, r3
 80050ba:	d302      	bcc.n	80050c2 <HAL_I2C_IsDeviceReady+0x13a>
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d103      	bne.n	80050ca <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	22a0      	movs	r2, #160	; 0xa0
 80050c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	695b      	ldr	r3, [r3, #20]
 80050d0:	f003 0302 	and.w	r3, r3, #2
 80050d4:	2b02      	cmp	r3, #2
 80050d6:	bf0c      	ite	eq
 80050d8:	2301      	moveq	r3, #1
 80050da:	2300      	movne	r3, #0
 80050dc:	b2db      	uxtb	r3, r3
 80050de:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	695b      	ldr	r3, [r3, #20]
 80050e6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80050ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80050ee:	bf0c      	ite	eq
 80050f0:	2301      	moveq	r3, #1
 80050f2:	2300      	movne	r3, #0
 80050f4:	b2db      	uxtb	r3, r3
 80050f6:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050fe:	b2db      	uxtb	r3, r3
 8005100:	2ba0      	cmp	r3, #160	; 0xa0
 8005102:	d005      	beq.n	8005110 <HAL_I2C_IsDeviceReady+0x188>
 8005104:	7dfb      	ldrb	r3, [r7, #23]
 8005106:	2b00      	cmp	r3, #0
 8005108:	d102      	bne.n	8005110 <HAL_I2C_IsDeviceReady+0x188>
 800510a:	7dbb      	ldrb	r3, [r7, #22]
 800510c:	2b00      	cmp	r3, #0
 800510e:	d0cd      	beq.n	80050ac <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	2220      	movs	r2, #32
 8005114:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	695b      	ldr	r3, [r3, #20]
 800511e:	f003 0302 	and.w	r3, r3, #2
 8005122:	2b02      	cmp	r3, #2
 8005124:	d129      	bne.n	800517a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	681a      	ldr	r2, [r3, #0]
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005134:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005136:	2300      	movs	r3, #0
 8005138:	613b      	str	r3, [r7, #16]
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	695b      	ldr	r3, [r3, #20]
 8005140:	613b      	str	r3, [r7, #16]
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	699b      	ldr	r3, [r3, #24]
 8005148:	613b      	str	r3, [r7, #16]
 800514a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800514c:	69fb      	ldr	r3, [r7, #28]
 800514e:	9300      	str	r3, [sp, #0]
 8005150:	2319      	movs	r3, #25
 8005152:	2201      	movs	r2, #1
 8005154:	4921      	ldr	r1, [pc, #132]	; (80051dc <HAL_I2C_IsDeviceReady+0x254>)
 8005156:	68f8      	ldr	r0, [r7, #12]
 8005158:	f000 fbe4 	bl	8005924 <I2C_WaitOnFlagUntilTimeout>
 800515c:	4603      	mov	r3, r0
 800515e:	2b00      	cmp	r3, #0
 8005160:	d001      	beq.n	8005166 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8005162:	2301      	movs	r3, #1
 8005164:	e036      	b.n	80051d4 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	2220      	movs	r2, #32
 800516a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	2200      	movs	r2, #0
 8005172:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8005176:	2300      	movs	r3, #0
 8005178:	e02c      	b.n	80051d4 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	681a      	ldr	r2, [r3, #0]
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005188:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005192:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005194:	69fb      	ldr	r3, [r7, #28]
 8005196:	9300      	str	r3, [sp, #0]
 8005198:	2319      	movs	r3, #25
 800519a:	2201      	movs	r2, #1
 800519c:	490f      	ldr	r1, [pc, #60]	; (80051dc <HAL_I2C_IsDeviceReady+0x254>)
 800519e:	68f8      	ldr	r0, [r7, #12]
 80051a0:	f000 fbc0 	bl	8005924 <I2C_WaitOnFlagUntilTimeout>
 80051a4:	4603      	mov	r3, r0
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d001      	beq.n	80051ae <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80051aa:	2301      	movs	r3, #1
 80051ac:	e012      	b.n	80051d4 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80051ae:	69bb      	ldr	r3, [r7, #24]
 80051b0:	3301      	adds	r3, #1
 80051b2:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80051b4:	69ba      	ldr	r2, [r7, #24]
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	429a      	cmp	r2, r3
 80051ba:	f4ff af32 	bcc.w	8005022 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	2220      	movs	r2, #32
 80051c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	2200      	movs	r2, #0
 80051ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80051ce:	2301      	movs	r3, #1
 80051d0:	e000      	b.n	80051d4 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80051d2:	2302      	movs	r3, #2
  }
}
 80051d4:	4618      	mov	r0, r3
 80051d6:	3720      	adds	r7, #32
 80051d8:	46bd      	mov	sp, r7
 80051da:	bd80      	pop	{r7, pc}
 80051dc:	00100002 	.word	0x00100002
 80051e0:	ffff0000 	.word	0xffff0000

080051e4 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	b08a      	sub	sp, #40	; 0x28
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	695b      	ldr	r3, [r3, #20]
 80051f2:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	685b      	ldr	r3, [r3, #4]
 80051fa:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80051fc:	2300      	movs	r3, #0
 80051fe:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005206:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005208:	6a3b      	ldr	r3, [r7, #32]
 800520a:	0a1b      	lsrs	r3, r3, #8
 800520c:	f003 0301 	and.w	r3, r3, #1
 8005210:	2b00      	cmp	r3, #0
 8005212:	d016      	beq.n	8005242 <HAL_I2C_ER_IRQHandler+0x5e>
 8005214:	69fb      	ldr	r3, [r7, #28]
 8005216:	0a1b      	lsrs	r3, r3, #8
 8005218:	f003 0301 	and.w	r3, r3, #1
 800521c:	2b00      	cmp	r3, #0
 800521e:	d010      	beq.n	8005242 <HAL_I2C_ER_IRQHandler+0x5e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8005220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005222:	f043 0301 	orr.w	r3, r3, #1
 8005226:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005230:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	681a      	ldr	r2, [r3, #0]
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005240:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005242:	6a3b      	ldr	r3, [r7, #32]
 8005244:	0a5b      	lsrs	r3, r3, #9
 8005246:	f003 0301 	and.w	r3, r3, #1
 800524a:	2b00      	cmp	r3, #0
 800524c:	d00e      	beq.n	800526c <HAL_I2C_ER_IRQHandler+0x88>
 800524e:	69fb      	ldr	r3, [r7, #28]
 8005250:	0a1b      	lsrs	r3, r3, #8
 8005252:	f003 0301 	and.w	r3, r3, #1
 8005256:	2b00      	cmp	r3, #0
 8005258:	d008      	beq.n	800526c <HAL_I2C_ER_IRQHandler+0x88>
  {
    error |= HAL_I2C_ERROR_ARLO;
 800525a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800525c:	f043 0302 	orr.w	r3, r3, #2
 8005260:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f46f 7200 	mvn.w	r2, #512	; 0x200
 800526a:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800526c:	6a3b      	ldr	r3, [r7, #32]
 800526e:	0a9b      	lsrs	r3, r3, #10
 8005270:	f003 0301 	and.w	r3, r3, #1
 8005274:	2b00      	cmp	r3, #0
 8005276:	d03f      	beq.n	80052f8 <HAL_I2C_ER_IRQHandler+0x114>
 8005278:	69fb      	ldr	r3, [r7, #28]
 800527a:	0a1b      	lsrs	r3, r3, #8
 800527c:	f003 0301 	and.w	r3, r3, #1
 8005280:	2b00      	cmp	r3, #0
 8005282:	d039      	beq.n	80052f8 <HAL_I2C_ER_IRQHandler+0x114>
  {
    tmp1 = CurrentMode;
 8005284:	7efb      	ldrb	r3, [r7, #27]
 8005286:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800528c:	b29b      	uxth	r3, r3
 800528e:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005296:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800529c:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 800529e:	7ebb      	ldrb	r3, [r7, #26]
 80052a0:	2b20      	cmp	r3, #32
 80052a2:	d112      	bne.n	80052ca <HAL_I2C_ER_IRQHandler+0xe6>
 80052a4:	697b      	ldr	r3, [r7, #20]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d10f      	bne.n	80052ca <HAL_I2C_ER_IRQHandler+0xe6>
 80052aa:	7cfb      	ldrb	r3, [r7, #19]
 80052ac:	2b21      	cmp	r3, #33	; 0x21
 80052ae:	d008      	beq.n	80052c2 <HAL_I2C_ER_IRQHandler+0xde>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 80052b0:	7cfb      	ldrb	r3, [r7, #19]
 80052b2:	2b29      	cmp	r3, #41	; 0x29
 80052b4:	d005      	beq.n	80052c2 <HAL_I2C_ER_IRQHandler+0xde>
 80052b6:	7cfb      	ldrb	r3, [r7, #19]
 80052b8:	2b28      	cmp	r3, #40	; 0x28
 80052ba:	d106      	bne.n	80052ca <HAL_I2C_ER_IRQHandler+0xe6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	2b21      	cmp	r3, #33	; 0x21
 80052c0:	d103      	bne.n	80052ca <HAL_I2C_ER_IRQHandler+0xe6>
    {
      I2C_Slave_AF(hi2c);
 80052c2:	6878      	ldr	r0, [r7, #4]
 80052c4:	f000 f862 	bl	800538c <I2C_Slave_AF>
 80052c8:	e016      	b.n	80052f8 <HAL_I2C_ER_IRQHandler+0x114>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80052d2:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 80052d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052d6:	f043 0304 	orr.w	r3, r3, #4
 80052da:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80052dc:	7efb      	ldrb	r3, [r7, #27]
 80052de:	2b10      	cmp	r3, #16
 80052e0:	d002      	beq.n	80052e8 <HAL_I2C_ER_IRQHandler+0x104>
 80052e2:	7efb      	ldrb	r3, [r7, #27]
 80052e4:	2b40      	cmp	r3, #64	; 0x40
 80052e6:	d107      	bne.n	80052f8 <HAL_I2C_ER_IRQHandler+0x114>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	681a      	ldr	r2, [r3, #0]
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80052f6:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80052f8:	6a3b      	ldr	r3, [r7, #32]
 80052fa:	0adb      	lsrs	r3, r3, #11
 80052fc:	f003 0301 	and.w	r3, r3, #1
 8005300:	2b00      	cmp	r3, #0
 8005302:	d00e      	beq.n	8005322 <HAL_I2C_ER_IRQHandler+0x13e>
 8005304:	69fb      	ldr	r3, [r7, #28]
 8005306:	0a1b      	lsrs	r3, r3, #8
 8005308:	f003 0301 	and.w	r3, r3, #1
 800530c:	2b00      	cmp	r3, #0
 800530e:	d008      	beq.n	8005322 <HAL_I2C_ER_IRQHandler+0x13e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8005310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005312:	f043 0308 	orr.w	r3, r3, #8
 8005316:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8005320:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8005322:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005324:	2b00      	cmp	r3, #0
 8005326:	d008      	beq.n	800533a <HAL_I2C_ER_IRQHandler+0x156>
  {
    hi2c->ErrorCode |= error;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800532c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800532e:	431a      	orrs	r2, r3
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8005334:	6878      	ldr	r0, [r7, #4]
 8005336:	f000 f899 	bl	800546c <I2C_ITError>
  }
}
 800533a:	bf00      	nop
 800533c:	3728      	adds	r7, #40	; 0x28
 800533e:	46bd      	mov	sp, r7
 8005340:	bd80      	pop	{r7, pc}

08005342 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005342:	b480      	push	{r7}
 8005344:	b083      	sub	sp, #12
 8005346:	af00      	add	r7, sp, #0
 8005348:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800534a:	bf00      	nop
 800534c:	370c      	adds	r7, #12
 800534e:	46bd      	mov	sp, r7
 8005350:	bc80      	pop	{r7}
 8005352:	4770      	bx	lr

08005354 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005354:	b480      	push	{r7}
 8005356:	b083      	sub	sp, #12
 8005358:	af00      	add	r7, sp, #0
 800535a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 800535c:	bf00      	nop
 800535e:	370c      	adds	r7, #12
 8005360:	46bd      	mov	sp, r7
 8005362:	bc80      	pop	{r7}
 8005364:	4770      	bx	lr

08005366 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005366:	b480      	push	{r7}
 8005368:	b083      	sub	sp, #12
 800536a:	af00      	add	r7, sp, #0
 800536c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800536e:	bf00      	nop
 8005370:	370c      	adds	r7, #12
 8005372:	46bd      	mov	sp, r7
 8005374:	bc80      	pop	{r7}
 8005376:	4770      	bx	lr

08005378 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005378:	b480      	push	{r7}
 800537a:	b083      	sub	sp, #12
 800537c:	af00      	add	r7, sp, #0
 800537e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8005380:	bf00      	nop
 8005382:	370c      	adds	r7, #12
 8005384:	46bd      	mov	sp, r7
 8005386:	bc80      	pop	{r7}
 8005388:	4770      	bx	lr
	...

0800538c <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 800538c:	b580      	push	{r7, lr}
 800538e:	b084      	sub	sp, #16
 8005390:	af00      	add	r7, sp, #0
 8005392:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800539a:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053a0:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 80053a2:	68bb      	ldr	r3, [r7, #8]
 80053a4:	2b08      	cmp	r3, #8
 80053a6:	d002      	beq.n	80053ae <I2C_Slave_AF+0x22>
 80053a8:	68bb      	ldr	r3, [r7, #8]
 80053aa:	2b20      	cmp	r3, #32
 80053ac:	d129      	bne.n	8005402 <I2C_Slave_AF+0x76>
 80053ae:	7bfb      	ldrb	r3, [r7, #15]
 80053b0:	2b28      	cmp	r3, #40	; 0x28
 80053b2:	d126      	bne.n	8005402 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	4a2c      	ldr	r2, [pc, #176]	; (8005468 <I2C_Slave_AF+0xdc>)
 80053b8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	685a      	ldr	r2, [r3, #4]
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80053c8:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80053d2:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	681a      	ldr	r2, [r3, #0]
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80053e2:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2200      	movs	r2, #0
 80053e8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	2220      	movs	r2, #32
 80053ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	2200      	movs	r2, #0
 80053f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80053fa:	6878      	ldr	r0, [r7, #4]
 80053fc:	f7ff ffaa 	bl	8005354 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8005400:	e02e      	b.n	8005460 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8005402:	7bfb      	ldrb	r3, [r7, #15]
 8005404:	2b21      	cmp	r3, #33	; 0x21
 8005406:	d126      	bne.n	8005456 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	4a17      	ldr	r2, [pc, #92]	; (8005468 <I2C_Slave_AF+0xdc>)
 800540c:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	2221      	movs	r2, #33	; 0x21
 8005412:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2220      	movs	r2, #32
 8005418:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2200      	movs	r2, #0
 8005420:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	685a      	ldr	r2, [r3, #4]
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005432:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800543c:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	681a      	ldr	r2, [r3, #0]
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800544c:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800544e:	6878      	ldr	r0, [r7, #4]
 8005450:	f7ff ff77 	bl	8005342 <HAL_I2C_SlaveTxCpltCallback>
}
 8005454:	e004      	b.n	8005460 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800545e:	615a      	str	r2, [r3, #20]
}
 8005460:	bf00      	nop
 8005462:	3710      	adds	r7, #16
 8005464:	46bd      	mov	sp, r7
 8005466:	bd80      	pop	{r7, pc}
 8005468:	ffff0000 	.word	0xffff0000

0800546c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 800546c:	b580      	push	{r7, lr}
 800546e:	b084      	sub	sp, #16
 8005470:	af00      	add	r7, sp, #0
 8005472:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800547a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005482:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005484:	7bbb      	ldrb	r3, [r7, #14]
 8005486:	2b10      	cmp	r3, #16
 8005488:	d002      	beq.n	8005490 <I2C_ITError+0x24>
 800548a:	7bbb      	ldrb	r3, [r7, #14]
 800548c:	2b40      	cmp	r3, #64	; 0x40
 800548e:	d10a      	bne.n	80054a6 <I2C_ITError+0x3a>
 8005490:	7bfb      	ldrb	r3, [r7, #15]
 8005492:	2b22      	cmp	r3, #34	; 0x22
 8005494:	d107      	bne.n	80054a6 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	681a      	ldr	r2, [r3, #0]
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80054a4:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80054a6:	7bfb      	ldrb	r3, [r7, #15]
 80054a8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80054ac:	2b28      	cmp	r3, #40	; 0x28
 80054ae:	d107      	bne.n	80054c0 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2200      	movs	r2, #0
 80054b4:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	2228      	movs	r2, #40	; 0x28
 80054ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80054be:	e015      	b.n	80054ec <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	685b      	ldr	r3, [r3, #4]
 80054c6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80054ca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80054ce:	d00a      	beq.n	80054e6 <I2C_ITError+0x7a>
 80054d0:	7bfb      	ldrb	r3, [r7, #15]
 80054d2:	2b60      	cmp	r3, #96	; 0x60
 80054d4:	d007      	beq.n	80054e6 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	2220      	movs	r2, #32
 80054da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2200      	movs	r2, #0
 80054e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	2200      	movs	r2, #0
 80054ea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	685b      	ldr	r3, [r3, #4]
 80054f2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80054f6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80054fa:	d161      	bne.n	80055c0 <I2C_ITError+0x154>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	685a      	ldr	r2, [r3, #4]
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800550a:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005510:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005514:	2b01      	cmp	r3, #1
 8005516:	d020      	beq.n	800555a <I2C_ITError+0xee>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800551c:	4a6a      	ldr	r2, [pc, #424]	; (80056c8 <I2C_ITError+0x25c>)
 800551e:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005524:	4618      	mov	r0, r3
 8005526:	f7fe ff77 	bl	8004418 <HAL_DMA_Abort_IT>
 800552a:	4603      	mov	r3, r0
 800552c:	2b00      	cmp	r3, #0
 800552e:	f000 8089 	beq.w	8005644 <I2C_ITError+0x1d8>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	681a      	ldr	r2, [r3, #0]
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f022 0201 	bic.w	r2, r2, #1
 8005540:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	2220      	movs	r2, #32
 8005546:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800554e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005550:	687a      	ldr	r2, [r7, #4]
 8005552:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005554:	4610      	mov	r0, r2
 8005556:	4798      	blx	r3
 8005558:	e074      	b.n	8005644 <I2C_ITError+0x1d8>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800555e:	4a5a      	ldr	r2, [pc, #360]	; (80056c8 <I2C_ITError+0x25c>)
 8005560:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005566:	4618      	mov	r0, r3
 8005568:	f7fe ff56 	bl	8004418 <HAL_DMA_Abort_IT>
 800556c:	4603      	mov	r3, r0
 800556e:	2b00      	cmp	r3, #0
 8005570:	d068      	beq.n	8005644 <I2C_ITError+0x1d8>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	695b      	ldr	r3, [r3, #20]
 8005578:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800557c:	2b40      	cmp	r3, #64	; 0x40
 800557e:	d10b      	bne.n	8005598 <I2C_ITError+0x12c>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	691a      	ldr	r2, [r3, #16]
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800558a:	b2d2      	uxtb	r2, r2
 800558c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005592:	1c5a      	adds	r2, r3, #1
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	681a      	ldr	r2, [r3, #0]
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f022 0201 	bic.w	r2, r2, #1
 80055a6:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2220      	movs	r2, #32
 80055ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055b6:	687a      	ldr	r2, [r7, #4]
 80055b8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80055ba:	4610      	mov	r0, r2
 80055bc:	4798      	blx	r3
 80055be:	e041      	b.n	8005644 <I2C_ITError+0x1d8>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055c6:	b2db      	uxtb	r3, r3
 80055c8:	2b60      	cmp	r3, #96	; 0x60
 80055ca:	d125      	bne.n	8005618 <I2C_ITError+0x1ac>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	2220      	movs	r2, #32
 80055d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2200      	movs	r2, #0
 80055d8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	695b      	ldr	r3, [r3, #20]
 80055e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055e4:	2b40      	cmp	r3, #64	; 0x40
 80055e6:	d10b      	bne.n	8005600 <I2C_ITError+0x194>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	691a      	ldr	r2, [r3, #16]
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055f2:	b2d2      	uxtb	r2, r2
 80055f4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055fa:	1c5a      	adds	r2, r3, #1
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	681a      	ldr	r2, [r3, #0]
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f022 0201 	bic.w	r2, r2, #1
 800560e:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005610:	6878      	ldr	r0, [r7, #4]
 8005612:	f7ff feb1 	bl	8005378 <HAL_I2C_AbortCpltCallback>
 8005616:	e015      	b.n	8005644 <I2C_ITError+0x1d8>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	695b      	ldr	r3, [r3, #20]
 800561e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005622:	2b40      	cmp	r3, #64	; 0x40
 8005624:	d10b      	bne.n	800563e <I2C_ITError+0x1d2>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	691a      	ldr	r2, [r3, #16]
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005630:	b2d2      	uxtb	r2, r2
 8005632:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005638:	1c5a      	adds	r2, r3, #1
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 800563e:	6878      	ldr	r0, [r7, #4]
 8005640:	f7ff fe91 	bl	8005366 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005648:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800564a:	68bb      	ldr	r3, [r7, #8]
 800564c:	f003 0301 	and.w	r3, r3, #1
 8005650:	2b00      	cmp	r3, #0
 8005652:	d10e      	bne.n	8005672 <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005654:	68bb      	ldr	r3, [r7, #8]
 8005656:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800565a:	2b00      	cmp	r3, #0
 800565c:	d109      	bne.n	8005672 <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800565e:	68bb      	ldr	r3, [r7, #8]
 8005660:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005664:	2b00      	cmp	r3, #0
 8005666:	d104      	bne.n	8005672 <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8005668:	68bb      	ldr	r3, [r7, #8]
 800566a:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800566e:	2b00      	cmp	r3, #0
 8005670:	d007      	beq.n	8005682 <I2C_ITError+0x216>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	685a      	ldr	r2, [r3, #4]
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005680:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005688:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800568e:	f003 0304 	and.w	r3, r3, #4
 8005692:	2b04      	cmp	r3, #4
 8005694:	d113      	bne.n	80056be <I2C_ITError+0x252>
 8005696:	7bfb      	ldrb	r3, [r7, #15]
 8005698:	2b28      	cmp	r3, #40	; 0x28
 800569a:	d110      	bne.n	80056be <I2C_ITError+0x252>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	4a0b      	ldr	r2, [pc, #44]	; (80056cc <I2C_ITError+0x260>)
 80056a0:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2200      	movs	r2, #0
 80056a6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2220      	movs	r2, #32
 80056ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	2200      	movs	r2, #0
 80056b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80056b8:	6878      	ldr	r0, [r7, #4]
 80056ba:	f7ff fe4b 	bl	8005354 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80056be:	bf00      	nop
 80056c0:	3710      	adds	r7, #16
 80056c2:	46bd      	mov	sp, r7
 80056c4:	bd80      	pop	{r7, pc}
 80056c6:	bf00      	nop
 80056c8:	080057d5 	.word	0x080057d5
 80056cc:	ffff0000 	.word	0xffff0000

080056d0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80056d0:	b580      	push	{r7, lr}
 80056d2:	b088      	sub	sp, #32
 80056d4:	af02      	add	r7, sp, #8
 80056d6:	60f8      	str	r0, [r7, #12]
 80056d8:	607a      	str	r2, [r7, #4]
 80056da:	603b      	str	r3, [r7, #0]
 80056dc:	460b      	mov	r3, r1
 80056de:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056e4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80056e6:	697b      	ldr	r3, [r7, #20]
 80056e8:	2b08      	cmp	r3, #8
 80056ea:	d006      	beq.n	80056fa <I2C_MasterRequestWrite+0x2a>
 80056ec:	697b      	ldr	r3, [r7, #20]
 80056ee:	2b01      	cmp	r3, #1
 80056f0:	d003      	beq.n	80056fa <I2C_MasterRequestWrite+0x2a>
 80056f2:	697b      	ldr	r3, [r7, #20]
 80056f4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80056f8:	d108      	bne.n	800570c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	681a      	ldr	r2, [r3, #0]
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005708:	601a      	str	r2, [r3, #0]
 800570a:	e00b      	b.n	8005724 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005710:	2b12      	cmp	r3, #18
 8005712:	d107      	bne.n	8005724 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	681a      	ldr	r2, [r3, #0]
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005722:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	9300      	str	r3, [sp, #0]
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2200      	movs	r2, #0
 800572c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005730:	68f8      	ldr	r0, [r7, #12]
 8005732:	f000 f8f7 	bl	8005924 <I2C_WaitOnFlagUntilTimeout>
 8005736:	4603      	mov	r3, r0
 8005738:	2b00      	cmp	r3, #0
 800573a:	d00d      	beq.n	8005758 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005746:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800574a:	d103      	bne.n	8005754 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005752:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005754:	2303      	movs	r3, #3
 8005756:	e035      	b.n	80057c4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	691b      	ldr	r3, [r3, #16]
 800575c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005760:	d108      	bne.n	8005774 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005762:	897b      	ldrh	r3, [r7, #10]
 8005764:	b2db      	uxtb	r3, r3
 8005766:	461a      	mov	r2, r3
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005770:	611a      	str	r2, [r3, #16]
 8005772:	e01b      	b.n	80057ac <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005774:	897b      	ldrh	r3, [r7, #10]
 8005776:	11db      	asrs	r3, r3, #7
 8005778:	b2db      	uxtb	r3, r3
 800577a:	f003 0306 	and.w	r3, r3, #6
 800577e:	b2db      	uxtb	r3, r3
 8005780:	f063 030f 	orn	r3, r3, #15
 8005784:	b2da      	uxtb	r2, r3
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	687a      	ldr	r2, [r7, #4]
 8005790:	490e      	ldr	r1, [pc, #56]	; (80057cc <I2C_MasterRequestWrite+0xfc>)
 8005792:	68f8      	ldr	r0, [r7, #12]
 8005794:	f000 f91d 	bl	80059d2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005798:	4603      	mov	r3, r0
 800579a:	2b00      	cmp	r3, #0
 800579c:	d001      	beq.n	80057a2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800579e:	2301      	movs	r3, #1
 80057a0:	e010      	b.n	80057c4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80057a2:	897b      	ldrh	r3, [r7, #10]
 80057a4:	b2da      	uxtb	r2, r3
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80057ac:	683b      	ldr	r3, [r7, #0]
 80057ae:	687a      	ldr	r2, [r7, #4]
 80057b0:	4907      	ldr	r1, [pc, #28]	; (80057d0 <I2C_MasterRequestWrite+0x100>)
 80057b2:	68f8      	ldr	r0, [r7, #12]
 80057b4:	f000 f90d 	bl	80059d2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80057b8:	4603      	mov	r3, r0
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d001      	beq.n	80057c2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80057be:	2301      	movs	r3, #1
 80057c0:	e000      	b.n	80057c4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80057c2:	2300      	movs	r3, #0
}
 80057c4:	4618      	mov	r0, r3
 80057c6:	3718      	adds	r7, #24
 80057c8:	46bd      	mov	sp, r7
 80057ca:	bd80      	pop	{r7, pc}
 80057cc:	00010008 	.word	0x00010008
 80057d0:	00010002 	.word	0x00010002

080057d4 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80057d4:	b580      	push	{r7, lr}
 80057d6:	b086      	sub	sp, #24
 80057d8:	af00      	add	r7, sp, #0
 80057da:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80057dc:	2300      	movs	r3, #0
 80057de:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057e4:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80057e6:	697b      	ldr	r3, [r7, #20]
 80057e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057ec:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80057ee:	4b4b      	ldr	r3, [pc, #300]	; (800591c <I2C_DMAAbort+0x148>)
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	08db      	lsrs	r3, r3, #3
 80057f4:	4a4a      	ldr	r2, [pc, #296]	; (8005920 <I2C_DMAAbort+0x14c>)
 80057f6:	fba2 2303 	umull	r2, r3, r2, r3
 80057fa:	0a1a      	lsrs	r2, r3, #8
 80057fc:	4613      	mov	r3, r2
 80057fe:	009b      	lsls	r3, r3, #2
 8005800:	4413      	add	r3, r2
 8005802:	00da      	lsls	r2, r3, #3
 8005804:	1ad3      	subs	r3, r2, r3
 8005806:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	2b00      	cmp	r3, #0
 800580c:	d106      	bne.n	800581c <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800580e:	697b      	ldr	r3, [r7, #20]
 8005810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005812:	f043 0220 	orr.w	r2, r3, #32
 8005816:	697b      	ldr	r3, [r7, #20]
 8005818:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 800581a:	e00a      	b.n	8005832 <I2C_DMAAbort+0x5e>
    }
    count--;
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	3b01      	subs	r3, #1
 8005820:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005822:	697b      	ldr	r3, [r7, #20]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800582c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005830:	d0ea      	beq.n	8005808 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8005832:	697b      	ldr	r3, [r7, #20]
 8005834:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005836:	2b00      	cmp	r3, #0
 8005838:	d003      	beq.n	8005842 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800583a:	697b      	ldr	r3, [r7, #20]
 800583c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800583e:	2200      	movs	r2, #0
 8005840:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (hi2c->hdmarx != NULL)
 8005842:	697b      	ldr	r3, [r7, #20]
 8005844:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005846:	2b00      	cmp	r3, #0
 8005848:	d003      	beq.n	8005852 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800584a:	697b      	ldr	r3, [r7, #20]
 800584c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800584e:	2200      	movs	r2, #0
 8005850:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005852:	697b      	ldr	r3, [r7, #20]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	681a      	ldr	r2, [r3, #0]
 8005858:	697b      	ldr	r3, [r7, #20]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005860:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8005862:	697b      	ldr	r3, [r7, #20]
 8005864:	2200      	movs	r2, #0
 8005866:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8005868:	697b      	ldr	r3, [r7, #20]
 800586a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800586c:	2b00      	cmp	r3, #0
 800586e:	d003      	beq.n	8005878 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8005870:	697b      	ldr	r3, [r7, #20]
 8005872:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005874:	2200      	movs	r2, #0
 8005876:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 8005878:	697b      	ldr	r3, [r7, #20]
 800587a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800587c:	2b00      	cmp	r3, #0
 800587e:	d003      	beq.n	8005888 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8005880:	697b      	ldr	r3, [r7, #20]
 8005882:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005884:	2200      	movs	r2, #0
 8005886:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8005888:	697b      	ldr	r3, [r7, #20]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	681a      	ldr	r2, [r3, #0]
 800588e:	697b      	ldr	r3, [r7, #20]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f022 0201 	bic.w	r2, r2, #1
 8005896:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005898:	697b      	ldr	r3, [r7, #20]
 800589a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800589e:	b2db      	uxtb	r3, r3
 80058a0:	2b60      	cmp	r3, #96	; 0x60
 80058a2:	d10e      	bne.n	80058c2 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80058a4:	697b      	ldr	r3, [r7, #20]
 80058a6:	2220      	movs	r2, #32
 80058a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80058ac:	697b      	ldr	r3, [r7, #20]
 80058ae:	2200      	movs	r2, #0
 80058b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80058b4:	697b      	ldr	r3, [r7, #20]
 80058b6:	2200      	movs	r2, #0
 80058b8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80058ba:	6978      	ldr	r0, [r7, #20]
 80058bc:	f7ff fd5c 	bl	8005378 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80058c0:	e027      	b.n	8005912 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80058c2:	7cfb      	ldrb	r3, [r7, #19]
 80058c4:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80058c8:	2b28      	cmp	r3, #40	; 0x28
 80058ca:	d117      	bne.n	80058fc <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80058cc:	697b      	ldr	r3, [r7, #20]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	681a      	ldr	r2, [r3, #0]
 80058d2:	697b      	ldr	r3, [r7, #20]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f042 0201 	orr.w	r2, r2, #1
 80058da:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80058dc:	697b      	ldr	r3, [r7, #20]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	681a      	ldr	r2, [r3, #0]
 80058e2:	697b      	ldr	r3, [r7, #20]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80058ea:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80058ec:	697b      	ldr	r3, [r7, #20]
 80058ee:	2200      	movs	r2, #0
 80058f0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80058f2:	697b      	ldr	r3, [r7, #20]
 80058f4:	2228      	movs	r2, #40	; 0x28
 80058f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80058fa:	e007      	b.n	800590c <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80058fc:	697b      	ldr	r3, [r7, #20]
 80058fe:	2220      	movs	r2, #32
 8005900:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005904:	697b      	ldr	r3, [r7, #20]
 8005906:	2200      	movs	r2, #0
 8005908:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 800590c:	6978      	ldr	r0, [r7, #20]
 800590e:	f7ff fd2a 	bl	8005366 <HAL_I2C_ErrorCallback>
}
 8005912:	bf00      	nop
 8005914:	3718      	adds	r7, #24
 8005916:	46bd      	mov	sp, r7
 8005918:	bd80      	pop	{r7, pc}
 800591a:	bf00      	nop
 800591c:	20000060 	.word	0x20000060
 8005920:	14f8b589 	.word	0x14f8b589

08005924 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005924:	b580      	push	{r7, lr}
 8005926:	b084      	sub	sp, #16
 8005928:	af00      	add	r7, sp, #0
 800592a:	60f8      	str	r0, [r7, #12]
 800592c:	60b9      	str	r1, [r7, #8]
 800592e:	603b      	str	r3, [r7, #0]
 8005930:	4613      	mov	r3, r2
 8005932:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005934:	e025      	b.n	8005982 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	f1b3 3fff 	cmp.w	r3, #4294967295
 800593c:	d021      	beq.n	8005982 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800593e:	f7fd ffa9 	bl	8003894 <HAL_GetTick>
 8005942:	4602      	mov	r2, r0
 8005944:	69bb      	ldr	r3, [r7, #24]
 8005946:	1ad3      	subs	r3, r2, r3
 8005948:	683a      	ldr	r2, [r7, #0]
 800594a:	429a      	cmp	r2, r3
 800594c:	d302      	bcc.n	8005954 <I2C_WaitOnFlagUntilTimeout+0x30>
 800594e:	683b      	ldr	r3, [r7, #0]
 8005950:	2b00      	cmp	r3, #0
 8005952:	d116      	bne.n	8005982 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	2200      	movs	r2, #0
 8005958:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	2220      	movs	r2, #32
 800595e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	2200      	movs	r2, #0
 8005966:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800596e:	f043 0220 	orr.w	r2, r3, #32
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	2200      	movs	r2, #0
 800597a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800597e:	2301      	movs	r3, #1
 8005980:	e023      	b.n	80059ca <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005982:	68bb      	ldr	r3, [r7, #8]
 8005984:	0c1b      	lsrs	r3, r3, #16
 8005986:	b2db      	uxtb	r3, r3
 8005988:	2b01      	cmp	r3, #1
 800598a:	d10d      	bne.n	80059a8 <I2C_WaitOnFlagUntilTimeout+0x84>
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	695b      	ldr	r3, [r3, #20]
 8005992:	43da      	mvns	r2, r3
 8005994:	68bb      	ldr	r3, [r7, #8]
 8005996:	4013      	ands	r3, r2
 8005998:	b29b      	uxth	r3, r3
 800599a:	2b00      	cmp	r3, #0
 800599c:	bf0c      	ite	eq
 800599e:	2301      	moveq	r3, #1
 80059a0:	2300      	movne	r3, #0
 80059a2:	b2db      	uxtb	r3, r3
 80059a4:	461a      	mov	r2, r3
 80059a6:	e00c      	b.n	80059c2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	699b      	ldr	r3, [r3, #24]
 80059ae:	43da      	mvns	r2, r3
 80059b0:	68bb      	ldr	r3, [r7, #8]
 80059b2:	4013      	ands	r3, r2
 80059b4:	b29b      	uxth	r3, r3
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	bf0c      	ite	eq
 80059ba:	2301      	moveq	r3, #1
 80059bc:	2300      	movne	r3, #0
 80059be:	b2db      	uxtb	r3, r3
 80059c0:	461a      	mov	r2, r3
 80059c2:	79fb      	ldrb	r3, [r7, #7]
 80059c4:	429a      	cmp	r2, r3
 80059c6:	d0b6      	beq.n	8005936 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80059c8:	2300      	movs	r3, #0
}
 80059ca:	4618      	mov	r0, r3
 80059cc:	3710      	adds	r7, #16
 80059ce:	46bd      	mov	sp, r7
 80059d0:	bd80      	pop	{r7, pc}

080059d2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80059d2:	b580      	push	{r7, lr}
 80059d4:	b084      	sub	sp, #16
 80059d6:	af00      	add	r7, sp, #0
 80059d8:	60f8      	str	r0, [r7, #12]
 80059da:	60b9      	str	r1, [r7, #8]
 80059dc:	607a      	str	r2, [r7, #4]
 80059de:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80059e0:	e051      	b.n	8005a86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	695b      	ldr	r3, [r3, #20]
 80059e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80059ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80059f0:	d123      	bne.n	8005a3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	681a      	ldr	r2, [r3, #0]
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a00:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005a0a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	2200      	movs	r2, #0
 8005a10:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	2220      	movs	r2, #32
 8005a16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a26:	f043 0204 	orr.w	r2, r3, #4
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	2200      	movs	r2, #0
 8005a32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005a36:	2301      	movs	r3, #1
 8005a38:	e046      	b.n	8005ac8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a40:	d021      	beq.n	8005a86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a42:	f7fd ff27 	bl	8003894 <HAL_GetTick>
 8005a46:	4602      	mov	r2, r0
 8005a48:	683b      	ldr	r3, [r7, #0]
 8005a4a:	1ad3      	subs	r3, r2, r3
 8005a4c:	687a      	ldr	r2, [r7, #4]
 8005a4e:	429a      	cmp	r2, r3
 8005a50:	d302      	bcc.n	8005a58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d116      	bne.n	8005a86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	2220      	movs	r2, #32
 8005a62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	2200      	movs	r2, #0
 8005a6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a72:	f043 0220 	orr.w	r2, r3, #32
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005a82:	2301      	movs	r3, #1
 8005a84:	e020      	b.n	8005ac8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005a86:	68bb      	ldr	r3, [r7, #8]
 8005a88:	0c1b      	lsrs	r3, r3, #16
 8005a8a:	b2db      	uxtb	r3, r3
 8005a8c:	2b01      	cmp	r3, #1
 8005a8e:	d10c      	bne.n	8005aaa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	695b      	ldr	r3, [r3, #20]
 8005a96:	43da      	mvns	r2, r3
 8005a98:	68bb      	ldr	r3, [r7, #8]
 8005a9a:	4013      	ands	r3, r2
 8005a9c:	b29b      	uxth	r3, r3
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	bf14      	ite	ne
 8005aa2:	2301      	movne	r3, #1
 8005aa4:	2300      	moveq	r3, #0
 8005aa6:	b2db      	uxtb	r3, r3
 8005aa8:	e00b      	b.n	8005ac2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	699b      	ldr	r3, [r3, #24]
 8005ab0:	43da      	mvns	r2, r3
 8005ab2:	68bb      	ldr	r3, [r7, #8]
 8005ab4:	4013      	ands	r3, r2
 8005ab6:	b29b      	uxth	r3, r3
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	bf14      	ite	ne
 8005abc:	2301      	movne	r3, #1
 8005abe:	2300      	moveq	r3, #0
 8005ac0:	b2db      	uxtb	r3, r3
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d18d      	bne.n	80059e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005ac6:	2300      	movs	r3, #0
}
 8005ac8:	4618      	mov	r0, r3
 8005aca:	3710      	adds	r7, #16
 8005acc:	46bd      	mov	sp, r7
 8005ace:	bd80      	pop	{r7, pc}

08005ad0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005ad0:	b580      	push	{r7, lr}
 8005ad2:	b084      	sub	sp, #16
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	60f8      	str	r0, [r7, #12]
 8005ad8:	60b9      	str	r1, [r7, #8]
 8005ada:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005adc:	e02d      	b.n	8005b3a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005ade:	68f8      	ldr	r0, [r7, #12]
 8005ae0:	f000 f878 	bl	8005bd4 <I2C_IsAcknowledgeFailed>
 8005ae4:	4603      	mov	r3, r0
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d001      	beq.n	8005aee <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005aea:	2301      	movs	r3, #1
 8005aec:	e02d      	b.n	8005b4a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005aee:	68bb      	ldr	r3, [r7, #8]
 8005af0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005af4:	d021      	beq.n	8005b3a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005af6:	f7fd fecd 	bl	8003894 <HAL_GetTick>
 8005afa:	4602      	mov	r2, r0
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	1ad3      	subs	r3, r2, r3
 8005b00:	68ba      	ldr	r2, [r7, #8]
 8005b02:	429a      	cmp	r2, r3
 8005b04:	d302      	bcc.n	8005b0c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005b06:	68bb      	ldr	r3, [r7, #8]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d116      	bne.n	8005b3a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	2200      	movs	r2, #0
 8005b10:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	2220      	movs	r2, #32
 8005b16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b26:	f043 0220 	orr.w	r2, r3, #32
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	2200      	movs	r2, #0
 8005b32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005b36:	2301      	movs	r3, #1
 8005b38:	e007      	b.n	8005b4a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	695b      	ldr	r3, [r3, #20]
 8005b40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b44:	2b80      	cmp	r3, #128	; 0x80
 8005b46:	d1ca      	bne.n	8005ade <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005b48:	2300      	movs	r3, #0
}
 8005b4a:	4618      	mov	r0, r3
 8005b4c:	3710      	adds	r7, #16
 8005b4e:	46bd      	mov	sp, r7
 8005b50:	bd80      	pop	{r7, pc}

08005b52 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005b52:	b580      	push	{r7, lr}
 8005b54:	b084      	sub	sp, #16
 8005b56:	af00      	add	r7, sp, #0
 8005b58:	60f8      	str	r0, [r7, #12]
 8005b5a:	60b9      	str	r1, [r7, #8]
 8005b5c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005b5e:	e02d      	b.n	8005bbc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005b60:	68f8      	ldr	r0, [r7, #12]
 8005b62:	f000 f837 	bl	8005bd4 <I2C_IsAcknowledgeFailed>
 8005b66:	4603      	mov	r3, r0
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d001      	beq.n	8005b70 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005b6c:	2301      	movs	r3, #1
 8005b6e:	e02d      	b.n	8005bcc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b70:	68bb      	ldr	r3, [r7, #8]
 8005b72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b76:	d021      	beq.n	8005bbc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b78:	f7fd fe8c 	bl	8003894 <HAL_GetTick>
 8005b7c:	4602      	mov	r2, r0
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	1ad3      	subs	r3, r2, r3
 8005b82:	68ba      	ldr	r2, [r7, #8]
 8005b84:	429a      	cmp	r2, r3
 8005b86:	d302      	bcc.n	8005b8e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005b88:	68bb      	ldr	r3, [r7, #8]
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d116      	bne.n	8005bbc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	2200      	movs	r2, #0
 8005b92:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	2220      	movs	r2, #32
 8005b98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ba8:	f043 0220 	orr.w	r2, r3, #32
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005bb8:	2301      	movs	r3, #1
 8005bba:	e007      	b.n	8005bcc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	695b      	ldr	r3, [r3, #20]
 8005bc2:	f003 0304 	and.w	r3, r3, #4
 8005bc6:	2b04      	cmp	r3, #4
 8005bc8:	d1ca      	bne.n	8005b60 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005bca:	2300      	movs	r3, #0
}
 8005bcc:	4618      	mov	r0, r3
 8005bce:	3710      	adds	r7, #16
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	bd80      	pop	{r7, pc}

08005bd4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005bd4:	b480      	push	{r7}
 8005bd6:	b083      	sub	sp, #12
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	695b      	ldr	r3, [r3, #20]
 8005be2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005be6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005bea:	d11b      	bne.n	8005c24 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005bf4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2220      	movs	r2, #32
 8005c00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2200      	movs	r2, #0
 8005c08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c10:	f043 0204 	orr.w	r2, r3, #4
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2200      	movs	r2, #0
 8005c1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005c20:	2301      	movs	r3, #1
 8005c22:	e000      	b.n	8005c26 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005c24:	2300      	movs	r3, #0
}
 8005c26:	4618      	mov	r0, r3
 8005c28:	370c      	adds	r7, #12
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	bc80      	pop	{r7}
 8005c2e:	4770      	bx	lr

08005c30 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005c30:	b580      	push	{r7, lr}
 8005c32:	b086      	sub	sp, #24
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d101      	bne.n	8005c42 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005c3e:	2301      	movs	r3, #1
 8005c40:	e26c      	b.n	800611c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f003 0301 	and.w	r3, r3, #1
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	f000 8087 	beq.w	8005d5e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005c50:	4b92      	ldr	r3, [pc, #584]	; (8005e9c <HAL_RCC_OscConfig+0x26c>)
 8005c52:	685b      	ldr	r3, [r3, #4]
 8005c54:	f003 030c 	and.w	r3, r3, #12
 8005c58:	2b04      	cmp	r3, #4
 8005c5a:	d00c      	beq.n	8005c76 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005c5c:	4b8f      	ldr	r3, [pc, #572]	; (8005e9c <HAL_RCC_OscConfig+0x26c>)
 8005c5e:	685b      	ldr	r3, [r3, #4]
 8005c60:	f003 030c 	and.w	r3, r3, #12
 8005c64:	2b08      	cmp	r3, #8
 8005c66:	d112      	bne.n	8005c8e <HAL_RCC_OscConfig+0x5e>
 8005c68:	4b8c      	ldr	r3, [pc, #560]	; (8005e9c <HAL_RCC_OscConfig+0x26c>)
 8005c6a:	685b      	ldr	r3, [r3, #4]
 8005c6c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005c70:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c74:	d10b      	bne.n	8005c8e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c76:	4b89      	ldr	r3, [pc, #548]	; (8005e9c <HAL_RCC_OscConfig+0x26c>)
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d06c      	beq.n	8005d5c <HAL_RCC_OscConfig+0x12c>
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	685b      	ldr	r3, [r3, #4]
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d168      	bne.n	8005d5c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005c8a:	2301      	movs	r3, #1
 8005c8c:	e246      	b.n	800611c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	685b      	ldr	r3, [r3, #4]
 8005c92:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c96:	d106      	bne.n	8005ca6 <HAL_RCC_OscConfig+0x76>
 8005c98:	4b80      	ldr	r3, [pc, #512]	; (8005e9c <HAL_RCC_OscConfig+0x26c>)
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	4a7f      	ldr	r2, [pc, #508]	; (8005e9c <HAL_RCC_OscConfig+0x26c>)
 8005c9e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005ca2:	6013      	str	r3, [r2, #0]
 8005ca4:	e02e      	b.n	8005d04 <HAL_RCC_OscConfig+0xd4>
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	685b      	ldr	r3, [r3, #4]
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d10c      	bne.n	8005cc8 <HAL_RCC_OscConfig+0x98>
 8005cae:	4b7b      	ldr	r3, [pc, #492]	; (8005e9c <HAL_RCC_OscConfig+0x26c>)
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	4a7a      	ldr	r2, [pc, #488]	; (8005e9c <HAL_RCC_OscConfig+0x26c>)
 8005cb4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005cb8:	6013      	str	r3, [r2, #0]
 8005cba:	4b78      	ldr	r3, [pc, #480]	; (8005e9c <HAL_RCC_OscConfig+0x26c>)
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	4a77      	ldr	r2, [pc, #476]	; (8005e9c <HAL_RCC_OscConfig+0x26c>)
 8005cc0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005cc4:	6013      	str	r3, [r2, #0]
 8005cc6:	e01d      	b.n	8005d04 <HAL_RCC_OscConfig+0xd4>
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	685b      	ldr	r3, [r3, #4]
 8005ccc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005cd0:	d10c      	bne.n	8005cec <HAL_RCC_OscConfig+0xbc>
 8005cd2:	4b72      	ldr	r3, [pc, #456]	; (8005e9c <HAL_RCC_OscConfig+0x26c>)
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	4a71      	ldr	r2, [pc, #452]	; (8005e9c <HAL_RCC_OscConfig+0x26c>)
 8005cd8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005cdc:	6013      	str	r3, [r2, #0]
 8005cde:	4b6f      	ldr	r3, [pc, #444]	; (8005e9c <HAL_RCC_OscConfig+0x26c>)
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	4a6e      	ldr	r2, [pc, #440]	; (8005e9c <HAL_RCC_OscConfig+0x26c>)
 8005ce4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005ce8:	6013      	str	r3, [r2, #0]
 8005cea:	e00b      	b.n	8005d04 <HAL_RCC_OscConfig+0xd4>
 8005cec:	4b6b      	ldr	r3, [pc, #428]	; (8005e9c <HAL_RCC_OscConfig+0x26c>)
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	4a6a      	ldr	r2, [pc, #424]	; (8005e9c <HAL_RCC_OscConfig+0x26c>)
 8005cf2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005cf6:	6013      	str	r3, [r2, #0]
 8005cf8:	4b68      	ldr	r3, [pc, #416]	; (8005e9c <HAL_RCC_OscConfig+0x26c>)
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	4a67      	ldr	r2, [pc, #412]	; (8005e9c <HAL_RCC_OscConfig+0x26c>)
 8005cfe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005d02:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	685b      	ldr	r3, [r3, #4]
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d013      	beq.n	8005d34 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d0c:	f7fd fdc2 	bl	8003894 <HAL_GetTick>
 8005d10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d12:	e008      	b.n	8005d26 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005d14:	f7fd fdbe 	bl	8003894 <HAL_GetTick>
 8005d18:	4602      	mov	r2, r0
 8005d1a:	693b      	ldr	r3, [r7, #16]
 8005d1c:	1ad3      	subs	r3, r2, r3
 8005d1e:	2b64      	cmp	r3, #100	; 0x64
 8005d20:	d901      	bls.n	8005d26 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005d22:	2303      	movs	r3, #3
 8005d24:	e1fa      	b.n	800611c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d26:	4b5d      	ldr	r3, [pc, #372]	; (8005e9c <HAL_RCC_OscConfig+0x26c>)
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d0f0      	beq.n	8005d14 <HAL_RCC_OscConfig+0xe4>
 8005d32:	e014      	b.n	8005d5e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d34:	f7fd fdae 	bl	8003894 <HAL_GetTick>
 8005d38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005d3a:	e008      	b.n	8005d4e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005d3c:	f7fd fdaa 	bl	8003894 <HAL_GetTick>
 8005d40:	4602      	mov	r2, r0
 8005d42:	693b      	ldr	r3, [r7, #16]
 8005d44:	1ad3      	subs	r3, r2, r3
 8005d46:	2b64      	cmp	r3, #100	; 0x64
 8005d48:	d901      	bls.n	8005d4e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005d4a:	2303      	movs	r3, #3
 8005d4c:	e1e6      	b.n	800611c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005d4e:	4b53      	ldr	r3, [pc, #332]	; (8005e9c <HAL_RCC_OscConfig+0x26c>)
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d1f0      	bne.n	8005d3c <HAL_RCC_OscConfig+0x10c>
 8005d5a:	e000      	b.n	8005d5e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d5c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	f003 0302 	and.w	r3, r3, #2
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d063      	beq.n	8005e32 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005d6a:	4b4c      	ldr	r3, [pc, #304]	; (8005e9c <HAL_RCC_OscConfig+0x26c>)
 8005d6c:	685b      	ldr	r3, [r3, #4]
 8005d6e:	f003 030c 	and.w	r3, r3, #12
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d00b      	beq.n	8005d8e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8005d76:	4b49      	ldr	r3, [pc, #292]	; (8005e9c <HAL_RCC_OscConfig+0x26c>)
 8005d78:	685b      	ldr	r3, [r3, #4]
 8005d7a:	f003 030c 	and.w	r3, r3, #12
 8005d7e:	2b08      	cmp	r3, #8
 8005d80:	d11c      	bne.n	8005dbc <HAL_RCC_OscConfig+0x18c>
 8005d82:	4b46      	ldr	r3, [pc, #280]	; (8005e9c <HAL_RCC_OscConfig+0x26c>)
 8005d84:	685b      	ldr	r3, [r3, #4]
 8005d86:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d116      	bne.n	8005dbc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005d8e:	4b43      	ldr	r3, [pc, #268]	; (8005e9c <HAL_RCC_OscConfig+0x26c>)
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	f003 0302 	and.w	r3, r3, #2
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d005      	beq.n	8005da6 <HAL_RCC_OscConfig+0x176>
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	691b      	ldr	r3, [r3, #16]
 8005d9e:	2b01      	cmp	r3, #1
 8005da0:	d001      	beq.n	8005da6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8005da2:	2301      	movs	r3, #1
 8005da4:	e1ba      	b.n	800611c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005da6:	4b3d      	ldr	r3, [pc, #244]	; (8005e9c <HAL_RCC_OscConfig+0x26c>)
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	695b      	ldr	r3, [r3, #20]
 8005db2:	00db      	lsls	r3, r3, #3
 8005db4:	4939      	ldr	r1, [pc, #228]	; (8005e9c <HAL_RCC_OscConfig+0x26c>)
 8005db6:	4313      	orrs	r3, r2
 8005db8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005dba:	e03a      	b.n	8005e32 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	691b      	ldr	r3, [r3, #16]
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d020      	beq.n	8005e06 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005dc4:	4b36      	ldr	r3, [pc, #216]	; (8005ea0 <HAL_RCC_OscConfig+0x270>)
 8005dc6:	2201      	movs	r2, #1
 8005dc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005dca:	f7fd fd63 	bl	8003894 <HAL_GetTick>
 8005dce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005dd0:	e008      	b.n	8005de4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005dd2:	f7fd fd5f 	bl	8003894 <HAL_GetTick>
 8005dd6:	4602      	mov	r2, r0
 8005dd8:	693b      	ldr	r3, [r7, #16]
 8005dda:	1ad3      	subs	r3, r2, r3
 8005ddc:	2b02      	cmp	r3, #2
 8005dde:	d901      	bls.n	8005de4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8005de0:	2303      	movs	r3, #3
 8005de2:	e19b      	b.n	800611c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005de4:	4b2d      	ldr	r3, [pc, #180]	; (8005e9c <HAL_RCC_OscConfig+0x26c>)
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f003 0302 	and.w	r3, r3, #2
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d0f0      	beq.n	8005dd2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005df0:	4b2a      	ldr	r3, [pc, #168]	; (8005e9c <HAL_RCC_OscConfig+0x26c>)
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	695b      	ldr	r3, [r3, #20]
 8005dfc:	00db      	lsls	r3, r3, #3
 8005dfe:	4927      	ldr	r1, [pc, #156]	; (8005e9c <HAL_RCC_OscConfig+0x26c>)
 8005e00:	4313      	orrs	r3, r2
 8005e02:	600b      	str	r3, [r1, #0]
 8005e04:	e015      	b.n	8005e32 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005e06:	4b26      	ldr	r3, [pc, #152]	; (8005ea0 <HAL_RCC_OscConfig+0x270>)
 8005e08:	2200      	movs	r2, #0
 8005e0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e0c:	f7fd fd42 	bl	8003894 <HAL_GetTick>
 8005e10:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005e12:	e008      	b.n	8005e26 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005e14:	f7fd fd3e 	bl	8003894 <HAL_GetTick>
 8005e18:	4602      	mov	r2, r0
 8005e1a:	693b      	ldr	r3, [r7, #16]
 8005e1c:	1ad3      	subs	r3, r2, r3
 8005e1e:	2b02      	cmp	r3, #2
 8005e20:	d901      	bls.n	8005e26 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8005e22:	2303      	movs	r3, #3
 8005e24:	e17a      	b.n	800611c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005e26:	4b1d      	ldr	r3, [pc, #116]	; (8005e9c <HAL_RCC_OscConfig+0x26c>)
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	f003 0302 	and.w	r3, r3, #2
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d1f0      	bne.n	8005e14 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	f003 0308 	and.w	r3, r3, #8
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d03a      	beq.n	8005eb4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	699b      	ldr	r3, [r3, #24]
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d019      	beq.n	8005e7a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005e46:	4b17      	ldr	r3, [pc, #92]	; (8005ea4 <HAL_RCC_OscConfig+0x274>)
 8005e48:	2201      	movs	r2, #1
 8005e4a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005e4c:	f7fd fd22 	bl	8003894 <HAL_GetTick>
 8005e50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005e52:	e008      	b.n	8005e66 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005e54:	f7fd fd1e 	bl	8003894 <HAL_GetTick>
 8005e58:	4602      	mov	r2, r0
 8005e5a:	693b      	ldr	r3, [r7, #16]
 8005e5c:	1ad3      	subs	r3, r2, r3
 8005e5e:	2b02      	cmp	r3, #2
 8005e60:	d901      	bls.n	8005e66 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005e62:	2303      	movs	r3, #3
 8005e64:	e15a      	b.n	800611c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005e66:	4b0d      	ldr	r3, [pc, #52]	; (8005e9c <HAL_RCC_OscConfig+0x26c>)
 8005e68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e6a:	f003 0302 	and.w	r3, r3, #2
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d0f0      	beq.n	8005e54 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005e72:	2001      	movs	r0, #1
 8005e74:	f000 fac4 	bl	8006400 <RCC_Delay>
 8005e78:	e01c      	b.n	8005eb4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005e7a:	4b0a      	ldr	r3, [pc, #40]	; (8005ea4 <HAL_RCC_OscConfig+0x274>)
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005e80:	f7fd fd08 	bl	8003894 <HAL_GetTick>
 8005e84:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005e86:	e00f      	b.n	8005ea8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005e88:	f7fd fd04 	bl	8003894 <HAL_GetTick>
 8005e8c:	4602      	mov	r2, r0
 8005e8e:	693b      	ldr	r3, [r7, #16]
 8005e90:	1ad3      	subs	r3, r2, r3
 8005e92:	2b02      	cmp	r3, #2
 8005e94:	d908      	bls.n	8005ea8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8005e96:	2303      	movs	r3, #3
 8005e98:	e140      	b.n	800611c <HAL_RCC_OscConfig+0x4ec>
 8005e9a:	bf00      	nop
 8005e9c:	40021000 	.word	0x40021000
 8005ea0:	42420000 	.word	0x42420000
 8005ea4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005ea8:	4b9e      	ldr	r3, [pc, #632]	; (8006124 <HAL_RCC_OscConfig+0x4f4>)
 8005eaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005eac:	f003 0302 	and.w	r3, r3, #2
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d1e9      	bne.n	8005e88 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f003 0304 	and.w	r3, r3, #4
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	f000 80a6 	beq.w	800600e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005ec2:	2300      	movs	r3, #0
 8005ec4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005ec6:	4b97      	ldr	r3, [pc, #604]	; (8006124 <HAL_RCC_OscConfig+0x4f4>)
 8005ec8:	69db      	ldr	r3, [r3, #28]
 8005eca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d10d      	bne.n	8005eee <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005ed2:	4b94      	ldr	r3, [pc, #592]	; (8006124 <HAL_RCC_OscConfig+0x4f4>)
 8005ed4:	69db      	ldr	r3, [r3, #28]
 8005ed6:	4a93      	ldr	r2, [pc, #588]	; (8006124 <HAL_RCC_OscConfig+0x4f4>)
 8005ed8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005edc:	61d3      	str	r3, [r2, #28]
 8005ede:	4b91      	ldr	r3, [pc, #580]	; (8006124 <HAL_RCC_OscConfig+0x4f4>)
 8005ee0:	69db      	ldr	r3, [r3, #28]
 8005ee2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ee6:	60bb      	str	r3, [r7, #8]
 8005ee8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005eea:	2301      	movs	r3, #1
 8005eec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005eee:	4b8e      	ldr	r3, [pc, #568]	; (8006128 <HAL_RCC_OscConfig+0x4f8>)
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d118      	bne.n	8005f2c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005efa:	4b8b      	ldr	r3, [pc, #556]	; (8006128 <HAL_RCC_OscConfig+0x4f8>)
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	4a8a      	ldr	r2, [pc, #552]	; (8006128 <HAL_RCC_OscConfig+0x4f8>)
 8005f00:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005f04:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005f06:	f7fd fcc5 	bl	8003894 <HAL_GetTick>
 8005f0a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f0c:	e008      	b.n	8005f20 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f0e:	f7fd fcc1 	bl	8003894 <HAL_GetTick>
 8005f12:	4602      	mov	r2, r0
 8005f14:	693b      	ldr	r3, [r7, #16]
 8005f16:	1ad3      	subs	r3, r2, r3
 8005f18:	2b64      	cmp	r3, #100	; 0x64
 8005f1a:	d901      	bls.n	8005f20 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005f1c:	2303      	movs	r3, #3
 8005f1e:	e0fd      	b.n	800611c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f20:	4b81      	ldr	r3, [pc, #516]	; (8006128 <HAL_RCC_OscConfig+0x4f8>)
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d0f0      	beq.n	8005f0e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	68db      	ldr	r3, [r3, #12]
 8005f30:	2b01      	cmp	r3, #1
 8005f32:	d106      	bne.n	8005f42 <HAL_RCC_OscConfig+0x312>
 8005f34:	4b7b      	ldr	r3, [pc, #492]	; (8006124 <HAL_RCC_OscConfig+0x4f4>)
 8005f36:	6a1b      	ldr	r3, [r3, #32]
 8005f38:	4a7a      	ldr	r2, [pc, #488]	; (8006124 <HAL_RCC_OscConfig+0x4f4>)
 8005f3a:	f043 0301 	orr.w	r3, r3, #1
 8005f3e:	6213      	str	r3, [r2, #32]
 8005f40:	e02d      	b.n	8005f9e <HAL_RCC_OscConfig+0x36e>
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	68db      	ldr	r3, [r3, #12]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d10c      	bne.n	8005f64 <HAL_RCC_OscConfig+0x334>
 8005f4a:	4b76      	ldr	r3, [pc, #472]	; (8006124 <HAL_RCC_OscConfig+0x4f4>)
 8005f4c:	6a1b      	ldr	r3, [r3, #32]
 8005f4e:	4a75      	ldr	r2, [pc, #468]	; (8006124 <HAL_RCC_OscConfig+0x4f4>)
 8005f50:	f023 0301 	bic.w	r3, r3, #1
 8005f54:	6213      	str	r3, [r2, #32]
 8005f56:	4b73      	ldr	r3, [pc, #460]	; (8006124 <HAL_RCC_OscConfig+0x4f4>)
 8005f58:	6a1b      	ldr	r3, [r3, #32]
 8005f5a:	4a72      	ldr	r2, [pc, #456]	; (8006124 <HAL_RCC_OscConfig+0x4f4>)
 8005f5c:	f023 0304 	bic.w	r3, r3, #4
 8005f60:	6213      	str	r3, [r2, #32]
 8005f62:	e01c      	b.n	8005f9e <HAL_RCC_OscConfig+0x36e>
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	68db      	ldr	r3, [r3, #12]
 8005f68:	2b05      	cmp	r3, #5
 8005f6a:	d10c      	bne.n	8005f86 <HAL_RCC_OscConfig+0x356>
 8005f6c:	4b6d      	ldr	r3, [pc, #436]	; (8006124 <HAL_RCC_OscConfig+0x4f4>)
 8005f6e:	6a1b      	ldr	r3, [r3, #32]
 8005f70:	4a6c      	ldr	r2, [pc, #432]	; (8006124 <HAL_RCC_OscConfig+0x4f4>)
 8005f72:	f043 0304 	orr.w	r3, r3, #4
 8005f76:	6213      	str	r3, [r2, #32]
 8005f78:	4b6a      	ldr	r3, [pc, #424]	; (8006124 <HAL_RCC_OscConfig+0x4f4>)
 8005f7a:	6a1b      	ldr	r3, [r3, #32]
 8005f7c:	4a69      	ldr	r2, [pc, #420]	; (8006124 <HAL_RCC_OscConfig+0x4f4>)
 8005f7e:	f043 0301 	orr.w	r3, r3, #1
 8005f82:	6213      	str	r3, [r2, #32]
 8005f84:	e00b      	b.n	8005f9e <HAL_RCC_OscConfig+0x36e>
 8005f86:	4b67      	ldr	r3, [pc, #412]	; (8006124 <HAL_RCC_OscConfig+0x4f4>)
 8005f88:	6a1b      	ldr	r3, [r3, #32]
 8005f8a:	4a66      	ldr	r2, [pc, #408]	; (8006124 <HAL_RCC_OscConfig+0x4f4>)
 8005f8c:	f023 0301 	bic.w	r3, r3, #1
 8005f90:	6213      	str	r3, [r2, #32]
 8005f92:	4b64      	ldr	r3, [pc, #400]	; (8006124 <HAL_RCC_OscConfig+0x4f4>)
 8005f94:	6a1b      	ldr	r3, [r3, #32]
 8005f96:	4a63      	ldr	r2, [pc, #396]	; (8006124 <HAL_RCC_OscConfig+0x4f4>)
 8005f98:	f023 0304 	bic.w	r3, r3, #4
 8005f9c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	68db      	ldr	r3, [r3, #12]
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d015      	beq.n	8005fd2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005fa6:	f7fd fc75 	bl	8003894 <HAL_GetTick>
 8005faa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005fac:	e00a      	b.n	8005fc4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005fae:	f7fd fc71 	bl	8003894 <HAL_GetTick>
 8005fb2:	4602      	mov	r2, r0
 8005fb4:	693b      	ldr	r3, [r7, #16]
 8005fb6:	1ad3      	subs	r3, r2, r3
 8005fb8:	f241 3288 	movw	r2, #5000	; 0x1388
 8005fbc:	4293      	cmp	r3, r2
 8005fbe:	d901      	bls.n	8005fc4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005fc0:	2303      	movs	r3, #3
 8005fc2:	e0ab      	b.n	800611c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005fc4:	4b57      	ldr	r3, [pc, #348]	; (8006124 <HAL_RCC_OscConfig+0x4f4>)
 8005fc6:	6a1b      	ldr	r3, [r3, #32]
 8005fc8:	f003 0302 	and.w	r3, r3, #2
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d0ee      	beq.n	8005fae <HAL_RCC_OscConfig+0x37e>
 8005fd0:	e014      	b.n	8005ffc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005fd2:	f7fd fc5f 	bl	8003894 <HAL_GetTick>
 8005fd6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005fd8:	e00a      	b.n	8005ff0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005fda:	f7fd fc5b 	bl	8003894 <HAL_GetTick>
 8005fde:	4602      	mov	r2, r0
 8005fe0:	693b      	ldr	r3, [r7, #16]
 8005fe2:	1ad3      	subs	r3, r2, r3
 8005fe4:	f241 3288 	movw	r2, #5000	; 0x1388
 8005fe8:	4293      	cmp	r3, r2
 8005fea:	d901      	bls.n	8005ff0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005fec:	2303      	movs	r3, #3
 8005fee:	e095      	b.n	800611c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005ff0:	4b4c      	ldr	r3, [pc, #304]	; (8006124 <HAL_RCC_OscConfig+0x4f4>)
 8005ff2:	6a1b      	ldr	r3, [r3, #32]
 8005ff4:	f003 0302 	and.w	r3, r3, #2
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d1ee      	bne.n	8005fda <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005ffc:	7dfb      	ldrb	r3, [r7, #23]
 8005ffe:	2b01      	cmp	r3, #1
 8006000:	d105      	bne.n	800600e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006002:	4b48      	ldr	r3, [pc, #288]	; (8006124 <HAL_RCC_OscConfig+0x4f4>)
 8006004:	69db      	ldr	r3, [r3, #28]
 8006006:	4a47      	ldr	r2, [pc, #284]	; (8006124 <HAL_RCC_OscConfig+0x4f4>)
 8006008:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800600c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	69db      	ldr	r3, [r3, #28]
 8006012:	2b00      	cmp	r3, #0
 8006014:	f000 8081 	beq.w	800611a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006018:	4b42      	ldr	r3, [pc, #264]	; (8006124 <HAL_RCC_OscConfig+0x4f4>)
 800601a:	685b      	ldr	r3, [r3, #4]
 800601c:	f003 030c 	and.w	r3, r3, #12
 8006020:	2b08      	cmp	r3, #8
 8006022:	d061      	beq.n	80060e8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	69db      	ldr	r3, [r3, #28]
 8006028:	2b02      	cmp	r3, #2
 800602a:	d146      	bne.n	80060ba <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800602c:	4b3f      	ldr	r3, [pc, #252]	; (800612c <HAL_RCC_OscConfig+0x4fc>)
 800602e:	2200      	movs	r2, #0
 8006030:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006032:	f7fd fc2f 	bl	8003894 <HAL_GetTick>
 8006036:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006038:	e008      	b.n	800604c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800603a:	f7fd fc2b 	bl	8003894 <HAL_GetTick>
 800603e:	4602      	mov	r2, r0
 8006040:	693b      	ldr	r3, [r7, #16]
 8006042:	1ad3      	subs	r3, r2, r3
 8006044:	2b02      	cmp	r3, #2
 8006046:	d901      	bls.n	800604c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8006048:	2303      	movs	r3, #3
 800604a:	e067      	b.n	800611c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800604c:	4b35      	ldr	r3, [pc, #212]	; (8006124 <HAL_RCC_OscConfig+0x4f4>)
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006054:	2b00      	cmp	r3, #0
 8006056:	d1f0      	bne.n	800603a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	6a1b      	ldr	r3, [r3, #32]
 800605c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006060:	d108      	bne.n	8006074 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8006062:	4b30      	ldr	r3, [pc, #192]	; (8006124 <HAL_RCC_OscConfig+0x4f4>)
 8006064:	685b      	ldr	r3, [r3, #4]
 8006066:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	689b      	ldr	r3, [r3, #8]
 800606e:	492d      	ldr	r1, [pc, #180]	; (8006124 <HAL_RCC_OscConfig+0x4f4>)
 8006070:	4313      	orrs	r3, r2
 8006072:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006074:	4b2b      	ldr	r3, [pc, #172]	; (8006124 <HAL_RCC_OscConfig+0x4f4>)
 8006076:	685b      	ldr	r3, [r3, #4]
 8006078:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	6a19      	ldr	r1, [r3, #32]
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006084:	430b      	orrs	r3, r1
 8006086:	4927      	ldr	r1, [pc, #156]	; (8006124 <HAL_RCC_OscConfig+0x4f4>)
 8006088:	4313      	orrs	r3, r2
 800608a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800608c:	4b27      	ldr	r3, [pc, #156]	; (800612c <HAL_RCC_OscConfig+0x4fc>)
 800608e:	2201      	movs	r2, #1
 8006090:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006092:	f7fd fbff 	bl	8003894 <HAL_GetTick>
 8006096:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006098:	e008      	b.n	80060ac <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800609a:	f7fd fbfb 	bl	8003894 <HAL_GetTick>
 800609e:	4602      	mov	r2, r0
 80060a0:	693b      	ldr	r3, [r7, #16]
 80060a2:	1ad3      	subs	r3, r2, r3
 80060a4:	2b02      	cmp	r3, #2
 80060a6:	d901      	bls.n	80060ac <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80060a8:	2303      	movs	r3, #3
 80060aa:	e037      	b.n	800611c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80060ac:	4b1d      	ldr	r3, [pc, #116]	; (8006124 <HAL_RCC_OscConfig+0x4f4>)
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d0f0      	beq.n	800609a <HAL_RCC_OscConfig+0x46a>
 80060b8:	e02f      	b.n	800611a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80060ba:	4b1c      	ldr	r3, [pc, #112]	; (800612c <HAL_RCC_OscConfig+0x4fc>)
 80060bc:	2200      	movs	r2, #0
 80060be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80060c0:	f7fd fbe8 	bl	8003894 <HAL_GetTick>
 80060c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80060c6:	e008      	b.n	80060da <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80060c8:	f7fd fbe4 	bl	8003894 <HAL_GetTick>
 80060cc:	4602      	mov	r2, r0
 80060ce:	693b      	ldr	r3, [r7, #16]
 80060d0:	1ad3      	subs	r3, r2, r3
 80060d2:	2b02      	cmp	r3, #2
 80060d4:	d901      	bls.n	80060da <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80060d6:	2303      	movs	r3, #3
 80060d8:	e020      	b.n	800611c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80060da:	4b12      	ldr	r3, [pc, #72]	; (8006124 <HAL_RCC_OscConfig+0x4f4>)
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d1f0      	bne.n	80060c8 <HAL_RCC_OscConfig+0x498>
 80060e6:	e018      	b.n	800611a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	69db      	ldr	r3, [r3, #28]
 80060ec:	2b01      	cmp	r3, #1
 80060ee:	d101      	bne.n	80060f4 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80060f0:	2301      	movs	r3, #1
 80060f2:	e013      	b.n	800611c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80060f4:	4b0b      	ldr	r3, [pc, #44]	; (8006124 <HAL_RCC_OscConfig+0x4f4>)
 80060f6:	685b      	ldr	r3, [r3, #4]
 80060f8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	6a1b      	ldr	r3, [r3, #32]
 8006104:	429a      	cmp	r2, r3
 8006106:	d106      	bne.n	8006116 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006112:	429a      	cmp	r2, r3
 8006114:	d001      	beq.n	800611a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8006116:	2301      	movs	r3, #1
 8006118:	e000      	b.n	800611c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800611a:	2300      	movs	r3, #0
}
 800611c:	4618      	mov	r0, r3
 800611e:	3718      	adds	r7, #24
 8006120:	46bd      	mov	sp, r7
 8006122:	bd80      	pop	{r7, pc}
 8006124:	40021000 	.word	0x40021000
 8006128:	40007000 	.word	0x40007000
 800612c:	42420060 	.word	0x42420060

08006130 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006130:	b580      	push	{r7, lr}
 8006132:	b084      	sub	sp, #16
 8006134:	af00      	add	r7, sp, #0
 8006136:	6078      	str	r0, [r7, #4]
 8006138:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2b00      	cmp	r3, #0
 800613e:	d101      	bne.n	8006144 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006140:	2301      	movs	r3, #1
 8006142:	e0d0      	b.n	80062e6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006144:	4b6a      	ldr	r3, [pc, #424]	; (80062f0 <HAL_RCC_ClockConfig+0x1c0>)
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f003 0307 	and.w	r3, r3, #7
 800614c:	683a      	ldr	r2, [r7, #0]
 800614e:	429a      	cmp	r2, r3
 8006150:	d910      	bls.n	8006174 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006152:	4b67      	ldr	r3, [pc, #412]	; (80062f0 <HAL_RCC_ClockConfig+0x1c0>)
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	f023 0207 	bic.w	r2, r3, #7
 800615a:	4965      	ldr	r1, [pc, #404]	; (80062f0 <HAL_RCC_ClockConfig+0x1c0>)
 800615c:	683b      	ldr	r3, [r7, #0]
 800615e:	4313      	orrs	r3, r2
 8006160:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006162:	4b63      	ldr	r3, [pc, #396]	; (80062f0 <HAL_RCC_ClockConfig+0x1c0>)
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	f003 0307 	and.w	r3, r3, #7
 800616a:	683a      	ldr	r2, [r7, #0]
 800616c:	429a      	cmp	r2, r3
 800616e:	d001      	beq.n	8006174 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8006170:	2301      	movs	r3, #1
 8006172:	e0b8      	b.n	80062e6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	f003 0302 	and.w	r3, r3, #2
 800617c:	2b00      	cmp	r3, #0
 800617e:	d020      	beq.n	80061c2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	f003 0304 	and.w	r3, r3, #4
 8006188:	2b00      	cmp	r3, #0
 800618a:	d005      	beq.n	8006198 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800618c:	4b59      	ldr	r3, [pc, #356]	; (80062f4 <HAL_RCC_ClockConfig+0x1c4>)
 800618e:	685b      	ldr	r3, [r3, #4]
 8006190:	4a58      	ldr	r2, [pc, #352]	; (80062f4 <HAL_RCC_ClockConfig+0x1c4>)
 8006192:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8006196:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	f003 0308 	and.w	r3, r3, #8
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d005      	beq.n	80061b0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80061a4:	4b53      	ldr	r3, [pc, #332]	; (80062f4 <HAL_RCC_ClockConfig+0x1c4>)
 80061a6:	685b      	ldr	r3, [r3, #4]
 80061a8:	4a52      	ldr	r2, [pc, #328]	; (80062f4 <HAL_RCC_ClockConfig+0x1c4>)
 80061aa:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80061ae:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80061b0:	4b50      	ldr	r3, [pc, #320]	; (80062f4 <HAL_RCC_ClockConfig+0x1c4>)
 80061b2:	685b      	ldr	r3, [r3, #4]
 80061b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	689b      	ldr	r3, [r3, #8]
 80061bc:	494d      	ldr	r1, [pc, #308]	; (80062f4 <HAL_RCC_ClockConfig+0x1c4>)
 80061be:	4313      	orrs	r3, r2
 80061c0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f003 0301 	and.w	r3, r3, #1
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d040      	beq.n	8006250 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	685b      	ldr	r3, [r3, #4]
 80061d2:	2b01      	cmp	r3, #1
 80061d4:	d107      	bne.n	80061e6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80061d6:	4b47      	ldr	r3, [pc, #284]	; (80062f4 <HAL_RCC_ClockConfig+0x1c4>)
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d115      	bne.n	800620e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80061e2:	2301      	movs	r3, #1
 80061e4:	e07f      	b.n	80062e6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	685b      	ldr	r3, [r3, #4]
 80061ea:	2b02      	cmp	r3, #2
 80061ec:	d107      	bne.n	80061fe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80061ee:	4b41      	ldr	r3, [pc, #260]	; (80062f4 <HAL_RCC_ClockConfig+0x1c4>)
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d109      	bne.n	800620e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80061fa:	2301      	movs	r3, #1
 80061fc:	e073      	b.n	80062e6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80061fe:	4b3d      	ldr	r3, [pc, #244]	; (80062f4 <HAL_RCC_ClockConfig+0x1c4>)
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f003 0302 	and.w	r3, r3, #2
 8006206:	2b00      	cmp	r3, #0
 8006208:	d101      	bne.n	800620e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800620a:	2301      	movs	r3, #1
 800620c:	e06b      	b.n	80062e6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800620e:	4b39      	ldr	r3, [pc, #228]	; (80062f4 <HAL_RCC_ClockConfig+0x1c4>)
 8006210:	685b      	ldr	r3, [r3, #4]
 8006212:	f023 0203 	bic.w	r2, r3, #3
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	685b      	ldr	r3, [r3, #4]
 800621a:	4936      	ldr	r1, [pc, #216]	; (80062f4 <HAL_RCC_ClockConfig+0x1c4>)
 800621c:	4313      	orrs	r3, r2
 800621e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006220:	f7fd fb38 	bl	8003894 <HAL_GetTick>
 8006224:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006226:	e00a      	b.n	800623e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006228:	f7fd fb34 	bl	8003894 <HAL_GetTick>
 800622c:	4602      	mov	r2, r0
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	1ad3      	subs	r3, r2, r3
 8006232:	f241 3288 	movw	r2, #5000	; 0x1388
 8006236:	4293      	cmp	r3, r2
 8006238:	d901      	bls.n	800623e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800623a:	2303      	movs	r3, #3
 800623c:	e053      	b.n	80062e6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800623e:	4b2d      	ldr	r3, [pc, #180]	; (80062f4 <HAL_RCC_ClockConfig+0x1c4>)
 8006240:	685b      	ldr	r3, [r3, #4]
 8006242:	f003 020c 	and.w	r2, r3, #12
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	685b      	ldr	r3, [r3, #4]
 800624a:	009b      	lsls	r3, r3, #2
 800624c:	429a      	cmp	r2, r3
 800624e:	d1eb      	bne.n	8006228 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006250:	4b27      	ldr	r3, [pc, #156]	; (80062f0 <HAL_RCC_ClockConfig+0x1c0>)
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f003 0307 	and.w	r3, r3, #7
 8006258:	683a      	ldr	r2, [r7, #0]
 800625a:	429a      	cmp	r2, r3
 800625c:	d210      	bcs.n	8006280 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800625e:	4b24      	ldr	r3, [pc, #144]	; (80062f0 <HAL_RCC_ClockConfig+0x1c0>)
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	f023 0207 	bic.w	r2, r3, #7
 8006266:	4922      	ldr	r1, [pc, #136]	; (80062f0 <HAL_RCC_ClockConfig+0x1c0>)
 8006268:	683b      	ldr	r3, [r7, #0]
 800626a:	4313      	orrs	r3, r2
 800626c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800626e:	4b20      	ldr	r3, [pc, #128]	; (80062f0 <HAL_RCC_ClockConfig+0x1c0>)
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	f003 0307 	and.w	r3, r3, #7
 8006276:	683a      	ldr	r2, [r7, #0]
 8006278:	429a      	cmp	r2, r3
 800627a:	d001      	beq.n	8006280 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800627c:	2301      	movs	r3, #1
 800627e:	e032      	b.n	80062e6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	f003 0304 	and.w	r3, r3, #4
 8006288:	2b00      	cmp	r3, #0
 800628a:	d008      	beq.n	800629e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800628c:	4b19      	ldr	r3, [pc, #100]	; (80062f4 <HAL_RCC_ClockConfig+0x1c4>)
 800628e:	685b      	ldr	r3, [r3, #4]
 8006290:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	68db      	ldr	r3, [r3, #12]
 8006298:	4916      	ldr	r1, [pc, #88]	; (80062f4 <HAL_RCC_ClockConfig+0x1c4>)
 800629a:	4313      	orrs	r3, r2
 800629c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	f003 0308 	and.w	r3, r3, #8
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d009      	beq.n	80062be <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80062aa:	4b12      	ldr	r3, [pc, #72]	; (80062f4 <HAL_RCC_ClockConfig+0x1c4>)
 80062ac:	685b      	ldr	r3, [r3, #4]
 80062ae:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	691b      	ldr	r3, [r3, #16]
 80062b6:	00db      	lsls	r3, r3, #3
 80062b8:	490e      	ldr	r1, [pc, #56]	; (80062f4 <HAL_RCC_ClockConfig+0x1c4>)
 80062ba:	4313      	orrs	r3, r2
 80062bc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80062be:	f000 f821 	bl	8006304 <HAL_RCC_GetSysClockFreq>
 80062c2:	4602      	mov	r2, r0
 80062c4:	4b0b      	ldr	r3, [pc, #44]	; (80062f4 <HAL_RCC_ClockConfig+0x1c4>)
 80062c6:	685b      	ldr	r3, [r3, #4]
 80062c8:	091b      	lsrs	r3, r3, #4
 80062ca:	f003 030f 	and.w	r3, r3, #15
 80062ce:	490a      	ldr	r1, [pc, #40]	; (80062f8 <HAL_RCC_ClockConfig+0x1c8>)
 80062d0:	5ccb      	ldrb	r3, [r1, r3]
 80062d2:	fa22 f303 	lsr.w	r3, r2, r3
 80062d6:	4a09      	ldr	r2, [pc, #36]	; (80062fc <HAL_RCC_ClockConfig+0x1cc>)
 80062d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80062da:	4b09      	ldr	r3, [pc, #36]	; (8006300 <HAL_RCC_ClockConfig+0x1d0>)
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	4618      	mov	r0, r3
 80062e0:	f7fd fa96 	bl	8003810 <HAL_InitTick>

  return HAL_OK;
 80062e4:	2300      	movs	r3, #0
}
 80062e6:	4618      	mov	r0, r3
 80062e8:	3710      	adds	r7, #16
 80062ea:	46bd      	mov	sp, r7
 80062ec:	bd80      	pop	{r7, pc}
 80062ee:	bf00      	nop
 80062f0:	40022000 	.word	0x40022000
 80062f4:	40021000 	.word	0x40021000
 80062f8:	080080d4 	.word	0x080080d4
 80062fc:	20000060 	.word	0x20000060
 8006300:	20000064 	.word	0x20000064

08006304 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006304:	b490      	push	{r4, r7}
 8006306:	b08a      	sub	sp, #40	; 0x28
 8006308:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800630a:	4b2a      	ldr	r3, [pc, #168]	; (80063b4 <HAL_RCC_GetSysClockFreq+0xb0>)
 800630c:	1d3c      	adds	r4, r7, #4
 800630e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006310:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8006314:	f240 2301 	movw	r3, #513	; 0x201
 8006318:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800631a:	2300      	movs	r3, #0
 800631c:	61fb      	str	r3, [r7, #28]
 800631e:	2300      	movs	r3, #0
 8006320:	61bb      	str	r3, [r7, #24]
 8006322:	2300      	movs	r3, #0
 8006324:	627b      	str	r3, [r7, #36]	; 0x24
 8006326:	2300      	movs	r3, #0
 8006328:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800632a:	2300      	movs	r3, #0
 800632c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800632e:	4b22      	ldr	r3, [pc, #136]	; (80063b8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8006330:	685b      	ldr	r3, [r3, #4]
 8006332:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006334:	69fb      	ldr	r3, [r7, #28]
 8006336:	f003 030c 	and.w	r3, r3, #12
 800633a:	2b04      	cmp	r3, #4
 800633c:	d002      	beq.n	8006344 <HAL_RCC_GetSysClockFreq+0x40>
 800633e:	2b08      	cmp	r3, #8
 8006340:	d003      	beq.n	800634a <HAL_RCC_GetSysClockFreq+0x46>
 8006342:	e02d      	b.n	80063a0 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006344:	4b1d      	ldr	r3, [pc, #116]	; (80063bc <HAL_RCC_GetSysClockFreq+0xb8>)
 8006346:	623b      	str	r3, [r7, #32]
      break;
 8006348:	e02d      	b.n	80063a6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800634a:	69fb      	ldr	r3, [r7, #28]
 800634c:	0c9b      	lsrs	r3, r3, #18
 800634e:	f003 030f 	and.w	r3, r3, #15
 8006352:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8006356:	4413      	add	r3, r2
 8006358:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800635c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800635e:	69fb      	ldr	r3, [r7, #28]
 8006360:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006364:	2b00      	cmp	r3, #0
 8006366:	d013      	beq.n	8006390 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8006368:	4b13      	ldr	r3, [pc, #76]	; (80063b8 <HAL_RCC_GetSysClockFreq+0xb4>)
 800636a:	685b      	ldr	r3, [r3, #4]
 800636c:	0c5b      	lsrs	r3, r3, #17
 800636e:	f003 0301 	and.w	r3, r3, #1
 8006372:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8006376:	4413      	add	r3, r2
 8006378:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800637c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800637e:	697b      	ldr	r3, [r7, #20]
 8006380:	4a0e      	ldr	r2, [pc, #56]	; (80063bc <HAL_RCC_GetSysClockFreq+0xb8>)
 8006382:	fb02 f203 	mul.w	r2, r2, r3
 8006386:	69bb      	ldr	r3, [r7, #24]
 8006388:	fbb2 f3f3 	udiv	r3, r2, r3
 800638c:	627b      	str	r3, [r7, #36]	; 0x24
 800638e:	e004      	b.n	800639a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006390:	697b      	ldr	r3, [r7, #20]
 8006392:	4a0b      	ldr	r2, [pc, #44]	; (80063c0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006394:	fb02 f303 	mul.w	r3, r2, r3
 8006398:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800639a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800639c:	623b      	str	r3, [r7, #32]
      break;
 800639e:	e002      	b.n	80063a6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80063a0:	4b06      	ldr	r3, [pc, #24]	; (80063bc <HAL_RCC_GetSysClockFreq+0xb8>)
 80063a2:	623b      	str	r3, [r7, #32]
      break;
 80063a4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80063a6:	6a3b      	ldr	r3, [r7, #32]
}
 80063a8:	4618      	mov	r0, r3
 80063aa:	3728      	adds	r7, #40	; 0x28
 80063ac:	46bd      	mov	sp, r7
 80063ae:	bc90      	pop	{r4, r7}
 80063b0:	4770      	bx	lr
 80063b2:	bf00      	nop
 80063b4:	08007368 	.word	0x08007368
 80063b8:	40021000 	.word	0x40021000
 80063bc:	007a1200 	.word	0x007a1200
 80063c0:	003d0900 	.word	0x003d0900

080063c4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80063c4:	b480      	push	{r7}
 80063c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80063c8:	4b02      	ldr	r3, [pc, #8]	; (80063d4 <HAL_RCC_GetHCLKFreq+0x10>)
 80063ca:	681b      	ldr	r3, [r3, #0]
}
 80063cc:	4618      	mov	r0, r3
 80063ce:	46bd      	mov	sp, r7
 80063d0:	bc80      	pop	{r7}
 80063d2:	4770      	bx	lr
 80063d4:	20000060 	.word	0x20000060

080063d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80063d8:	b580      	push	{r7, lr}
 80063da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80063dc:	f7ff fff2 	bl	80063c4 <HAL_RCC_GetHCLKFreq>
 80063e0:	4602      	mov	r2, r0
 80063e2:	4b05      	ldr	r3, [pc, #20]	; (80063f8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80063e4:	685b      	ldr	r3, [r3, #4]
 80063e6:	0a1b      	lsrs	r3, r3, #8
 80063e8:	f003 0307 	and.w	r3, r3, #7
 80063ec:	4903      	ldr	r1, [pc, #12]	; (80063fc <HAL_RCC_GetPCLK1Freq+0x24>)
 80063ee:	5ccb      	ldrb	r3, [r1, r3]
 80063f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80063f4:	4618      	mov	r0, r3
 80063f6:	bd80      	pop	{r7, pc}
 80063f8:	40021000 	.word	0x40021000
 80063fc:	080080e4 	.word	0x080080e4

08006400 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8006400:	b480      	push	{r7}
 8006402:	b085      	sub	sp, #20
 8006404:	af00      	add	r7, sp, #0
 8006406:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8006408:	4b0a      	ldr	r3, [pc, #40]	; (8006434 <RCC_Delay+0x34>)
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	4a0a      	ldr	r2, [pc, #40]	; (8006438 <RCC_Delay+0x38>)
 800640e:	fba2 2303 	umull	r2, r3, r2, r3
 8006412:	0a5b      	lsrs	r3, r3, #9
 8006414:	687a      	ldr	r2, [r7, #4]
 8006416:	fb02 f303 	mul.w	r3, r2, r3
 800641a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800641c:	bf00      	nop
  }
  while (Delay --);
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	1e5a      	subs	r2, r3, #1
 8006422:	60fa      	str	r2, [r7, #12]
 8006424:	2b00      	cmp	r3, #0
 8006426:	d1f9      	bne.n	800641c <RCC_Delay+0x1c>
}
 8006428:	bf00      	nop
 800642a:	bf00      	nop
 800642c:	3714      	adds	r7, #20
 800642e:	46bd      	mov	sp, r7
 8006430:	bc80      	pop	{r7}
 8006432:	4770      	bx	lr
 8006434:	20000060 	.word	0x20000060
 8006438:	10624dd3 	.word	0x10624dd3

0800643c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800643c:	b580      	push	{r7, lr}
 800643e:	b086      	sub	sp, #24
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8006444:	2300      	movs	r3, #0
 8006446:	613b      	str	r3, [r7, #16]
 8006448:	2300      	movs	r3, #0
 800644a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f003 0301 	and.w	r3, r3, #1
 8006454:	2b00      	cmp	r3, #0
 8006456:	d07d      	beq.n	8006554 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8006458:	2300      	movs	r3, #0
 800645a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800645c:	4b4f      	ldr	r3, [pc, #316]	; (800659c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800645e:	69db      	ldr	r3, [r3, #28]
 8006460:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006464:	2b00      	cmp	r3, #0
 8006466:	d10d      	bne.n	8006484 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006468:	4b4c      	ldr	r3, [pc, #304]	; (800659c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800646a:	69db      	ldr	r3, [r3, #28]
 800646c:	4a4b      	ldr	r2, [pc, #300]	; (800659c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800646e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006472:	61d3      	str	r3, [r2, #28]
 8006474:	4b49      	ldr	r3, [pc, #292]	; (800659c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006476:	69db      	ldr	r3, [r3, #28]
 8006478:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800647c:	60bb      	str	r3, [r7, #8]
 800647e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006480:	2301      	movs	r3, #1
 8006482:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006484:	4b46      	ldr	r3, [pc, #280]	; (80065a0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800648c:	2b00      	cmp	r3, #0
 800648e:	d118      	bne.n	80064c2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006490:	4b43      	ldr	r3, [pc, #268]	; (80065a0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	4a42      	ldr	r2, [pc, #264]	; (80065a0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006496:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800649a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800649c:	f7fd f9fa 	bl	8003894 <HAL_GetTick>
 80064a0:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80064a2:	e008      	b.n	80064b6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80064a4:	f7fd f9f6 	bl	8003894 <HAL_GetTick>
 80064a8:	4602      	mov	r2, r0
 80064aa:	693b      	ldr	r3, [r7, #16]
 80064ac:	1ad3      	subs	r3, r2, r3
 80064ae:	2b64      	cmp	r3, #100	; 0x64
 80064b0:	d901      	bls.n	80064b6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80064b2:	2303      	movs	r3, #3
 80064b4:	e06d      	b.n	8006592 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80064b6:	4b3a      	ldr	r3, [pc, #232]	; (80065a0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d0f0      	beq.n	80064a4 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80064c2:	4b36      	ldr	r3, [pc, #216]	; (800659c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80064c4:	6a1b      	ldr	r3, [r3, #32]
 80064c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80064ca:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d02e      	beq.n	8006530 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	685b      	ldr	r3, [r3, #4]
 80064d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80064da:	68fa      	ldr	r2, [r7, #12]
 80064dc:	429a      	cmp	r2, r3
 80064de:	d027      	beq.n	8006530 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80064e0:	4b2e      	ldr	r3, [pc, #184]	; (800659c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80064e2:	6a1b      	ldr	r3, [r3, #32]
 80064e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80064e8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80064ea:	4b2e      	ldr	r3, [pc, #184]	; (80065a4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80064ec:	2201      	movs	r2, #1
 80064ee:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80064f0:	4b2c      	ldr	r3, [pc, #176]	; (80065a4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80064f2:	2200      	movs	r2, #0
 80064f4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80064f6:	4a29      	ldr	r2, [pc, #164]	; (800659c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	f003 0301 	and.w	r3, r3, #1
 8006502:	2b00      	cmp	r3, #0
 8006504:	d014      	beq.n	8006530 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006506:	f7fd f9c5 	bl	8003894 <HAL_GetTick>
 800650a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800650c:	e00a      	b.n	8006524 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800650e:	f7fd f9c1 	bl	8003894 <HAL_GetTick>
 8006512:	4602      	mov	r2, r0
 8006514:	693b      	ldr	r3, [r7, #16]
 8006516:	1ad3      	subs	r3, r2, r3
 8006518:	f241 3288 	movw	r2, #5000	; 0x1388
 800651c:	4293      	cmp	r3, r2
 800651e:	d901      	bls.n	8006524 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8006520:	2303      	movs	r3, #3
 8006522:	e036      	b.n	8006592 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006524:	4b1d      	ldr	r3, [pc, #116]	; (800659c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006526:	6a1b      	ldr	r3, [r3, #32]
 8006528:	f003 0302 	and.w	r3, r3, #2
 800652c:	2b00      	cmp	r3, #0
 800652e:	d0ee      	beq.n	800650e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006530:	4b1a      	ldr	r3, [pc, #104]	; (800659c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006532:	6a1b      	ldr	r3, [r3, #32]
 8006534:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	685b      	ldr	r3, [r3, #4]
 800653c:	4917      	ldr	r1, [pc, #92]	; (800659c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800653e:	4313      	orrs	r3, r2
 8006540:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006542:	7dfb      	ldrb	r3, [r7, #23]
 8006544:	2b01      	cmp	r3, #1
 8006546:	d105      	bne.n	8006554 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006548:	4b14      	ldr	r3, [pc, #80]	; (800659c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800654a:	69db      	ldr	r3, [r3, #28]
 800654c:	4a13      	ldr	r2, [pc, #76]	; (800659c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800654e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006552:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f003 0302 	and.w	r3, r3, #2
 800655c:	2b00      	cmp	r3, #0
 800655e:	d008      	beq.n	8006572 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006560:	4b0e      	ldr	r3, [pc, #56]	; (800659c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006562:	685b      	ldr	r3, [r3, #4]
 8006564:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	689b      	ldr	r3, [r3, #8]
 800656c:	490b      	ldr	r1, [pc, #44]	; (800659c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800656e:	4313      	orrs	r3, r2
 8006570:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	f003 0310 	and.w	r3, r3, #16
 800657a:	2b00      	cmp	r3, #0
 800657c:	d008      	beq.n	8006590 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800657e:	4b07      	ldr	r3, [pc, #28]	; (800659c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006580:	685b      	ldr	r3, [r3, #4]
 8006582:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	68db      	ldr	r3, [r3, #12]
 800658a:	4904      	ldr	r1, [pc, #16]	; (800659c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800658c:	4313      	orrs	r3, r2
 800658e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8006590:	2300      	movs	r3, #0
}
 8006592:	4618      	mov	r0, r3
 8006594:	3718      	adds	r7, #24
 8006596:	46bd      	mov	sp, r7
 8006598:	bd80      	pop	{r7, pc}
 800659a:	bf00      	nop
 800659c:	40021000 	.word	0x40021000
 80065a0:	40007000 	.word	0x40007000
 80065a4:	42420440 	.word	0x42420440

080065a8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80065a8:	b580      	push	{r7, lr}
 80065aa:	b082      	sub	sp, #8
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d101      	bne.n	80065ba <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80065b6:	2301      	movs	r3, #1
 80065b8:	e041      	b.n	800663e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80065c0:	b2db      	uxtb	r3, r3
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d106      	bne.n	80065d4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	2200      	movs	r2, #0
 80065ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80065ce:	6878      	ldr	r0, [r7, #4]
 80065d0:	f7fd f82e 	bl	8003630 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	2202      	movs	r2, #2
 80065d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681a      	ldr	r2, [r3, #0]
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	3304      	adds	r3, #4
 80065e4:	4619      	mov	r1, r3
 80065e6:	4610      	mov	r0, r2
 80065e8:	f000 f98e 	bl	8006908 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	2201      	movs	r2, #1
 80065f0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	2201      	movs	r2, #1
 80065f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2201      	movs	r2, #1
 8006600:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2201      	movs	r2, #1
 8006608:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2201      	movs	r2, #1
 8006610:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2201      	movs	r2, #1
 8006618:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2201      	movs	r2, #1
 8006620:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	2201      	movs	r2, #1
 8006628:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2201      	movs	r2, #1
 8006630:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2201      	movs	r2, #1
 8006638:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800663c:	2300      	movs	r3, #0
}
 800663e:	4618      	mov	r0, r3
 8006640:	3708      	adds	r7, #8
 8006642:	46bd      	mov	sp, r7
 8006644:	bd80      	pop	{r7, pc}
	...

08006648 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006648:	b580      	push	{r7, lr}
 800664a:	b084      	sub	sp, #16
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]
 8006650:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006652:	683b      	ldr	r3, [r7, #0]
 8006654:	2b00      	cmp	r3, #0
 8006656:	d109      	bne.n	800666c <HAL_TIM_PWM_Start+0x24>
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800665e:	b2db      	uxtb	r3, r3
 8006660:	2b01      	cmp	r3, #1
 8006662:	bf14      	ite	ne
 8006664:	2301      	movne	r3, #1
 8006666:	2300      	moveq	r3, #0
 8006668:	b2db      	uxtb	r3, r3
 800666a:	e022      	b.n	80066b2 <HAL_TIM_PWM_Start+0x6a>
 800666c:	683b      	ldr	r3, [r7, #0]
 800666e:	2b04      	cmp	r3, #4
 8006670:	d109      	bne.n	8006686 <HAL_TIM_PWM_Start+0x3e>
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006678:	b2db      	uxtb	r3, r3
 800667a:	2b01      	cmp	r3, #1
 800667c:	bf14      	ite	ne
 800667e:	2301      	movne	r3, #1
 8006680:	2300      	moveq	r3, #0
 8006682:	b2db      	uxtb	r3, r3
 8006684:	e015      	b.n	80066b2 <HAL_TIM_PWM_Start+0x6a>
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	2b08      	cmp	r3, #8
 800668a:	d109      	bne.n	80066a0 <HAL_TIM_PWM_Start+0x58>
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006692:	b2db      	uxtb	r3, r3
 8006694:	2b01      	cmp	r3, #1
 8006696:	bf14      	ite	ne
 8006698:	2301      	movne	r3, #1
 800669a:	2300      	moveq	r3, #0
 800669c:	b2db      	uxtb	r3, r3
 800669e:	e008      	b.n	80066b2 <HAL_TIM_PWM_Start+0x6a>
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80066a6:	b2db      	uxtb	r3, r3
 80066a8:	2b01      	cmp	r3, #1
 80066aa:	bf14      	ite	ne
 80066ac:	2301      	movne	r3, #1
 80066ae:	2300      	moveq	r3, #0
 80066b0:	b2db      	uxtb	r3, r3
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d001      	beq.n	80066ba <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80066b6:	2301      	movs	r3, #1
 80066b8:	e05e      	b.n	8006778 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80066ba:	683b      	ldr	r3, [r7, #0]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d104      	bne.n	80066ca <HAL_TIM_PWM_Start+0x82>
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2202      	movs	r2, #2
 80066c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80066c8:	e013      	b.n	80066f2 <HAL_TIM_PWM_Start+0xaa>
 80066ca:	683b      	ldr	r3, [r7, #0]
 80066cc:	2b04      	cmp	r3, #4
 80066ce:	d104      	bne.n	80066da <HAL_TIM_PWM_Start+0x92>
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2202      	movs	r2, #2
 80066d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80066d8:	e00b      	b.n	80066f2 <HAL_TIM_PWM_Start+0xaa>
 80066da:	683b      	ldr	r3, [r7, #0]
 80066dc:	2b08      	cmp	r3, #8
 80066de:	d104      	bne.n	80066ea <HAL_TIM_PWM_Start+0xa2>
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	2202      	movs	r2, #2
 80066e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80066e8:	e003      	b.n	80066f2 <HAL_TIM_PWM_Start+0xaa>
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	2202      	movs	r2, #2
 80066ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	2201      	movs	r2, #1
 80066f8:	6839      	ldr	r1, [r7, #0]
 80066fa:	4618      	mov	r0, r3
 80066fc:	f000 faee 	bl	8006cdc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	4a1e      	ldr	r2, [pc, #120]	; (8006780 <HAL_TIM_PWM_Start+0x138>)
 8006706:	4293      	cmp	r3, r2
 8006708:	d107      	bne.n	800671a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006718:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	4a18      	ldr	r2, [pc, #96]	; (8006780 <HAL_TIM_PWM_Start+0x138>)
 8006720:	4293      	cmp	r3, r2
 8006722:	d00e      	beq.n	8006742 <HAL_TIM_PWM_Start+0xfa>
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800672c:	d009      	beq.n	8006742 <HAL_TIM_PWM_Start+0xfa>
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	4a14      	ldr	r2, [pc, #80]	; (8006784 <HAL_TIM_PWM_Start+0x13c>)
 8006734:	4293      	cmp	r3, r2
 8006736:	d004      	beq.n	8006742 <HAL_TIM_PWM_Start+0xfa>
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	4a12      	ldr	r2, [pc, #72]	; (8006788 <HAL_TIM_PWM_Start+0x140>)
 800673e:	4293      	cmp	r3, r2
 8006740:	d111      	bne.n	8006766 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	689b      	ldr	r3, [r3, #8]
 8006748:	f003 0307 	and.w	r3, r3, #7
 800674c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	2b06      	cmp	r3, #6
 8006752:	d010      	beq.n	8006776 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	681a      	ldr	r2, [r3, #0]
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	f042 0201 	orr.w	r2, r2, #1
 8006762:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006764:	e007      	b.n	8006776 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	681a      	ldr	r2, [r3, #0]
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	f042 0201 	orr.w	r2, r2, #1
 8006774:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006776:	2300      	movs	r3, #0
}
 8006778:	4618      	mov	r0, r3
 800677a:	3710      	adds	r7, #16
 800677c:	46bd      	mov	sp, r7
 800677e:	bd80      	pop	{r7, pc}
 8006780:	40012c00 	.word	0x40012c00
 8006784:	40000400 	.word	0x40000400
 8006788:	40000800 	.word	0x40000800

0800678c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800678c:	b580      	push	{r7, lr}
 800678e:	b084      	sub	sp, #16
 8006790:	af00      	add	r7, sp, #0
 8006792:	60f8      	str	r0, [r7, #12]
 8006794:	60b9      	str	r1, [r7, #8]
 8006796:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800679e:	2b01      	cmp	r3, #1
 80067a0:	d101      	bne.n	80067a6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80067a2:	2302      	movs	r3, #2
 80067a4:	e0ac      	b.n	8006900 <HAL_TIM_PWM_ConfigChannel+0x174>
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	2201      	movs	r2, #1
 80067aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	2b0c      	cmp	r3, #12
 80067b2:	f200 809f 	bhi.w	80068f4 <HAL_TIM_PWM_ConfigChannel+0x168>
 80067b6:	a201      	add	r2, pc, #4	; (adr r2, 80067bc <HAL_TIM_PWM_ConfigChannel+0x30>)
 80067b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067bc:	080067f1 	.word	0x080067f1
 80067c0:	080068f5 	.word	0x080068f5
 80067c4:	080068f5 	.word	0x080068f5
 80067c8:	080068f5 	.word	0x080068f5
 80067cc:	08006831 	.word	0x08006831
 80067d0:	080068f5 	.word	0x080068f5
 80067d4:	080068f5 	.word	0x080068f5
 80067d8:	080068f5 	.word	0x080068f5
 80067dc:	08006873 	.word	0x08006873
 80067e0:	080068f5 	.word	0x080068f5
 80067e4:	080068f5 	.word	0x080068f5
 80067e8:	080068f5 	.word	0x080068f5
 80067ec:	080068b3 	.word	0x080068b3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	68b9      	ldr	r1, [r7, #8]
 80067f6:	4618      	mov	r0, r3
 80067f8:	f000 f8e8 	bl	80069cc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	699a      	ldr	r2, [r3, #24]
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f042 0208 	orr.w	r2, r2, #8
 800680a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	699a      	ldr	r2, [r3, #24]
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f022 0204 	bic.w	r2, r2, #4
 800681a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	6999      	ldr	r1, [r3, #24]
 8006822:	68bb      	ldr	r3, [r7, #8]
 8006824:	691a      	ldr	r2, [r3, #16]
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	430a      	orrs	r2, r1
 800682c:	619a      	str	r2, [r3, #24]
      break;
 800682e:	e062      	b.n	80068f6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	68b9      	ldr	r1, [r7, #8]
 8006836:	4618      	mov	r0, r3
 8006838:	f000 f92e 	bl	8006a98 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	699a      	ldr	r2, [r3, #24]
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800684a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	699a      	ldr	r2, [r3, #24]
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800685a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	6999      	ldr	r1, [r3, #24]
 8006862:	68bb      	ldr	r3, [r7, #8]
 8006864:	691b      	ldr	r3, [r3, #16]
 8006866:	021a      	lsls	r2, r3, #8
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	430a      	orrs	r2, r1
 800686e:	619a      	str	r2, [r3, #24]
      break;
 8006870:	e041      	b.n	80068f6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	68b9      	ldr	r1, [r7, #8]
 8006878:	4618      	mov	r0, r3
 800687a:	f000 f977 	bl	8006b6c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	69da      	ldr	r2, [r3, #28]
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	f042 0208 	orr.w	r2, r2, #8
 800688c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	69da      	ldr	r2, [r3, #28]
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	f022 0204 	bic.w	r2, r2, #4
 800689c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	69d9      	ldr	r1, [r3, #28]
 80068a4:	68bb      	ldr	r3, [r7, #8]
 80068a6:	691a      	ldr	r2, [r3, #16]
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	430a      	orrs	r2, r1
 80068ae:	61da      	str	r2, [r3, #28]
      break;
 80068b0:	e021      	b.n	80068f6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	68b9      	ldr	r1, [r7, #8]
 80068b8:	4618      	mov	r0, r3
 80068ba:	f000 f9c1 	bl	8006c40 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	69da      	ldr	r2, [r3, #28]
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80068cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	69da      	ldr	r2, [r3, #28]
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80068dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	69d9      	ldr	r1, [r3, #28]
 80068e4:	68bb      	ldr	r3, [r7, #8]
 80068e6:	691b      	ldr	r3, [r3, #16]
 80068e8:	021a      	lsls	r2, r3, #8
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	430a      	orrs	r2, r1
 80068f0:	61da      	str	r2, [r3, #28]
      break;
 80068f2:	e000      	b.n	80068f6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 80068f4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	2200      	movs	r2, #0
 80068fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80068fe:	2300      	movs	r3, #0
}
 8006900:	4618      	mov	r0, r3
 8006902:	3710      	adds	r7, #16
 8006904:	46bd      	mov	sp, r7
 8006906:	bd80      	pop	{r7, pc}

08006908 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006908:	b480      	push	{r7}
 800690a:	b085      	sub	sp, #20
 800690c:	af00      	add	r7, sp, #0
 800690e:	6078      	str	r0, [r7, #4]
 8006910:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	4a29      	ldr	r2, [pc, #164]	; (80069c0 <TIM_Base_SetConfig+0xb8>)
 800691c:	4293      	cmp	r3, r2
 800691e:	d00b      	beq.n	8006938 <TIM_Base_SetConfig+0x30>
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006926:	d007      	beq.n	8006938 <TIM_Base_SetConfig+0x30>
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	4a26      	ldr	r2, [pc, #152]	; (80069c4 <TIM_Base_SetConfig+0xbc>)
 800692c:	4293      	cmp	r3, r2
 800692e:	d003      	beq.n	8006938 <TIM_Base_SetConfig+0x30>
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	4a25      	ldr	r2, [pc, #148]	; (80069c8 <TIM_Base_SetConfig+0xc0>)
 8006934:	4293      	cmp	r3, r2
 8006936:	d108      	bne.n	800694a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800693e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006940:	683b      	ldr	r3, [r7, #0]
 8006942:	685b      	ldr	r3, [r3, #4]
 8006944:	68fa      	ldr	r2, [r7, #12]
 8006946:	4313      	orrs	r3, r2
 8006948:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	4a1c      	ldr	r2, [pc, #112]	; (80069c0 <TIM_Base_SetConfig+0xb8>)
 800694e:	4293      	cmp	r3, r2
 8006950:	d00b      	beq.n	800696a <TIM_Base_SetConfig+0x62>
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006958:	d007      	beq.n	800696a <TIM_Base_SetConfig+0x62>
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	4a19      	ldr	r2, [pc, #100]	; (80069c4 <TIM_Base_SetConfig+0xbc>)
 800695e:	4293      	cmp	r3, r2
 8006960:	d003      	beq.n	800696a <TIM_Base_SetConfig+0x62>
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	4a18      	ldr	r2, [pc, #96]	; (80069c8 <TIM_Base_SetConfig+0xc0>)
 8006966:	4293      	cmp	r3, r2
 8006968:	d108      	bne.n	800697c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006970:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006972:	683b      	ldr	r3, [r7, #0]
 8006974:	68db      	ldr	r3, [r3, #12]
 8006976:	68fa      	ldr	r2, [r7, #12]
 8006978:	4313      	orrs	r3, r2
 800697a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006982:	683b      	ldr	r3, [r7, #0]
 8006984:	695b      	ldr	r3, [r3, #20]
 8006986:	4313      	orrs	r3, r2
 8006988:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	68fa      	ldr	r2, [r7, #12]
 800698e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006990:	683b      	ldr	r3, [r7, #0]
 8006992:	689a      	ldr	r2, [r3, #8]
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006998:	683b      	ldr	r3, [r7, #0]
 800699a:	681a      	ldr	r2, [r3, #0]
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	4a07      	ldr	r2, [pc, #28]	; (80069c0 <TIM_Base_SetConfig+0xb8>)
 80069a4:	4293      	cmp	r3, r2
 80069a6:	d103      	bne.n	80069b0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80069a8:	683b      	ldr	r3, [r7, #0]
 80069aa:	691a      	ldr	r2, [r3, #16]
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	2201      	movs	r2, #1
 80069b4:	615a      	str	r2, [r3, #20]
}
 80069b6:	bf00      	nop
 80069b8:	3714      	adds	r7, #20
 80069ba:	46bd      	mov	sp, r7
 80069bc:	bc80      	pop	{r7}
 80069be:	4770      	bx	lr
 80069c0:	40012c00 	.word	0x40012c00
 80069c4:	40000400 	.word	0x40000400
 80069c8:	40000800 	.word	0x40000800

080069cc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80069cc:	b480      	push	{r7}
 80069ce:	b087      	sub	sp, #28
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	6078      	str	r0, [r7, #4]
 80069d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	6a1b      	ldr	r3, [r3, #32]
 80069da:	f023 0201 	bic.w	r2, r3, #1
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	6a1b      	ldr	r3, [r3, #32]
 80069e6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	685b      	ldr	r3, [r3, #4]
 80069ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	699b      	ldr	r3, [r3, #24]
 80069f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	f023 0303 	bic.w	r3, r3, #3
 8006a02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006a04:	683b      	ldr	r3, [r7, #0]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	68fa      	ldr	r2, [r7, #12]
 8006a0a:	4313      	orrs	r3, r2
 8006a0c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006a0e:	697b      	ldr	r3, [r7, #20]
 8006a10:	f023 0302 	bic.w	r3, r3, #2
 8006a14:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006a16:	683b      	ldr	r3, [r7, #0]
 8006a18:	689b      	ldr	r3, [r3, #8]
 8006a1a:	697a      	ldr	r2, [r7, #20]
 8006a1c:	4313      	orrs	r3, r2
 8006a1e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	4a1c      	ldr	r2, [pc, #112]	; (8006a94 <TIM_OC1_SetConfig+0xc8>)
 8006a24:	4293      	cmp	r3, r2
 8006a26:	d10c      	bne.n	8006a42 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006a28:	697b      	ldr	r3, [r7, #20]
 8006a2a:	f023 0308 	bic.w	r3, r3, #8
 8006a2e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006a30:	683b      	ldr	r3, [r7, #0]
 8006a32:	68db      	ldr	r3, [r3, #12]
 8006a34:	697a      	ldr	r2, [r7, #20]
 8006a36:	4313      	orrs	r3, r2
 8006a38:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006a3a:	697b      	ldr	r3, [r7, #20]
 8006a3c:	f023 0304 	bic.w	r3, r3, #4
 8006a40:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	4a13      	ldr	r2, [pc, #76]	; (8006a94 <TIM_OC1_SetConfig+0xc8>)
 8006a46:	4293      	cmp	r3, r2
 8006a48:	d111      	bne.n	8006a6e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006a4a:	693b      	ldr	r3, [r7, #16]
 8006a4c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006a50:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006a52:	693b      	ldr	r3, [r7, #16]
 8006a54:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006a58:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006a5a:	683b      	ldr	r3, [r7, #0]
 8006a5c:	695b      	ldr	r3, [r3, #20]
 8006a5e:	693a      	ldr	r2, [r7, #16]
 8006a60:	4313      	orrs	r3, r2
 8006a62:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006a64:	683b      	ldr	r3, [r7, #0]
 8006a66:	699b      	ldr	r3, [r3, #24]
 8006a68:	693a      	ldr	r2, [r7, #16]
 8006a6a:	4313      	orrs	r3, r2
 8006a6c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	693a      	ldr	r2, [r7, #16]
 8006a72:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	68fa      	ldr	r2, [r7, #12]
 8006a78:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006a7a:	683b      	ldr	r3, [r7, #0]
 8006a7c:	685a      	ldr	r2, [r3, #4]
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	697a      	ldr	r2, [r7, #20]
 8006a86:	621a      	str	r2, [r3, #32]
}
 8006a88:	bf00      	nop
 8006a8a:	371c      	adds	r7, #28
 8006a8c:	46bd      	mov	sp, r7
 8006a8e:	bc80      	pop	{r7}
 8006a90:	4770      	bx	lr
 8006a92:	bf00      	nop
 8006a94:	40012c00 	.word	0x40012c00

08006a98 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006a98:	b480      	push	{r7}
 8006a9a:	b087      	sub	sp, #28
 8006a9c:	af00      	add	r7, sp, #0
 8006a9e:	6078      	str	r0, [r7, #4]
 8006aa0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	6a1b      	ldr	r3, [r3, #32]
 8006aa6:	f023 0210 	bic.w	r2, r3, #16
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	6a1b      	ldr	r3, [r3, #32]
 8006ab2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	685b      	ldr	r3, [r3, #4]
 8006ab8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	699b      	ldr	r3, [r3, #24]
 8006abe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006ac6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006ace:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ad0:	683b      	ldr	r3, [r7, #0]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	021b      	lsls	r3, r3, #8
 8006ad6:	68fa      	ldr	r2, [r7, #12]
 8006ad8:	4313      	orrs	r3, r2
 8006ada:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006adc:	697b      	ldr	r3, [r7, #20]
 8006ade:	f023 0320 	bic.w	r3, r3, #32
 8006ae2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006ae4:	683b      	ldr	r3, [r7, #0]
 8006ae6:	689b      	ldr	r3, [r3, #8]
 8006ae8:	011b      	lsls	r3, r3, #4
 8006aea:	697a      	ldr	r2, [r7, #20]
 8006aec:	4313      	orrs	r3, r2
 8006aee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	4a1d      	ldr	r2, [pc, #116]	; (8006b68 <TIM_OC2_SetConfig+0xd0>)
 8006af4:	4293      	cmp	r3, r2
 8006af6:	d10d      	bne.n	8006b14 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006af8:	697b      	ldr	r3, [r7, #20]
 8006afa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006afe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	68db      	ldr	r3, [r3, #12]
 8006b04:	011b      	lsls	r3, r3, #4
 8006b06:	697a      	ldr	r2, [r7, #20]
 8006b08:	4313      	orrs	r3, r2
 8006b0a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006b0c:	697b      	ldr	r3, [r7, #20]
 8006b0e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006b12:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	4a14      	ldr	r2, [pc, #80]	; (8006b68 <TIM_OC2_SetConfig+0xd0>)
 8006b18:	4293      	cmp	r3, r2
 8006b1a:	d113      	bne.n	8006b44 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006b1c:	693b      	ldr	r3, [r7, #16]
 8006b1e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006b22:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006b24:	693b      	ldr	r3, [r7, #16]
 8006b26:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006b2a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006b2c:	683b      	ldr	r3, [r7, #0]
 8006b2e:	695b      	ldr	r3, [r3, #20]
 8006b30:	009b      	lsls	r3, r3, #2
 8006b32:	693a      	ldr	r2, [r7, #16]
 8006b34:	4313      	orrs	r3, r2
 8006b36:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006b38:	683b      	ldr	r3, [r7, #0]
 8006b3a:	699b      	ldr	r3, [r3, #24]
 8006b3c:	009b      	lsls	r3, r3, #2
 8006b3e:	693a      	ldr	r2, [r7, #16]
 8006b40:	4313      	orrs	r3, r2
 8006b42:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	693a      	ldr	r2, [r7, #16]
 8006b48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	68fa      	ldr	r2, [r7, #12]
 8006b4e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006b50:	683b      	ldr	r3, [r7, #0]
 8006b52:	685a      	ldr	r2, [r3, #4]
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	697a      	ldr	r2, [r7, #20]
 8006b5c:	621a      	str	r2, [r3, #32]
}
 8006b5e:	bf00      	nop
 8006b60:	371c      	adds	r7, #28
 8006b62:	46bd      	mov	sp, r7
 8006b64:	bc80      	pop	{r7}
 8006b66:	4770      	bx	lr
 8006b68:	40012c00 	.word	0x40012c00

08006b6c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006b6c:	b480      	push	{r7}
 8006b6e:	b087      	sub	sp, #28
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	6078      	str	r0, [r7, #4]
 8006b74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	6a1b      	ldr	r3, [r3, #32]
 8006b7a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	6a1b      	ldr	r3, [r3, #32]
 8006b86:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	685b      	ldr	r3, [r3, #4]
 8006b8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	69db      	ldr	r3, [r3, #28]
 8006b92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	f023 0303 	bic.w	r3, r3, #3
 8006ba2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006ba4:	683b      	ldr	r3, [r7, #0]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	68fa      	ldr	r2, [r7, #12]
 8006baa:	4313      	orrs	r3, r2
 8006bac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006bae:	697b      	ldr	r3, [r7, #20]
 8006bb0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006bb4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006bb6:	683b      	ldr	r3, [r7, #0]
 8006bb8:	689b      	ldr	r3, [r3, #8]
 8006bba:	021b      	lsls	r3, r3, #8
 8006bbc:	697a      	ldr	r2, [r7, #20]
 8006bbe:	4313      	orrs	r3, r2
 8006bc0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	4a1d      	ldr	r2, [pc, #116]	; (8006c3c <TIM_OC3_SetConfig+0xd0>)
 8006bc6:	4293      	cmp	r3, r2
 8006bc8:	d10d      	bne.n	8006be6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006bca:	697b      	ldr	r3, [r7, #20]
 8006bcc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006bd0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006bd2:	683b      	ldr	r3, [r7, #0]
 8006bd4:	68db      	ldr	r3, [r3, #12]
 8006bd6:	021b      	lsls	r3, r3, #8
 8006bd8:	697a      	ldr	r2, [r7, #20]
 8006bda:	4313      	orrs	r3, r2
 8006bdc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006bde:	697b      	ldr	r3, [r7, #20]
 8006be0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006be4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	4a14      	ldr	r2, [pc, #80]	; (8006c3c <TIM_OC3_SetConfig+0xd0>)
 8006bea:	4293      	cmp	r3, r2
 8006bec:	d113      	bne.n	8006c16 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006bee:	693b      	ldr	r3, [r7, #16]
 8006bf0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006bf4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006bf6:	693b      	ldr	r3, [r7, #16]
 8006bf8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006bfc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006bfe:	683b      	ldr	r3, [r7, #0]
 8006c00:	695b      	ldr	r3, [r3, #20]
 8006c02:	011b      	lsls	r3, r3, #4
 8006c04:	693a      	ldr	r2, [r7, #16]
 8006c06:	4313      	orrs	r3, r2
 8006c08:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	699b      	ldr	r3, [r3, #24]
 8006c0e:	011b      	lsls	r3, r3, #4
 8006c10:	693a      	ldr	r2, [r7, #16]
 8006c12:	4313      	orrs	r3, r2
 8006c14:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	693a      	ldr	r2, [r7, #16]
 8006c1a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	68fa      	ldr	r2, [r7, #12]
 8006c20:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006c22:	683b      	ldr	r3, [r7, #0]
 8006c24:	685a      	ldr	r2, [r3, #4]
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	697a      	ldr	r2, [r7, #20]
 8006c2e:	621a      	str	r2, [r3, #32]
}
 8006c30:	bf00      	nop
 8006c32:	371c      	adds	r7, #28
 8006c34:	46bd      	mov	sp, r7
 8006c36:	bc80      	pop	{r7}
 8006c38:	4770      	bx	lr
 8006c3a:	bf00      	nop
 8006c3c:	40012c00 	.word	0x40012c00

08006c40 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006c40:	b480      	push	{r7}
 8006c42:	b087      	sub	sp, #28
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	6078      	str	r0, [r7, #4]
 8006c48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	6a1b      	ldr	r3, [r3, #32]
 8006c4e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	6a1b      	ldr	r3, [r3, #32]
 8006c5a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	685b      	ldr	r3, [r3, #4]
 8006c60:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	69db      	ldr	r3, [r3, #28]
 8006c66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006c6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006c76:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006c78:	683b      	ldr	r3, [r7, #0]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	021b      	lsls	r3, r3, #8
 8006c7e:	68fa      	ldr	r2, [r7, #12]
 8006c80:	4313      	orrs	r3, r2
 8006c82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006c84:	693b      	ldr	r3, [r7, #16]
 8006c86:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006c8a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006c8c:	683b      	ldr	r3, [r7, #0]
 8006c8e:	689b      	ldr	r3, [r3, #8]
 8006c90:	031b      	lsls	r3, r3, #12
 8006c92:	693a      	ldr	r2, [r7, #16]
 8006c94:	4313      	orrs	r3, r2
 8006c96:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	4a0f      	ldr	r2, [pc, #60]	; (8006cd8 <TIM_OC4_SetConfig+0x98>)
 8006c9c:	4293      	cmp	r3, r2
 8006c9e:	d109      	bne.n	8006cb4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006ca0:	697b      	ldr	r3, [r7, #20]
 8006ca2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006ca6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006ca8:	683b      	ldr	r3, [r7, #0]
 8006caa:	695b      	ldr	r3, [r3, #20]
 8006cac:	019b      	lsls	r3, r3, #6
 8006cae:	697a      	ldr	r2, [r7, #20]
 8006cb0:	4313      	orrs	r3, r2
 8006cb2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	697a      	ldr	r2, [r7, #20]
 8006cb8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	68fa      	ldr	r2, [r7, #12]
 8006cbe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006cc0:	683b      	ldr	r3, [r7, #0]
 8006cc2:	685a      	ldr	r2, [r3, #4]
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	693a      	ldr	r2, [r7, #16]
 8006ccc:	621a      	str	r2, [r3, #32]
}
 8006cce:	bf00      	nop
 8006cd0:	371c      	adds	r7, #28
 8006cd2:	46bd      	mov	sp, r7
 8006cd4:	bc80      	pop	{r7}
 8006cd6:	4770      	bx	lr
 8006cd8:	40012c00 	.word	0x40012c00

08006cdc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006cdc:	b480      	push	{r7}
 8006cde:	b087      	sub	sp, #28
 8006ce0:	af00      	add	r7, sp, #0
 8006ce2:	60f8      	str	r0, [r7, #12]
 8006ce4:	60b9      	str	r1, [r7, #8]
 8006ce6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006ce8:	68bb      	ldr	r3, [r7, #8]
 8006cea:	f003 031f 	and.w	r3, r3, #31
 8006cee:	2201      	movs	r2, #1
 8006cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8006cf4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	6a1a      	ldr	r2, [r3, #32]
 8006cfa:	697b      	ldr	r3, [r7, #20]
 8006cfc:	43db      	mvns	r3, r3
 8006cfe:	401a      	ands	r2, r3
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	6a1a      	ldr	r2, [r3, #32]
 8006d08:	68bb      	ldr	r3, [r7, #8]
 8006d0a:	f003 031f 	and.w	r3, r3, #31
 8006d0e:	6879      	ldr	r1, [r7, #4]
 8006d10:	fa01 f303 	lsl.w	r3, r1, r3
 8006d14:	431a      	orrs	r2, r3
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	621a      	str	r2, [r3, #32]
}
 8006d1a:	bf00      	nop
 8006d1c:	371c      	adds	r7, #28
 8006d1e:	46bd      	mov	sp, r7
 8006d20:	bc80      	pop	{r7}
 8006d22:	4770      	bx	lr

08006d24 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006d24:	b480      	push	{r7}
 8006d26:	b085      	sub	sp, #20
 8006d28:	af00      	add	r7, sp, #0
 8006d2a:	6078      	str	r0, [r7, #4]
 8006d2c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d34:	2b01      	cmp	r3, #1
 8006d36:	d101      	bne.n	8006d3c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006d38:	2302      	movs	r3, #2
 8006d3a:	e046      	b.n	8006dca <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	2201      	movs	r2, #1
 8006d40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2202      	movs	r2, #2
 8006d48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	685b      	ldr	r3, [r3, #4]
 8006d52:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	689b      	ldr	r3, [r3, #8]
 8006d5a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d62:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006d64:	683b      	ldr	r3, [r7, #0]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	68fa      	ldr	r2, [r7, #12]
 8006d6a:	4313      	orrs	r3, r2
 8006d6c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	68fa      	ldr	r2, [r7, #12]
 8006d74:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	4a16      	ldr	r2, [pc, #88]	; (8006dd4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8006d7c:	4293      	cmp	r3, r2
 8006d7e:	d00e      	beq.n	8006d9e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d88:	d009      	beq.n	8006d9e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	4a12      	ldr	r2, [pc, #72]	; (8006dd8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8006d90:	4293      	cmp	r3, r2
 8006d92:	d004      	beq.n	8006d9e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	4a10      	ldr	r2, [pc, #64]	; (8006ddc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8006d9a:	4293      	cmp	r3, r2
 8006d9c:	d10c      	bne.n	8006db8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006d9e:	68bb      	ldr	r3, [r7, #8]
 8006da0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006da4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006da6:	683b      	ldr	r3, [r7, #0]
 8006da8:	685b      	ldr	r3, [r3, #4]
 8006daa:	68ba      	ldr	r2, [r7, #8]
 8006dac:	4313      	orrs	r3, r2
 8006dae:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	68ba      	ldr	r2, [r7, #8]
 8006db6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	2201      	movs	r2, #1
 8006dbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	2200      	movs	r2, #0
 8006dc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006dc8:	2300      	movs	r3, #0
}
 8006dca:	4618      	mov	r0, r3
 8006dcc:	3714      	adds	r7, #20
 8006dce:	46bd      	mov	sp, r7
 8006dd0:	bc80      	pop	{r7}
 8006dd2:	4770      	bx	lr
 8006dd4:	40012c00 	.word	0x40012c00
 8006dd8:	40000400 	.word	0x40000400
 8006ddc:	40000800 	.word	0x40000800

08006de0 <__errno>:
 8006de0:	4b01      	ldr	r3, [pc, #4]	; (8006de8 <__errno+0x8>)
 8006de2:	6818      	ldr	r0, [r3, #0]
 8006de4:	4770      	bx	lr
 8006de6:	bf00      	nop
 8006de8:	2000006c 	.word	0x2000006c

08006dec <__libc_init_array>:
 8006dec:	b570      	push	{r4, r5, r6, lr}
 8006dee:	2600      	movs	r6, #0
 8006df0:	4d0c      	ldr	r5, [pc, #48]	; (8006e24 <__libc_init_array+0x38>)
 8006df2:	4c0d      	ldr	r4, [pc, #52]	; (8006e28 <__libc_init_array+0x3c>)
 8006df4:	1b64      	subs	r4, r4, r5
 8006df6:	10a4      	asrs	r4, r4, #2
 8006df8:	42a6      	cmp	r6, r4
 8006dfa:	d109      	bne.n	8006e10 <__libc_init_array+0x24>
 8006dfc:	f000 fa70 	bl	80072e0 <_init>
 8006e00:	2600      	movs	r6, #0
 8006e02:	4d0a      	ldr	r5, [pc, #40]	; (8006e2c <__libc_init_array+0x40>)
 8006e04:	4c0a      	ldr	r4, [pc, #40]	; (8006e30 <__libc_init_array+0x44>)
 8006e06:	1b64      	subs	r4, r4, r5
 8006e08:	10a4      	asrs	r4, r4, #2
 8006e0a:	42a6      	cmp	r6, r4
 8006e0c:	d105      	bne.n	8006e1a <__libc_init_array+0x2e>
 8006e0e:	bd70      	pop	{r4, r5, r6, pc}
 8006e10:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e14:	4798      	blx	r3
 8006e16:	3601      	adds	r6, #1
 8006e18:	e7ee      	b.n	8006df8 <__libc_init_array+0xc>
 8006e1a:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e1e:	4798      	blx	r3
 8006e20:	3601      	adds	r6, #1
 8006e22:	e7f2      	b.n	8006e0a <__libc_init_array+0x1e>
 8006e24:	08008114 	.word	0x08008114
 8006e28:	08008114 	.word	0x08008114
 8006e2c:	08008114 	.word	0x08008114
 8006e30:	08008118 	.word	0x08008118

08006e34 <__itoa>:
 8006e34:	1e93      	subs	r3, r2, #2
 8006e36:	2b22      	cmp	r3, #34	; 0x22
 8006e38:	b510      	push	{r4, lr}
 8006e3a:	460c      	mov	r4, r1
 8006e3c:	d904      	bls.n	8006e48 <__itoa+0x14>
 8006e3e:	2300      	movs	r3, #0
 8006e40:	461c      	mov	r4, r3
 8006e42:	700b      	strb	r3, [r1, #0]
 8006e44:	4620      	mov	r0, r4
 8006e46:	bd10      	pop	{r4, pc}
 8006e48:	2a0a      	cmp	r2, #10
 8006e4a:	d109      	bne.n	8006e60 <__itoa+0x2c>
 8006e4c:	2800      	cmp	r0, #0
 8006e4e:	da07      	bge.n	8006e60 <__itoa+0x2c>
 8006e50:	232d      	movs	r3, #45	; 0x2d
 8006e52:	700b      	strb	r3, [r1, #0]
 8006e54:	2101      	movs	r1, #1
 8006e56:	4240      	negs	r0, r0
 8006e58:	4421      	add	r1, r4
 8006e5a:	f000 f80d 	bl	8006e78 <__utoa>
 8006e5e:	e7f1      	b.n	8006e44 <__itoa+0x10>
 8006e60:	2100      	movs	r1, #0
 8006e62:	e7f9      	b.n	8006e58 <__itoa+0x24>

08006e64 <itoa>:
 8006e64:	f7ff bfe6 	b.w	8006e34 <__itoa>

08006e68 <memset>:
 8006e68:	4603      	mov	r3, r0
 8006e6a:	4402      	add	r2, r0
 8006e6c:	4293      	cmp	r3, r2
 8006e6e:	d100      	bne.n	8006e72 <memset+0xa>
 8006e70:	4770      	bx	lr
 8006e72:	f803 1b01 	strb.w	r1, [r3], #1
 8006e76:	e7f9      	b.n	8006e6c <memset+0x4>

08006e78 <__utoa>:
 8006e78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006e7a:	b08b      	sub	sp, #44	; 0x2c
 8006e7c:	4605      	mov	r5, r0
 8006e7e:	460b      	mov	r3, r1
 8006e80:	466e      	mov	r6, sp
 8006e82:	4c1d      	ldr	r4, [pc, #116]	; (8006ef8 <__utoa+0x80>)
 8006e84:	f104 0c20 	add.w	ip, r4, #32
 8006e88:	4637      	mov	r7, r6
 8006e8a:	6820      	ldr	r0, [r4, #0]
 8006e8c:	6861      	ldr	r1, [r4, #4]
 8006e8e:	3408      	adds	r4, #8
 8006e90:	c703      	stmia	r7!, {r0, r1}
 8006e92:	4564      	cmp	r4, ip
 8006e94:	463e      	mov	r6, r7
 8006e96:	d1f7      	bne.n	8006e88 <__utoa+0x10>
 8006e98:	7921      	ldrb	r1, [r4, #4]
 8006e9a:	6820      	ldr	r0, [r4, #0]
 8006e9c:	7139      	strb	r1, [r7, #4]
 8006e9e:	1e91      	subs	r1, r2, #2
 8006ea0:	2922      	cmp	r1, #34	; 0x22
 8006ea2:	6038      	str	r0, [r7, #0]
 8006ea4:	f04f 0100 	mov.w	r1, #0
 8006ea8:	d904      	bls.n	8006eb4 <__utoa+0x3c>
 8006eaa:	7019      	strb	r1, [r3, #0]
 8006eac:	460b      	mov	r3, r1
 8006eae:	4618      	mov	r0, r3
 8006eb0:	b00b      	add	sp, #44	; 0x2c
 8006eb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006eb4:	1e58      	subs	r0, r3, #1
 8006eb6:	4684      	mov	ip, r0
 8006eb8:	fbb5 f7f2 	udiv	r7, r5, r2
 8006ebc:	fb02 5617 	mls	r6, r2, r7, r5
 8006ec0:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 8006ec4:	4476      	add	r6, lr
 8006ec6:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 8006eca:	460c      	mov	r4, r1
 8006ecc:	f80c 6f01 	strb.w	r6, [ip, #1]!
 8006ed0:	462e      	mov	r6, r5
 8006ed2:	42b2      	cmp	r2, r6
 8006ed4:	463d      	mov	r5, r7
 8006ed6:	f101 0101 	add.w	r1, r1, #1
 8006eda:	d9ed      	bls.n	8006eb8 <__utoa+0x40>
 8006edc:	2200      	movs	r2, #0
 8006ede:	545a      	strb	r2, [r3, r1]
 8006ee0:	1919      	adds	r1, r3, r4
 8006ee2:	1aa5      	subs	r5, r4, r2
 8006ee4:	42aa      	cmp	r2, r5
 8006ee6:	dae2      	bge.n	8006eae <__utoa+0x36>
 8006ee8:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8006eec:	780e      	ldrb	r6, [r1, #0]
 8006eee:	3201      	adds	r2, #1
 8006ef0:	7006      	strb	r6, [r0, #0]
 8006ef2:	f801 5901 	strb.w	r5, [r1], #-1
 8006ef6:	e7f4      	b.n	8006ee2 <__utoa+0x6a>
 8006ef8:	080080ec 	.word	0x080080ec

08006efc <log>:
 8006efc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006efe:	4604      	mov	r4, r0
 8006f00:	460d      	mov	r5, r1
 8006f02:	f000 f835 	bl	8006f70 <__ieee754_log>
 8006f06:	4b17      	ldr	r3, [pc, #92]	; (8006f64 <log+0x68>)
 8006f08:	4606      	mov	r6, r0
 8006f0a:	f993 3000 	ldrsb.w	r3, [r3]
 8006f0e:	460f      	mov	r7, r1
 8006f10:	3301      	adds	r3, #1
 8006f12:	d01a      	beq.n	8006f4a <log+0x4e>
 8006f14:	4622      	mov	r2, r4
 8006f16:	462b      	mov	r3, r5
 8006f18:	4620      	mov	r0, r4
 8006f1a:	4629      	mov	r1, r5
 8006f1c:	f7f9 fd6e 	bl	80009fc <__aeabi_dcmpun>
 8006f20:	b998      	cbnz	r0, 8006f4a <log+0x4e>
 8006f22:	2200      	movs	r2, #0
 8006f24:	2300      	movs	r3, #0
 8006f26:	4620      	mov	r0, r4
 8006f28:	4629      	mov	r1, r5
 8006f2a:	f7f9 fd5d 	bl	80009e8 <__aeabi_dcmpgt>
 8006f2e:	b960      	cbnz	r0, 8006f4a <log+0x4e>
 8006f30:	2200      	movs	r2, #0
 8006f32:	2300      	movs	r3, #0
 8006f34:	4620      	mov	r0, r4
 8006f36:	4629      	mov	r1, r5
 8006f38:	f7f9 fd2e 	bl	8000998 <__aeabi_dcmpeq>
 8006f3c:	b140      	cbz	r0, 8006f50 <log+0x54>
 8006f3e:	f7ff ff4f 	bl	8006de0 <__errno>
 8006f42:	2322      	movs	r3, #34	; 0x22
 8006f44:	2600      	movs	r6, #0
 8006f46:	4f08      	ldr	r7, [pc, #32]	; (8006f68 <log+0x6c>)
 8006f48:	6003      	str	r3, [r0, #0]
 8006f4a:	4630      	mov	r0, r6
 8006f4c:	4639      	mov	r1, r7
 8006f4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f50:	f7ff ff46 	bl	8006de0 <__errno>
 8006f54:	2321      	movs	r3, #33	; 0x21
 8006f56:	6003      	str	r3, [r0, #0]
 8006f58:	4804      	ldr	r0, [pc, #16]	; (8006f6c <log+0x70>)
 8006f5a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006f5e:	f000 b9b9 	b.w	80072d4 <nan>
 8006f62:	bf00      	nop
 8006f64:	200000d0 	.word	0x200000d0
 8006f68:	fff00000 	.word	0xfff00000
 8006f6c:	08008110 	.word	0x08008110

08006f70 <__ieee754_log>:
 8006f70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f74:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8006f78:	4602      	mov	r2, r0
 8006f7a:	460b      	mov	r3, r1
 8006f7c:	460d      	mov	r5, r1
 8006f7e:	b087      	sub	sp, #28
 8006f80:	da24      	bge.n	8006fcc <__ieee754_log+0x5c>
 8006f82:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 8006f86:	4304      	orrs	r4, r0
 8006f88:	d108      	bne.n	8006f9c <__ieee754_log+0x2c>
 8006f8a:	2200      	movs	r2, #0
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	2000      	movs	r0, #0
 8006f90:	49cb      	ldr	r1, [pc, #812]	; (80072c0 <__ieee754_log+0x350>)
 8006f92:	f7f9 fbc3 	bl	800071c <__aeabi_ddiv>
 8006f96:	b007      	add	sp, #28
 8006f98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f9c:	2900      	cmp	r1, #0
 8006f9e:	da04      	bge.n	8006faa <__ieee754_log+0x3a>
 8006fa0:	f7f9 f8da 	bl	8000158 <__aeabi_dsub>
 8006fa4:	2200      	movs	r2, #0
 8006fa6:	2300      	movs	r3, #0
 8006fa8:	e7f3      	b.n	8006f92 <__ieee754_log+0x22>
 8006faa:	2200      	movs	r2, #0
 8006fac:	4bc5      	ldr	r3, [pc, #788]	; (80072c4 <__ieee754_log+0x354>)
 8006fae:	f7f9 fa8b 	bl	80004c8 <__aeabi_dmul>
 8006fb2:	f06f 0635 	mvn.w	r6, #53	; 0x35
 8006fb6:	4602      	mov	r2, r0
 8006fb8:	460b      	mov	r3, r1
 8006fba:	460d      	mov	r5, r1
 8006fbc:	49c2      	ldr	r1, [pc, #776]	; (80072c8 <__ieee754_log+0x358>)
 8006fbe:	428d      	cmp	r5, r1
 8006fc0:	dd06      	ble.n	8006fd0 <__ieee754_log+0x60>
 8006fc2:	4610      	mov	r0, r2
 8006fc4:	4619      	mov	r1, r3
 8006fc6:	f7f9 f8c9 	bl	800015c <__adddf3>
 8006fca:	e7e4      	b.n	8006f96 <__ieee754_log+0x26>
 8006fcc:	2600      	movs	r6, #0
 8006fce:	e7f5      	b.n	8006fbc <__ieee754_log+0x4c>
 8006fd0:	152c      	asrs	r4, r5, #20
 8006fd2:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8006fd6:	f505 2115 	add.w	r1, r5, #610304	; 0x95000
 8006fda:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8006fde:	f601 7164 	addw	r1, r1, #3940	; 0xf64
 8006fe2:	4426      	add	r6, r4
 8006fe4:	f401 1480 	and.w	r4, r1, #1048576	; 0x100000
 8006fe8:	f084 517f 	eor.w	r1, r4, #1069547520	; 0x3fc00000
 8006fec:	f481 1140 	eor.w	r1, r1, #3145728	; 0x300000
 8006ff0:	ea41 0305 	orr.w	r3, r1, r5
 8006ff4:	4610      	mov	r0, r2
 8006ff6:	4619      	mov	r1, r3
 8006ff8:	2200      	movs	r2, #0
 8006ffa:	4bb4      	ldr	r3, [pc, #720]	; (80072cc <__ieee754_log+0x35c>)
 8006ffc:	f7f9 f8ac 	bl	8000158 <__aeabi_dsub>
 8007000:	1cab      	adds	r3, r5, #2
 8007002:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007006:	2b02      	cmp	r3, #2
 8007008:	4682      	mov	sl, r0
 800700a:	468b      	mov	fp, r1
 800700c:	f04f 0200 	mov.w	r2, #0
 8007010:	eb06 5414 	add.w	r4, r6, r4, lsr #20
 8007014:	dc53      	bgt.n	80070be <__ieee754_log+0x14e>
 8007016:	2300      	movs	r3, #0
 8007018:	f7f9 fcbe 	bl	8000998 <__aeabi_dcmpeq>
 800701c:	b1d0      	cbz	r0, 8007054 <__ieee754_log+0xe4>
 800701e:	2c00      	cmp	r4, #0
 8007020:	f000 8122 	beq.w	8007268 <__ieee754_log+0x2f8>
 8007024:	4620      	mov	r0, r4
 8007026:	f7f9 f9e5 	bl	80003f4 <__aeabi_i2d>
 800702a:	a391      	add	r3, pc, #580	; (adr r3, 8007270 <__ieee754_log+0x300>)
 800702c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007030:	4606      	mov	r6, r0
 8007032:	460f      	mov	r7, r1
 8007034:	f7f9 fa48 	bl	80004c8 <__aeabi_dmul>
 8007038:	a38f      	add	r3, pc, #572	; (adr r3, 8007278 <__ieee754_log+0x308>)
 800703a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800703e:	4604      	mov	r4, r0
 8007040:	460d      	mov	r5, r1
 8007042:	4630      	mov	r0, r6
 8007044:	4639      	mov	r1, r7
 8007046:	f7f9 fa3f 	bl	80004c8 <__aeabi_dmul>
 800704a:	4602      	mov	r2, r0
 800704c:	460b      	mov	r3, r1
 800704e:	4620      	mov	r0, r4
 8007050:	4629      	mov	r1, r5
 8007052:	e7b8      	b.n	8006fc6 <__ieee754_log+0x56>
 8007054:	a38a      	add	r3, pc, #552	; (adr r3, 8007280 <__ieee754_log+0x310>)
 8007056:	e9d3 2300 	ldrd	r2, r3, [r3]
 800705a:	4650      	mov	r0, sl
 800705c:	4659      	mov	r1, fp
 800705e:	f7f9 fa33 	bl	80004c8 <__aeabi_dmul>
 8007062:	4602      	mov	r2, r0
 8007064:	460b      	mov	r3, r1
 8007066:	2000      	movs	r0, #0
 8007068:	4999      	ldr	r1, [pc, #612]	; (80072d0 <__ieee754_log+0x360>)
 800706a:	f7f9 f875 	bl	8000158 <__aeabi_dsub>
 800706e:	4652      	mov	r2, sl
 8007070:	4606      	mov	r6, r0
 8007072:	460f      	mov	r7, r1
 8007074:	465b      	mov	r3, fp
 8007076:	4650      	mov	r0, sl
 8007078:	4659      	mov	r1, fp
 800707a:	f7f9 fa25 	bl	80004c8 <__aeabi_dmul>
 800707e:	4602      	mov	r2, r0
 8007080:	460b      	mov	r3, r1
 8007082:	4630      	mov	r0, r6
 8007084:	4639      	mov	r1, r7
 8007086:	f7f9 fa1f 	bl	80004c8 <__aeabi_dmul>
 800708a:	4606      	mov	r6, r0
 800708c:	460f      	mov	r7, r1
 800708e:	b914      	cbnz	r4, 8007096 <__ieee754_log+0x126>
 8007090:	4632      	mov	r2, r6
 8007092:	463b      	mov	r3, r7
 8007094:	e0a2      	b.n	80071dc <__ieee754_log+0x26c>
 8007096:	4620      	mov	r0, r4
 8007098:	f7f9 f9ac 	bl	80003f4 <__aeabi_i2d>
 800709c:	a374      	add	r3, pc, #464	; (adr r3, 8007270 <__ieee754_log+0x300>)
 800709e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070a2:	4680      	mov	r8, r0
 80070a4:	4689      	mov	r9, r1
 80070a6:	f7f9 fa0f 	bl	80004c8 <__aeabi_dmul>
 80070aa:	a373      	add	r3, pc, #460	; (adr r3, 8007278 <__ieee754_log+0x308>)
 80070ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070b0:	4604      	mov	r4, r0
 80070b2:	460d      	mov	r5, r1
 80070b4:	4640      	mov	r0, r8
 80070b6:	4649      	mov	r1, r9
 80070b8:	f7f9 fa06 	bl	80004c8 <__aeabi_dmul>
 80070bc:	e0a7      	b.n	800720e <__ieee754_log+0x29e>
 80070be:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80070c2:	f7f9 f84b 	bl	800015c <__adddf3>
 80070c6:	4602      	mov	r2, r0
 80070c8:	460b      	mov	r3, r1
 80070ca:	4650      	mov	r0, sl
 80070cc:	4659      	mov	r1, fp
 80070ce:	f7f9 fb25 	bl	800071c <__aeabi_ddiv>
 80070d2:	e9cd 0100 	strd	r0, r1, [sp]
 80070d6:	4620      	mov	r0, r4
 80070d8:	f7f9 f98c 	bl	80003f4 <__aeabi_i2d>
 80070dc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80070e0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80070e4:	4610      	mov	r0, r2
 80070e6:	4619      	mov	r1, r3
 80070e8:	f7f9 f9ee 	bl	80004c8 <__aeabi_dmul>
 80070ec:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
 80070f0:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 80070f4:	4602      	mov	r2, r0
 80070f6:	9305      	str	r3, [sp, #20]
 80070f8:	460b      	mov	r3, r1
 80070fa:	4606      	mov	r6, r0
 80070fc:	460f      	mov	r7, r1
 80070fe:	f7f9 f9e3 	bl	80004c8 <__aeabi_dmul>
 8007102:	a361      	add	r3, pc, #388	; (adr r3, 8007288 <__ieee754_log+0x318>)
 8007104:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007108:	4680      	mov	r8, r0
 800710a:	4689      	mov	r9, r1
 800710c:	f7f9 f9dc 	bl	80004c8 <__aeabi_dmul>
 8007110:	a35f      	add	r3, pc, #380	; (adr r3, 8007290 <__ieee754_log+0x320>)
 8007112:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007116:	f7f9 f821 	bl	800015c <__adddf3>
 800711a:	4642      	mov	r2, r8
 800711c:	464b      	mov	r3, r9
 800711e:	f7f9 f9d3 	bl	80004c8 <__aeabi_dmul>
 8007122:	a35d      	add	r3, pc, #372	; (adr r3, 8007298 <__ieee754_log+0x328>)
 8007124:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007128:	f7f9 f818 	bl	800015c <__adddf3>
 800712c:	4642      	mov	r2, r8
 800712e:	464b      	mov	r3, r9
 8007130:	f7f9 f9ca 	bl	80004c8 <__aeabi_dmul>
 8007134:	a35a      	add	r3, pc, #360	; (adr r3, 80072a0 <__ieee754_log+0x330>)
 8007136:	e9d3 2300 	ldrd	r2, r3, [r3]
 800713a:	f7f9 f80f 	bl	800015c <__adddf3>
 800713e:	4632      	mov	r2, r6
 8007140:	463b      	mov	r3, r7
 8007142:	f7f9 f9c1 	bl	80004c8 <__aeabi_dmul>
 8007146:	a358      	add	r3, pc, #352	; (adr r3, 80072a8 <__ieee754_log+0x338>)
 8007148:	e9d3 2300 	ldrd	r2, r3, [r3]
 800714c:	4606      	mov	r6, r0
 800714e:	460f      	mov	r7, r1
 8007150:	4640      	mov	r0, r8
 8007152:	4649      	mov	r1, r9
 8007154:	f7f9 f9b8 	bl	80004c8 <__aeabi_dmul>
 8007158:	a355      	add	r3, pc, #340	; (adr r3, 80072b0 <__ieee754_log+0x340>)
 800715a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800715e:	f7f8 fffd 	bl	800015c <__adddf3>
 8007162:	4642      	mov	r2, r8
 8007164:	464b      	mov	r3, r9
 8007166:	f7f9 f9af 	bl	80004c8 <__aeabi_dmul>
 800716a:	a353      	add	r3, pc, #332	; (adr r3, 80072b8 <__ieee754_log+0x348>)
 800716c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007170:	f7f8 fff4 	bl	800015c <__adddf3>
 8007174:	4642      	mov	r2, r8
 8007176:	464b      	mov	r3, r9
 8007178:	f7f9 f9a6 	bl	80004c8 <__aeabi_dmul>
 800717c:	460b      	mov	r3, r1
 800717e:	4602      	mov	r2, r0
 8007180:	4639      	mov	r1, r7
 8007182:	4630      	mov	r0, r6
 8007184:	f7f8 ffea 	bl	800015c <__adddf3>
 8007188:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 800718c:	9b05      	ldr	r3, [sp, #20]
 800718e:	3551      	adds	r5, #81	; 0x51
 8007190:	431d      	orrs	r5, r3
 8007192:	2d00      	cmp	r5, #0
 8007194:	4680      	mov	r8, r0
 8007196:	4689      	mov	r9, r1
 8007198:	dd48      	ble.n	800722c <__ieee754_log+0x2bc>
 800719a:	2200      	movs	r2, #0
 800719c:	4b4c      	ldr	r3, [pc, #304]	; (80072d0 <__ieee754_log+0x360>)
 800719e:	4650      	mov	r0, sl
 80071a0:	4659      	mov	r1, fp
 80071a2:	f7f9 f991 	bl	80004c8 <__aeabi_dmul>
 80071a6:	4652      	mov	r2, sl
 80071a8:	465b      	mov	r3, fp
 80071aa:	f7f9 f98d 	bl	80004c8 <__aeabi_dmul>
 80071ae:	4602      	mov	r2, r0
 80071b0:	460b      	mov	r3, r1
 80071b2:	4606      	mov	r6, r0
 80071b4:	460f      	mov	r7, r1
 80071b6:	4640      	mov	r0, r8
 80071b8:	4649      	mov	r1, r9
 80071ba:	f7f8 ffcf 	bl	800015c <__adddf3>
 80071be:	e9dd 2300 	ldrd	r2, r3, [sp]
 80071c2:	f7f9 f981 	bl	80004c8 <__aeabi_dmul>
 80071c6:	4680      	mov	r8, r0
 80071c8:	4689      	mov	r9, r1
 80071ca:	b964      	cbnz	r4, 80071e6 <__ieee754_log+0x276>
 80071cc:	4602      	mov	r2, r0
 80071ce:	460b      	mov	r3, r1
 80071d0:	4630      	mov	r0, r6
 80071d2:	4639      	mov	r1, r7
 80071d4:	f7f8 ffc0 	bl	8000158 <__aeabi_dsub>
 80071d8:	4602      	mov	r2, r0
 80071da:	460b      	mov	r3, r1
 80071dc:	4650      	mov	r0, sl
 80071de:	4659      	mov	r1, fp
 80071e0:	f7f8 ffba 	bl	8000158 <__aeabi_dsub>
 80071e4:	e6d7      	b.n	8006f96 <__ieee754_log+0x26>
 80071e6:	a322      	add	r3, pc, #136	; (adr r3, 8007270 <__ieee754_log+0x300>)
 80071e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80071f0:	f7f9 f96a 	bl	80004c8 <__aeabi_dmul>
 80071f4:	a320      	add	r3, pc, #128	; (adr r3, 8007278 <__ieee754_log+0x308>)
 80071f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071fa:	4604      	mov	r4, r0
 80071fc:	460d      	mov	r5, r1
 80071fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007202:	f7f9 f961 	bl	80004c8 <__aeabi_dmul>
 8007206:	4642      	mov	r2, r8
 8007208:	464b      	mov	r3, r9
 800720a:	f7f8 ffa7 	bl	800015c <__adddf3>
 800720e:	4602      	mov	r2, r0
 8007210:	460b      	mov	r3, r1
 8007212:	4630      	mov	r0, r6
 8007214:	4639      	mov	r1, r7
 8007216:	f7f8 ff9f 	bl	8000158 <__aeabi_dsub>
 800721a:	4652      	mov	r2, sl
 800721c:	465b      	mov	r3, fp
 800721e:	f7f8 ff9b 	bl	8000158 <__aeabi_dsub>
 8007222:	4602      	mov	r2, r0
 8007224:	460b      	mov	r3, r1
 8007226:	4620      	mov	r0, r4
 8007228:	4629      	mov	r1, r5
 800722a:	e7d9      	b.n	80071e0 <__ieee754_log+0x270>
 800722c:	4602      	mov	r2, r0
 800722e:	460b      	mov	r3, r1
 8007230:	4650      	mov	r0, sl
 8007232:	4659      	mov	r1, fp
 8007234:	f7f8 ff90 	bl	8000158 <__aeabi_dsub>
 8007238:	e9dd 2300 	ldrd	r2, r3, [sp]
 800723c:	f7f9 f944 	bl	80004c8 <__aeabi_dmul>
 8007240:	4606      	mov	r6, r0
 8007242:	460f      	mov	r7, r1
 8007244:	2c00      	cmp	r4, #0
 8007246:	f43f af23 	beq.w	8007090 <__ieee754_log+0x120>
 800724a:	a309      	add	r3, pc, #36	; (adr r3, 8007270 <__ieee754_log+0x300>)
 800724c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007250:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007254:	f7f9 f938 	bl	80004c8 <__aeabi_dmul>
 8007258:	a307      	add	r3, pc, #28	; (adr r3, 8007278 <__ieee754_log+0x308>)
 800725a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800725e:	4604      	mov	r4, r0
 8007260:	460d      	mov	r5, r1
 8007262:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007266:	e727      	b.n	80070b8 <__ieee754_log+0x148>
 8007268:	2000      	movs	r0, #0
 800726a:	2100      	movs	r1, #0
 800726c:	e693      	b.n	8006f96 <__ieee754_log+0x26>
 800726e:	bf00      	nop
 8007270:	fee00000 	.word	0xfee00000
 8007274:	3fe62e42 	.word	0x3fe62e42
 8007278:	35793c76 	.word	0x35793c76
 800727c:	3dea39ef 	.word	0x3dea39ef
 8007280:	55555555 	.word	0x55555555
 8007284:	3fd55555 	.word	0x3fd55555
 8007288:	df3e5244 	.word	0xdf3e5244
 800728c:	3fc2f112 	.word	0x3fc2f112
 8007290:	96cb03de 	.word	0x96cb03de
 8007294:	3fc74664 	.word	0x3fc74664
 8007298:	94229359 	.word	0x94229359
 800729c:	3fd24924 	.word	0x3fd24924
 80072a0:	55555593 	.word	0x55555593
 80072a4:	3fe55555 	.word	0x3fe55555
 80072a8:	d078c69f 	.word	0xd078c69f
 80072ac:	3fc39a09 	.word	0x3fc39a09
 80072b0:	1d8e78af 	.word	0x1d8e78af
 80072b4:	3fcc71c5 	.word	0x3fcc71c5
 80072b8:	9997fa04 	.word	0x9997fa04
 80072bc:	3fd99999 	.word	0x3fd99999
 80072c0:	c3500000 	.word	0xc3500000
 80072c4:	43500000 	.word	0x43500000
 80072c8:	7fefffff 	.word	0x7fefffff
 80072cc:	3ff00000 	.word	0x3ff00000
 80072d0:	3fe00000 	.word	0x3fe00000

080072d4 <nan>:
 80072d4:	2000      	movs	r0, #0
 80072d6:	4901      	ldr	r1, [pc, #4]	; (80072dc <nan+0x8>)
 80072d8:	4770      	bx	lr
 80072da:	bf00      	nop
 80072dc:	7ff80000 	.word	0x7ff80000

080072e0 <_init>:
 80072e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072e2:	bf00      	nop
 80072e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80072e6:	bc08      	pop	{r3}
 80072e8:	469e      	mov	lr, r3
 80072ea:	4770      	bx	lr

080072ec <_fini>:
 80072ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072ee:	bf00      	nop
 80072f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80072f2:	bc08      	pop	{r3}
 80072f4:	469e      	mov	lr, r3
 80072f6:	4770      	bx	lr
