module regDST(
	input logic [4:0] inst20_16, // 
	input logic [4:0] inst15_11, // 1
	input logic [4:0] inst25_21,// 4
	output logic [31:0] regDSTOut,
	input logic [2:0] regDSTmux
);

parameter  D = 5'd29;
parameter  E = 5'd31;

always
	case(regDSTmux)
		3'b000: iordOut = inst20_16;
		3'b001: iordOut = aluResult;
		3'b010: iordOut = aluOut;
		3'b011: iordOut = D;
		3'b100: iordOut = E;
	endcase
	
endmodule: regDST
