# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1 \
    name p_ZL9n_regions_0_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_0_in_c \
    op interface \
    ports { p_ZL9n_regions_0_in_c_din { O 8 vector } p_ZL9n_regions_0_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_0_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_0_in_c_full_n { I 1 bit } p_ZL9n_regions_0_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2 \
    name p_ZL9n_regions_1_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_1_in_c \
    op interface \
    ports { p_ZL9n_regions_1_in_c_din { O 8 vector } p_ZL9n_regions_1_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_1_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_1_in_c_full_n { I 1 bit } p_ZL9n_regions_1_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3 \
    name p_ZL9n_regions_10_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_10_in_c \
    op interface \
    ports { p_ZL9n_regions_10_in_c_din { O 8 vector } p_ZL9n_regions_10_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_10_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_10_in_c_full_n { I 1 bit } p_ZL9n_regions_10_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4 \
    name p_ZL9n_regions_11_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_11_in_c \
    op interface \
    ports { p_ZL9n_regions_11_in_c_din { O 8 vector } p_ZL9n_regions_11_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_11_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_11_in_c_full_n { I 1 bit } p_ZL9n_regions_11_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5 \
    name p_ZL9n_regions_12_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_12_in_c \
    op interface \
    ports { p_ZL9n_regions_12_in_c_din { O 8 vector } p_ZL9n_regions_12_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_12_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_12_in_c_full_n { I 1 bit } p_ZL9n_regions_12_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6 \
    name p_ZL9n_regions_13_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_13_in_c \
    op interface \
    ports { p_ZL9n_regions_13_in_c_din { O 8 vector } p_ZL9n_regions_13_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_13_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_13_in_c_full_n { I 1 bit } p_ZL9n_regions_13_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7 \
    name p_ZL9n_regions_14_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_14_in_c \
    op interface \
    ports { p_ZL9n_regions_14_in_c_din { O 8 vector } p_ZL9n_regions_14_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_14_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_14_in_c_full_n { I 1 bit } p_ZL9n_regions_14_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8 \
    name p_ZL9n_regions_15_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_15_in_c \
    op interface \
    ports { p_ZL9n_regions_15_in_c_din { O 8 vector } p_ZL9n_regions_15_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_15_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_15_in_c_full_n { I 1 bit } p_ZL9n_regions_15_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9 \
    name p_ZL9n_regions_16_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_16_in_c \
    op interface \
    ports { p_ZL9n_regions_16_in_c_din { O 8 vector } p_ZL9n_regions_16_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_16_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_16_in_c_full_n { I 1 bit } p_ZL9n_regions_16_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10 \
    name p_ZL9n_regions_17_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_17_in_c \
    op interface \
    ports { p_ZL9n_regions_17_in_c_din { O 8 vector } p_ZL9n_regions_17_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_17_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_17_in_c_full_n { I 1 bit } p_ZL9n_regions_17_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11 \
    name p_ZL9n_regions_18_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_18_in_c \
    op interface \
    ports { p_ZL9n_regions_18_in_c_din { O 8 vector } p_ZL9n_regions_18_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_18_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_18_in_c_full_n { I 1 bit } p_ZL9n_regions_18_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 12 \
    name p_ZL9n_regions_19_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_19_in_c \
    op interface \
    ports { p_ZL9n_regions_19_in_c_din { O 8 vector } p_ZL9n_regions_19_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_19_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_19_in_c_full_n { I 1 bit } p_ZL9n_regions_19_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13 \
    name p_ZL9n_regions_2_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_2_in_c \
    op interface \
    ports { p_ZL9n_regions_2_in_c_din { O 8 vector } p_ZL9n_regions_2_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_2_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_2_in_c_full_n { I 1 bit } p_ZL9n_regions_2_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 14 \
    name p_ZL9n_regions_20_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_20_in_c \
    op interface \
    ports { p_ZL9n_regions_20_in_c_din { O 8 vector } p_ZL9n_regions_20_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_20_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_20_in_c_full_n { I 1 bit } p_ZL9n_regions_20_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 15 \
    name p_ZL9n_regions_21_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_21_in_c \
    op interface \
    ports { p_ZL9n_regions_21_in_c_din { O 8 vector } p_ZL9n_regions_21_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_21_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_21_in_c_full_n { I 1 bit } p_ZL9n_regions_21_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16 \
    name p_ZL9n_regions_22_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_22_in_c \
    op interface \
    ports { p_ZL9n_regions_22_in_c_din { O 8 vector } p_ZL9n_regions_22_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_22_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_22_in_c_full_n { I 1 bit } p_ZL9n_regions_22_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 17 \
    name p_ZL9n_regions_23_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_23_in_c \
    op interface \
    ports { p_ZL9n_regions_23_in_c_din { O 8 vector } p_ZL9n_regions_23_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_23_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_23_in_c_full_n { I 1 bit } p_ZL9n_regions_23_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 18 \
    name p_ZL9n_regions_24_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_24_in_c \
    op interface \
    ports { p_ZL9n_regions_24_in_c_din { O 8 vector } p_ZL9n_regions_24_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_24_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_24_in_c_full_n { I 1 bit } p_ZL9n_regions_24_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 19 \
    name p_ZL9n_regions_25_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_25_in_c \
    op interface \
    ports { p_ZL9n_regions_25_in_c_din { O 8 vector } p_ZL9n_regions_25_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_25_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_25_in_c_full_n { I 1 bit } p_ZL9n_regions_25_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20 \
    name p_ZL9n_regions_26_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_26_in_c \
    op interface \
    ports { p_ZL9n_regions_26_in_c_din { O 8 vector } p_ZL9n_regions_26_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_26_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_26_in_c_full_n { I 1 bit } p_ZL9n_regions_26_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 21 \
    name p_ZL9n_regions_27_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_27_in_c \
    op interface \
    ports { p_ZL9n_regions_27_in_c_din { O 8 vector } p_ZL9n_regions_27_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_27_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_27_in_c_full_n { I 1 bit } p_ZL9n_regions_27_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 22 \
    name p_ZL9n_regions_28_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_28_in_c \
    op interface \
    ports { p_ZL9n_regions_28_in_c_din { O 8 vector } p_ZL9n_regions_28_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_28_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_28_in_c_full_n { I 1 bit } p_ZL9n_regions_28_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 23 \
    name p_ZL9n_regions_29_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_29_in_c \
    op interface \
    ports { p_ZL9n_regions_29_in_c_din { O 8 vector } p_ZL9n_regions_29_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_29_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_29_in_c_full_n { I 1 bit } p_ZL9n_regions_29_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 24 \
    name p_ZL9n_regions_3_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_3_in_c \
    op interface \
    ports { p_ZL9n_regions_3_in_c_din { O 8 vector } p_ZL9n_regions_3_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_3_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_3_in_c_full_n { I 1 bit } p_ZL9n_regions_3_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 25 \
    name p_ZL9n_regions_30_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_30_in_c \
    op interface \
    ports { p_ZL9n_regions_30_in_c_din { O 8 vector } p_ZL9n_regions_30_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_30_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_30_in_c_full_n { I 1 bit } p_ZL9n_regions_30_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 26 \
    name p_ZL9n_regions_31_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_31_in_c \
    op interface \
    ports { p_ZL9n_regions_31_in_c_din { O 8 vector } p_ZL9n_regions_31_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_31_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_31_in_c_full_n { I 1 bit } p_ZL9n_regions_31_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 27 \
    name p_ZL9n_regions_32_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_32_in_c \
    op interface \
    ports { p_ZL9n_regions_32_in_c_din { O 8 vector } p_ZL9n_regions_32_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_32_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_32_in_c_full_n { I 1 bit } p_ZL9n_regions_32_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 28 \
    name p_ZL9n_regions_33_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_33_in_c \
    op interface \
    ports { p_ZL9n_regions_33_in_c_din { O 8 vector } p_ZL9n_regions_33_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_33_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_33_in_c_full_n { I 1 bit } p_ZL9n_regions_33_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 29 \
    name p_ZL9n_regions_34_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_34_in_c \
    op interface \
    ports { p_ZL9n_regions_34_in_c_din { O 8 vector } p_ZL9n_regions_34_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_34_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_34_in_c_full_n { I 1 bit } p_ZL9n_regions_34_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 30 \
    name p_ZL9n_regions_35_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_35_in_c \
    op interface \
    ports { p_ZL9n_regions_35_in_c_din { O 8 vector } p_ZL9n_regions_35_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_35_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_35_in_c_full_n { I 1 bit } p_ZL9n_regions_35_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 31 \
    name p_ZL9n_regions_36_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_36_in_c \
    op interface \
    ports { p_ZL9n_regions_36_in_c_din { O 8 vector } p_ZL9n_regions_36_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_36_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_36_in_c_full_n { I 1 bit } p_ZL9n_regions_36_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 32 \
    name p_ZL9n_regions_37_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_37_in_c \
    op interface \
    ports { p_ZL9n_regions_37_in_c_din { O 8 vector } p_ZL9n_regions_37_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_37_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_37_in_c_full_n { I 1 bit } p_ZL9n_regions_37_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 33 \
    name p_ZL9n_regions_38_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_38_in_c \
    op interface \
    ports { p_ZL9n_regions_38_in_c_din { O 8 vector } p_ZL9n_regions_38_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_38_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_38_in_c_full_n { I 1 bit } p_ZL9n_regions_38_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 34 \
    name p_ZL9n_regions_39_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_39_in_c \
    op interface \
    ports { p_ZL9n_regions_39_in_c_din { O 8 vector } p_ZL9n_regions_39_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_39_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_39_in_c_full_n { I 1 bit } p_ZL9n_regions_39_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 35 \
    name p_ZL9n_regions_4_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_4_in_c \
    op interface \
    ports { p_ZL9n_regions_4_in_c_din { O 8 vector } p_ZL9n_regions_4_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_4_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_4_in_c_full_n { I 1 bit } p_ZL9n_regions_4_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 36 \
    name p_ZL9n_regions_40_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_40_in_c \
    op interface \
    ports { p_ZL9n_regions_40_in_c_din { O 8 vector } p_ZL9n_regions_40_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_40_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_40_in_c_full_n { I 1 bit } p_ZL9n_regions_40_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 37 \
    name p_ZL9n_regions_41_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_41_in_c \
    op interface \
    ports { p_ZL9n_regions_41_in_c_din { O 8 vector } p_ZL9n_regions_41_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_41_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_41_in_c_full_n { I 1 bit } p_ZL9n_regions_41_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 38 \
    name p_ZL9n_regions_42_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_42_in_c \
    op interface \
    ports { p_ZL9n_regions_42_in_c_din { O 8 vector } p_ZL9n_regions_42_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_42_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_42_in_c_full_n { I 1 bit } p_ZL9n_regions_42_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39 \
    name p_ZL9n_regions_43_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_43_in_c \
    op interface \
    ports { p_ZL9n_regions_43_in_c_din { O 8 vector } p_ZL9n_regions_43_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_43_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_43_in_c_full_n { I 1 bit } p_ZL9n_regions_43_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40 \
    name p_ZL9n_regions_44_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_44_in_c \
    op interface \
    ports { p_ZL9n_regions_44_in_c_din { O 8 vector } p_ZL9n_regions_44_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_44_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_44_in_c_full_n { I 1 bit } p_ZL9n_regions_44_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 41 \
    name p_ZL9n_regions_45_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_45_in_c \
    op interface \
    ports { p_ZL9n_regions_45_in_c_din { O 8 vector } p_ZL9n_regions_45_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_45_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_45_in_c_full_n { I 1 bit } p_ZL9n_regions_45_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 42 \
    name p_ZL9n_regions_46_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_46_in_c \
    op interface \
    ports { p_ZL9n_regions_46_in_c_din { O 8 vector } p_ZL9n_regions_46_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_46_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_46_in_c_full_n { I 1 bit } p_ZL9n_regions_46_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 43 \
    name p_ZL9n_regions_47_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_47_in_c \
    op interface \
    ports { p_ZL9n_regions_47_in_c_din { O 8 vector } p_ZL9n_regions_47_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_47_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_47_in_c_full_n { I 1 bit } p_ZL9n_regions_47_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 44 \
    name p_ZL9n_regions_48_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_48_in_c \
    op interface \
    ports { p_ZL9n_regions_48_in_c_din { O 8 vector } p_ZL9n_regions_48_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_48_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_48_in_c_full_n { I 1 bit } p_ZL9n_regions_48_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 45 \
    name p_ZL9n_regions_49_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_49_in_c \
    op interface \
    ports { p_ZL9n_regions_49_in_c_din { O 8 vector } p_ZL9n_regions_49_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_49_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_49_in_c_full_n { I 1 bit } p_ZL9n_regions_49_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 46 \
    name p_ZL9n_regions_5_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_5_in_c \
    op interface \
    ports { p_ZL9n_regions_5_in_c_din { O 8 vector } p_ZL9n_regions_5_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_5_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_5_in_c_full_n { I 1 bit } p_ZL9n_regions_5_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 47 \
    name p_ZL9n_regions_50_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_50_in_c \
    op interface \
    ports { p_ZL9n_regions_50_in_c_din { O 8 vector } p_ZL9n_regions_50_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_50_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_50_in_c_full_n { I 1 bit } p_ZL9n_regions_50_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 48 \
    name p_ZL9n_regions_51_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_51_in_c \
    op interface \
    ports { p_ZL9n_regions_51_in_c_din { O 8 vector } p_ZL9n_regions_51_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_51_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_51_in_c_full_n { I 1 bit } p_ZL9n_regions_51_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 49 \
    name p_ZL9n_regions_52_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_52_in_c \
    op interface \
    ports { p_ZL9n_regions_52_in_c_din { O 8 vector } p_ZL9n_regions_52_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_52_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_52_in_c_full_n { I 1 bit } p_ZL9n_regions_52_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 50 \
    name p_ZL9n_regions_53_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_53_in_c \
    op interface \
    ports { p_ZL9n_regions_53_in_c_din { O 8 vector } p_ZL9n_regions_53_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_53_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_53_in_c_full_n { I 1 bit } p_ZL9n_regions_53_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 51 \
    name p_ZL9n_regions_54_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_54_in_c \
    op interface \
    ports { p_ZL9n_regions_54_in_c_din { O 8 vector } p_ZL9n_regions_54_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_54_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_54_in_c_full_n { I 1 bit } p_ZL9n_regions_54_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 52 \
    name p_ZL9n_regions_55_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_55_in_c \
    op interface \
    ports { p_ZL9n_regions_55_in_c_din { O 8 vector } p_ZL9n_regions_55_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_55_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_55_in_c_full_n { I 1 bit } p_ZL9n_regions_55_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 53 \
    name p_ZL9n_regions_56_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_56_in_c \
    op interface \
    ports { p_ZL9n_regions_56_in_c_din { O 8 vector } p_ZL9n_regions_56_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_56_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_56_in_c_full_n { I 1 bit } p_ZL9n_regions_56_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 54 \
    name p_ZL9n_regions_57_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_57_in_c \
    op interface \
    ports { p_ZL9n_regions_57_in_c_din { O 8 vector } p_ZL9n_regions_57_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_57_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_57_in_c_full_n { I 1 bit } p_ZL9n_regions_57_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 55 \
    name p_ZL9n_regions_58_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_58_in_c \
    op interface \
    ports { p_ZL9n_regions_58_in_c_din { O 8 vector } p_ZL9n_regions_58_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_58_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_58_in_c_full_n { I 1 bit } p_ZL9n_regions_58_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 56 \
    name p_ZL9n_regions_59_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_59_in_c \
    op interface \
    ports { p_ZL9n_regions_59_in_c_din { O 8 vector } p_ZL9n_regions_59_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_59_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_59_in_c_full_n { I 1 bit } p_ZL9n_regions_59_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 57 \
    name p_ZL9n_regions_6_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_6_in_c \
    op interface \
    ports { p_ZL9n_regions_6_in_c_din { O 8 vector } p_ZL9n_regions_6_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_6_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_6_in_c_full_n { I 1 bit } p_ZL9n_regions_6_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 58 \
    name p_ZL9n_regions_60_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_60_in_c \
    op interface \
    ports { p_ZL9n_regions_60_in_c_din { O 8 vector } p_ZL9n_regions_60_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_60_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_60_in_c_full_n { I 1 bit } p_ZL9n_regions_60_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 59 \
    name p_ZL9n_regions_61_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_61_in_c \
    op interface \
    ports { p_ZL9n_regions_61_in_c_din { O 8 vector } p_ZL9n_regions_61_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_61_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_61_in_c_full_n { I 1 bit } p_ZL9n_regions_61_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 60 \
    name p_ZL9n_regions_62_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_62_in_c \
    op interface \
    ports { p_ZL9n_regions_62_in_c_din { O 8 vector } p_ZL9n_regions_62_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_62_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_62_in_c_full_n { I 1 bit } p_ZL9n_regions_62_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 61 \
    name p_ZL9n_regions_63_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_63_in_c \
    op interface \
    ports { p_ZL9n_regions_63_in_c_din { O 8 vector } p_ZL9n_regions_63_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_63_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_63_in_c_full_n { I 1 bit } p_ZL9n_regions_63_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 62 \
    name p_ZL9n_regions_7_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_7_in_c \
    op interface \
    ports { p_ZL9n_regions_7_in_c_din { O 8 vector } p_ZL9n_regions_7_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_7_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_7_in_c_full_n { I 1 bit } p_ZL9n_regions_7_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 63 \
    name p_ZL9n_regions_8_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_8_in_c \
    op interface \
    ports { p_ZL9n_regions_8_in_c_din { O 8 vector } p_ZL9n_regions_8_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_8_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_8_in_c_full_n { I 1 bit } p_ZL9n_regions_8_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 64 \
    name p_ZL9n_regions_9_in_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_9_in_c \
    op interface \
    ports { p_ZL9n_regions_9_in_c_din { O 8 vector } p_ZL9n_regions_9_in_c_num_data_valid { I 3 vector } p_ZL9n_regions_9_in_c_fifo_cap { I 3 vector } p_ZL9n_regions_9_in_c_full_n { I 1 bit } p_ZL9n_regions_9_in_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 65 \
    name p_ZL9n_regions_9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_9 \
    op interface \
    ports { p_ZL9n_regions_9 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 66 \
    name p_ZL9n_regions_8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_8 \
    op interface \
    ports { p_ZL9n_regions_8 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 67 \
    name p_ZL9n_regions_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_7 \
    op interface \
    ports { p_ZL9n_regions_7 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 68 \
    name p_ZL9n_regions_63 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_63 \
    op interface \
    ports { p_ZL9n_regions_63 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 69 \
    name p_ZL9n_regions_62 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_62 \
    op interface \
    ports { p_ZL9n_regions_62 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 70 \
    name p_ZL9n_regions_61 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_61 \
    op interface \
    ports { p_ZL9n_regions_61 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 71 \
    name p_ZL9n_regions_60 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_60 \
    op interface \
    ports { p_ZL9n_regions_60 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 72 \
    name p_ZL9n_regions_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_6 \
    op interface \
    ports { p_ZL9n_regions_6 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 73 \
    name p_ZL9n_regions_59 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_59 \
    op interface \
    ports { p_ZL9n_regions_59 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 74 \
    name p_ZL9n_regions_58 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_58 \
    op interface \
    ports { p_ZL9n_regions_58 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 75 \
    name p_ZL9n_regions_57 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_57 \
    op interface \
    ports { p_ZL9n_regions_57 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 76 \
    name p_ZL9n_regions_56 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_56 \
    op interface \
    ports { p_ZL9n_regions_56 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 77 \
    name p_ZL9n_regions_55 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_55 \
    op interface \
    ports { p_ZL9n_regions_55 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 78 \
    name p_ZL9n_regions_54 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_54 \
    op interface \
    ports { p_ZL9n_regions_54 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 79 \
    name p_ZL9n_regions_53 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_53 \
    op interface \
    ports { p_ZL9n_regions_53 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 80 \
    name p_ZL9n_regions_52 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_52 \
    op interface \
    ports { p_ZL9n_regions_52 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 81 \
    name p_ZL9n_regions_51 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_51 \
    op interface \
    ports { p_ZL9n_regions_51 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 82 \
    name p_ZL9n_regions_50 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_50 \
    op interface \
    ports { p_ZL9n_regions_50 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 83 \
    name p_ZL9n_regions_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_5 \
    op interface \
    ports { p_ZL9n_regions_5 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 84 \
    name p_ZL9n_regions_49 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_49 \
    op interface \
    ports { p_ZL9n_regions_49 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 85 \
    name p_ZL9n_regions_48 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_48 \
    op interface \
    ports { p_ZL9n_regions_48 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 86 \
    name p_ZL9n_regions_47 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_47 \
    op interface \
    ports { p_ZL9n_regions_47 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 87 \
    name p_ZL9n_regions_46 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_46 \
    op interface \
    ports { p_ZL9n_regions_46 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 88 \
    name p_ZL9n_regions_45 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_45 \
    op interface \
    ports { p_ZL9n_regions_45 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 89 \
    name p_ZL9n_regions_44 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_44 \
    op interface \
    ports { p_ZL9n_regions_44 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 90 \
    name p_ZL9n_regions_43 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_43 \
    op interface \
    ports { p_ZL9n_regions_43 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 91 \
    name p_ZL9n_regions_42 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_42 \
    op interface \
    ports { p_ZL9n_regions_42 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 92 \
    name p_ZL9n_regions_41 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_41 \
    op interface \
    ports { p_ZL9n_regions_41 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 93 \
    name p_ZL9n_regions_40 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_40 \
    op interface \
    ports { p_ZL9n_regions_40 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 94 \
    name p_ZL9n_regions_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_4 \
    op interface \
    ports { p_ZL9n_regions_4 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 95 \
    name p_ZL9n_regions_39 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_39 \
    op interface \
    ports { p_ZL9n_regions_39 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 96 \
    name p_ZL9n_regions_38 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_38 \
    op interface \
    ports { p_ZL9n_regions_38 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 97 \
    name p_ZL9n_regions_37 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_37 \
    op interface \
    ports { p_ZL9n_regions_37 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 98 \
    name p_ZL9n_regions_36 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_36 \
    op interface \
    ports { p_ZL9n_regions_36 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 99 \
    name p_ZL9n_regions_35 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_35 \
    op interface \
    ports { p_ZL9n_regions_35 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 100 \
    name p_ZL9n_regions_34 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_34 \
    op interface \
    ports { p_ZL9n_regions_34 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 101 \
    name p_ZL9n_regions_33 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_33 \
    op interface \
    ports { p_ZL9n_regions_33 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 102 \
    name p_ZL9n_regions_32 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_32 \
    op interface \
    ports { p_ZL9n_regions_32 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 103 \
    name p_ZL9n_regions_31 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_31 \
    op interface \
    ports { p_ZL9n_regions_31 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 104 \
    name p_ZL9n_regions_30 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_30 \
    op interface \
    ports { p_ZL9n_regions_30 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 105 \
    name p_ZL9n_regions_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_3 \
    op interface \
    ports { p_ZL9n_regions_3 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 106 \
    name p_ZL9n_regions_29 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_29 \
    op interface \
    ports { p_ZL9n_regions_29 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 107 \
    name p_ZL9n_regions_28 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_28 \
    op interface \
    ports { p_ZL9n_regions_28 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 108 \
    name p_ZL9n_regions_27 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_27 \
    op interface \
    ports { p_ZL9n_regions_27 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 109 \
    name p_ZL9n_regions_26 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_26 \
    op interface \
    ports { p_ZL9n_regions_26 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 110 \
    name p_ZL9n_regions_25 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_25 \
    op interface \
    ports { p_ZL9n_regions_25 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 111 \
    name p_ZL9n_regions_24 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_24 \
    op interface \
    ports { p_ZL9n_regions_24 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 112 \
    name p_ZL9n_regions_23 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_23 \
    op interface \
    ports { p_ZL9n_regions_23 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 113 \
    name p_ZL9n_regions_22 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_22 \
    op interface \
    ports { p_ZL9n_regions_22 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 114 \
    name p_ZL9n_regions_21 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_21 \
    op interface \
    ports { p_ZL9n_regions_21 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 115 \
    name p_ZL9n_regions_20 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_20 \
    op interface \
    ports { p_ZL9n_regions_20 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 116 \
    name p_ZL9n_regions_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_2 \
    op interface \
    ports { p_ZL9n_regions_2 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 117 \
    name p_ZL9n_regions_19 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_19 \
    op interface \
    ports { p_ZL9n_regions_19 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 118 \
    name p_ZL9n_regions_18 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_18 \
    op interface \
    ports { p_ZL9n_regions_18 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 119 \
    name p_ZL9n_regions_17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_17 \
    op interface \
    ports { p_ZL9n_regions_17 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 120 \
    name p_ZL9n_regions_16 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_16 \
    op interface \
    ports { p_ZL9n_regions_16 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 121 \
    name p_ZL9n_regions_15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_15 \
    op interface \
    ports { p_ZL9n_regions_15 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 122 \
    name p_ZL9n_regions_14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_14 \
    op interface \
    ports { p_ZL9n_regions_14 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 123 \
    name p_ZL9n_regions_13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_13 \
    op interface \
    ports { p_ZL9n_regions_13 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 124 \
    name p_ZL9n_regions_12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_12 \
    op interface \
    ports { p_ZL9n_regions_12 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 125 \
    name p_ZL9n_regions_11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_11 \
    op interface \
    ports { p_ZL9n_regions_11 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 126 \
    name p_ZL9n_regions_10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_10 \
    op interface \
    ports { p_ZL9n_regions_10 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 127 \
    name p_ZL9n_regions_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_1 \
    op interface \
    ports { p_ZL9n_regions_1 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 128 \
    name p_ZL9n_regions_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ZL9n_regions_0 \
    op interface \
    ports { p_ZL9n_regions_0 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


