{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1539777326679 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1539777326694 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 17 13:55:26 2018 " "Processing started: Wed Oct 17 13:55:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1539777326694 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1539777326694 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off affichag_jdv -c affichag_jdv " "Command: quartus_map --read_settings_files=on --write_settings_files=off affichag_jdv -c affichag_jdv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1539777326694 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1539777326975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/vga_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/vga_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_generator " "Found entity 1: vga_generator" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539777327006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539777327006 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "H_res vga_generator.v(90) " "Verilog HDL Implicit Net warning at vga_generator.v(90): created implicit net for \"H_res\"" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539777327006 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "V_res vga_generator.v(91) " "Verilog HDL Implicit Net warning at vga_generator.v(91): created implicit net for \"V_res\"" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539777327006 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "len_quadri vga_generator.v(92) " "Verilog HDL Implicit Net warning at vga_generator.v(92): created implicit net for \"len_quadri\"" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 92 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539777327006 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "len_H_box vga_generator.v(93) " "Verilog HDL Implicit Net warning at vga_generator.v(93): created implicit net for \"len_H_box\"" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 93 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539777327006 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "len_V_box vga_generator.v(94) " "Verilog HDL Implicit Net warning at vga_generator.v(94): created implicit net for \"len_V_box\"" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 94 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539777327006 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_generator " "Elaborating entity \"vga_generator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1539777327037 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "len_H_box vga_generator.v(93) " "Verilog HDL or VHDL warning at vga_generator.v(93): object \"len_H_box\" assigned a value but never read" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1539777327053 "|vga_generator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "len_V_box vga_generator.v(94) " "Verilog HDL or VHDL warning at vga_generator.v(94): object \"len_V_box\" assigned a value but never read" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1539777327053 "|vga_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_generator.v(90) " "Verilog HDL assignment warning at vga_generator.v(90): truncated value with size 32 to match size of target (1)" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1539777327053 "|vga_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_generator.v(91) " "Verilog HDL assignment warning at vga_generator.v(91): truncated value with size 32 to match size of target (1)" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1539777327053 "|vga_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_generator.v(92) " "Verilog HDL assignment warning at vga_generator.v(92): truncated value with size 32 to match size of target (1)" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1539777327053 "|vga_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_generator.v(93) " "Verilog HDL assignment warning at vga_generator.v(93): truncated value with size 32 to match size of target (1)" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1539777327053 "|vga_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_generator.v(94) " "Verilog HDL assignment warning at vga_generator.v(94): truncated value with size 32 to match size of target (1)" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1539777327053 "|vga_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 vga_generator.v(216) " "Verilog HDL assignment warning at vga_generator.v(216): truncated value with size 48 to match size of target (24)" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1539777327053 "|vga_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 vga_generator.v(225) " "Verilog HDL assignment warning at vga_generator.v(225): truncated value with size 48 to match size of target (24)" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1539777327053 "|vga_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 vga_generator.v(233) " "Verilog HDL assignment warning at vga_generator.v(233): truncated value with size 48 to match size of target (24)" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1539777327053 "|vga_generator"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "vga_generator.v(210) " "Verilog HDL Case Statement information at vga_generator.v(210): all case item expressions in this case statement are onehot" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 210 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1539777327053 "|vga_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 vga_generator.v(244) " "Verilog HDL assignment warning at vga_generator.v(244): truncated value with size 48 to match size of target (24)" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1539777327053 "|vga_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 vga_generator.v(253) " "Verilog HDL assignment warning at vga_generator.v(253): truncated value with size 48 to match size of target (24)" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1539777327053 "|vga_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 vga_generator.v(261) " "Verilog HDL assignment warning at vga_generator.v(261): truncated value with size 48 to match size of target (24)" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1539777327053 "|vga_generator"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "vga_generator.v(240) " "Verilog HDL Case Statement information at vga_generator.v(240): all case item expressions in this case statement are onehot" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 240 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1539777327053 "|vga_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga_generator.v(277) " "Verilog HDL assignment warning at vga_generator.v(277): truncated value with size 32 to match size of target (5)" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1539777327053 "|vga_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_generator.v(279) " "Verilog HDL assignment warning at vga_generator.v(279): truncated value with size 32 to match size of target (1)" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1539777327053 "|vga_generator"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1539777327911 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1539777328160 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539777328160 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "375 " "Implemented 375 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "134 " "Implemented 134 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1539777328207 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1539777328207 ""} { "Info" "ICUT_CUT_TM_LCELLS" "214 " "Implemented 214 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1539777328207 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1539777328207 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "510 " "Peak virtual memory: 510 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1539777328222 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 17 13:55:28 2018 " "Processing ended: Wed Oct 17 13:55:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1539777328222 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1539777328222 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1539777328222 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1539777328222 ""}
