Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/My Documents/College Assignments/Semester 4/Digital System/Project/MAINRX/RX_TB_isim_beh.exe -prj D:/My Documents/College Assignments/Semester 4/Digital System/Project/MAINRX/RX_TB_beh.prj work.RX_TB 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/My Documents/College Assignments/Semester 4/Digital System/Project/MAINRX/../uart_reciever/uart_rx.vhd" into library work
Parsing VHDL file "D:/My Documents/College Assignments/Semester 4/Digital System/Project/MAINRX/RX_TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavior of entity UART [\UART(416)\]
Compiling architecture behavior of entity rx_tb
Time Resolution for simulation is 1ps.
Compiled 6 VHDL Units
Built simulation executable D:/My Documents/College Assignments/Semester 4/Digital System/Project/MAINRX/RX_TB_isim_beh.exe
Fuse Memory Usage: 35544 KB
Fuse CPU Usage: 515 ms
