TimeQuest Timing Analyzer report for g08_lab3
Fri Nov 10 17:53:22 2017
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'CLK'
 13. Slow Model Hold: 'CLK'
 14. Slow Model Recovery: 'CLK'
 15. Slow Model Removal: 'CLK'
 16. Slow Model Minimum Pulse Width: 'CLK'
 17. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Propagation Delay
 23. Minimum Propagation Delay
 24. Fast Model Setup Summary
 25. Fast Model Hold Summary
 26. Fast Model Recovery Summary
 27. Fast Model Removal Summary
 28. Fast Model Minimum Pulse Width Summary
 29. Fast Model Setup: 'CLK'
 30. Fast Model Hold: 'CLK'
 31. Fast Model Recovery: 'CLK'
 32. Fast Model Removal: 'CLK'
 33. Fast Model Minimum Pulse Width: 'CLK'
 34. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Propagation Delay
 40. Minimum Propagation Delay
 41. Multicorner Timing Analysis Summary
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Progagation Delay
 47. Minimum Progagation Delay
 48. Setup Transfers
 49. Hold Transfers
 50. Recovery Transfers
 51. Removal Transfers
 52. Report TCCS
 53. Report RSKM
 54. Unconstrained Paths
 55. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; g08_lab3                                           ;
; Device Family      ; Cyclone II                                         ;
; Device Name        ; EP2C20F484C7                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; g08_lab3.sdc  ; OK     ; Fri Nov 10 17:53:19 2017 ;
+---------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                     ;
+---------------------+------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz   ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; CLK                 ; Base ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }                 ;
+---------------------+------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 128.7 MHz ; 128.7 MHz       ; CLK        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLK   ; -6.770 ; -2740.294     ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 0.445 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Slow Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLK   ; -6.006 ; -1873.872     ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 3.952 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------------+
; Slow Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLK                 ; -2.064 ; -985.393      ;
; altera_reserved_tck ; 97.531 ; 0.000         ;
+---------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK'                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.770 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst9|dffs[4]  ; CLK          ; CLK         ; 1.000        ; 0.003      ; 7.811      ;
; -6.770 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst9|dffs[3]  ; CLK          ; CLK         ; 1.000        ; 0.003      ; 7.811      ;
; -6.770 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst9|dffs[5]  ; CLK          ; CLK         ; 1.000        ; 0.003      ; 7.811      ;
; -6.770 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst9|dffs[2]  ; CLK          ; CLK         ; 1.000        ; 0.003      ; 7.811      ;
; -6.770 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst9|dffs[0]  ; CLK          ; CLK         ; 1.000        ; 0.003      ; 7.811      ;
; -6.770 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst9|dffs[1]  ; CLK          ; CLK         ; 1.000        ; 0.003      ; 7.811      ;
; -6.761 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst26|dffs[4] ; CLK          ; CLK         ; 1.000        ; 0.005      ; 7.804      ;
; -6.761 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst26|dffs[3] ; CLK          ; CLK         ; 1.000        ; 0.005      ; 7.804      ;
; -6.761 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst26|dffs[5] ; CLK          ; CLK         ; 1.000        ; 0.005      ; 7.804      ;
; -6.761 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst26|dffs[2] ; CLK          ; CLK         ; 1.000        ; 0.005      ; 7.804      ;
; -6.761 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst26|dffs[0] ; CLK          ; CLK         ; 1.000        ; 0.005      ; 7.804      ;
; -6.761 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst26|dffs[1] ; CLK          ; CLK         ; 1.000        ; 0.005      ; 7.804      ;
; -6.759 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst9|dffs[4]  ; CLK          ; CLK         ; 1.000        ; 0.003      ; 7.800      ;
; -6.759 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst9|dffs[3]  ; CLK          ; CLK         ; 1.000        ; 0.003      ; 7.800      ;
; -6.759 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst9|dffs[5]  ; CLK          ; CLK         ; 1.000        ; 0.003      ; 7.800      ;
; -6.759 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst9|dffs[2]  ; CLK          ; CLK         ; 1.000        ; 0.003      ; 7.800      ;
; -6.759 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst9|dffs[0]  ; CLK          ; CLK         ; 1.000        ; 0.003      ; 7.800      ;
; -6.759 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst9|dffs[1]  ; CLK          ; CLK         ; 1.000        ; 0.003      ; 7.800      ;
; -6.751 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst53|dffs[4] ; CLK          ; CLK         ; 1.000        ; 0.004      ; 7.793      ;
; -6.751 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst53|dffs[3] ; CLK          ; CLK         ; 1.000        ; 0.004      ; 7.793      ;
; -6.751 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst53|dffs[5] ; CLK          ; CLK         ; 1.000        ; 0.004      ; 7.793      ;
; -6.751 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst53|dffs[2] ; CLK          ; CLK         ; 1.000        ; 0.004      ; 7.793      ;
; -6.751 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst53|dffs[0] ; CLK          ; CLK         ; 1.000        ; 0.004      ; 7.793      ;
; -6.751 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst53|dffs[1] ; CLK          ; CLK         ; 1.000        ; 0.004      ; 7.793      ;
; -6.750 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst26|dffs[4] ; CLK          ; CLK         ; 1.000        ; 0.005      ; 7.793      ;
; -6.750 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst26|dffs[3] ; CLK          ; CLK         ; 1.000        ; 0.005      ; 7.793      ;
; -6.750 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst26|dffs[5] ; CLK          ; CLK         ; 1.000        ; 0.005      ; 7.793      ;
; -6.750 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst26|dffs[2] ; CLK          ; CLK         ; 1.000        ; 0.005      ; 7.793      ;
; -6.750 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst26|dffs[0] ; CLK          ; CLK         ; 1.000        ; 0.005      ; 7.793      ;
; -6.750 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst26|dffs[1] ; CLK          ; CLK         ; 1.000        ; 0.005      ; 7.793      ;
; -6.742 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst11|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 7.777      ;
; -6.742 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst13|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 7.777      ;
; -6.742 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst11|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 7.777      ;
; -6.742 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst13|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 7.777      ;
; -6.742 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst11|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 7.777      ;
; -6.742 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst13|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 7.777      ;
; -6.742 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst11|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 7.777      ;
; -6.742 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst13|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 7.777      ;
; -6.742 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst11|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 7.777      ;
; -6.742 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst13|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 7.777      ;
; -6.742 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst11|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 7.777      ;
; -6.742 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst13|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 7.777      ;
; -6.740 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst|dffs[4]   ; CLK          ; CLK         ; 1.000        ; 0.001      ; 7.779      ;
; -6.740 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst|dffs[3]   ; CLK          ; CLK         ; 1.000        ; 0.001      ; 7.779      ;
; -6.740 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst|dffs[5]   ; CLK          ; CLK         ; 1.000        ; 0.001      ; 7.779      ;
; -6.740 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst|dffs[2]   ; CLK          ; CLK         ; 1.000        ; 0.001      ; 7.779      ;
; -6.740 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst|dffs[0]   ; CLK          ; CLK         ; 1.000        ; 0.001      ; 7.779      ;
; -6.740 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst|dffs[1]   ; CLK          ; CLK         ; 1.000        ; 0.001      ; 7.779      ;
; -6.740 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[4] ; g08_stack52:inst2|lpm_ff:inst9|dffs[4]  ; CLK          ; CLK         ; 1.000        ; 0.003      ; 7.781      ;
; -6.740 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[4] ; g08_stack52:inst2|lpm_ff:inst9|dffs[3]  ; CLK          ; CLK         ; 1.000        ; 0.003      ; 7.781      ;
; -6.740 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[4] ; g08_stack52:inst2|lpm_ff:inst9|dffs[5]  ; CLK          ; CLK         ; 1.000        ; 0.003      ; 7.781      ;
; -6.740 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[4] ; g08_stack52:inst2|lpm_ff:inst9|dffs[2]  ; CLK          ; CLK         ; 1.000        ; 0.003      ; 7.781      ;
; -6.740 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[4] ; g08_stack52:inst2|lpm_ff:inst9|dffs[0]  ; CLK          ; CLK         ; 1.000        ; 0.003      ; 7.781      ;
; -6.740 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[4] ; g08_stack52:inst2|lpm_ff:inst9|dffs[1]  ; CLK          ; CLK         ; 1.000        ; 0.003      ; 7.781      ;
; -6.740 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst53|dffs[4] ; CLK          ; CLK         ; 1.000        ; 0.004      ; 7.782      ;
; -6.740 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst53|dffs[3] ; CLK          ; CLK         ; 1.000        ; 0.004      ; 7.782      ;
; -6.740 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst53|dffs[5] ; CLK          ; CLK         ; 1.000        ; 0.004      ; 7.782      ;
; -6.740 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst53|dffs[2] ; CLK          ; CLK         ; 1.000        ; 0.004      ; 7.782      ;
; -6.740 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst53|dffs[0] ; CLK          ; CLK         ; 1.000        ; 0.004      ; 7.782      ;
; -6.740 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst53|dffs[1] ; CLK          ; CLK         ; 1.000        ; 0.004      ; 7.782      ;
; -6.732 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst66|dffs[4] ; CLK          ; CLK         ; 1.000        ; 0.007      ; 7.777      ;
; -6.732 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst66|dffs[3] ; CLK          ; CLK         ; 1.000        ; 0.007      ; 7.777      ;
; -6.732 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst66|dffs[5] ; CLK          ; CLK         ; 1.000        ; 0.007      ; 7.777      ;
; -6.732 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst66|dffs[2] ; CLK          ; CLK         ; 1.000        ; 0.007      ; 7.777      ;
; -6.732 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst66|dffs[0] ; CLK          ; CLK         ; 1.000        ; 0.007      ; 7.777      ;
; -6.732 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst66|dffs[1] ; CLK          ; CLK         ; 1.000        ; 0.007      ; 7.777      ;
; -6.731 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[4] ; g08_stack52:inst2|lpm_ff:inst26|dffs[4] ; CLK          ; CLK         ; 1.000        ; 0.005      ; 7.774      ;
; -6.731 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[4] ; g08_stack52:inst2|lpm_ff:inst26|dffs[3] ; CLK          ; CLK         ; 1.000        ; 0.005      ; 7.774      ;
; -6.731 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[4] ; g08_stack52:inst2|lpm_ff:inst26|dffs[5] ; CLK          ; CLK         ; 1.000        ; 0.005      ; 7.774      ;
; -6.731 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[4] ; g08_stack52:inst2|lpm_ff:inst26|dffs[2] ; CLK          ; CLK         ; 1.000        ; 0.005      ; 7.774      ;
; -6.731 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[4] ; g08_stack52:inst2|lpm_ff:inst26|dffs[0] ; CLK          ; CLK         ; 1.000        ; 0.005      ; 7.774      ;
; -6.731 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[4] ; g08_stack52:inst2|lpm_ff:inst26|dffs[1] ; CLK          ; CLK         ; 1.000        ; 0.005      ; 7.774      ;
; -6.731 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst11|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 7.766      ;
; -6.731 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst13|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 7.766      ;
; -6.731 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst11|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 7.766      ;
; -6.731 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst13|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 7.766      ;
; -6.731 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst11|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 7.766      ;
; -6.731 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst13|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 7.766      ;
; -6.731 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst11|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 7.766      ;
; -6.731 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst13|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 7.766      ;
; -6.731 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst11|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 7.766      ;
; -6.731 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst13|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 7.766      ;
; -6.731 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst11|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 7.766      ;
; -6.731 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst13|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 7.766      ;
; -6.729 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst|dffs[4]   ; CLK          ; CLK         ; 1.000        ; 0.001      ; 7.768      ;
; -6.729 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst|dffs[3]   ; CLK          ; CLK         ; 1.000        ; 0.001      ; 7.768      ;
; -6.729 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst|dffs[5]   ; CLK          ; CLK         ; 1.000        ; 0.001      ; 7.768      ;
; -6.729 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst|dffs[2]   ; CLK          ; CLK         ; 1.000        ; 0.001      ; 7.768      ;
; -6.729 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst|dffs[0]   ; CLK          ; CLK         ; 1.000        ; 0.001      ; 7.768      ;
; -6.729 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[2] ; g08_stack52:inst2|lpm_ff:inst|dffs[1]   ; CLK          ; CLK         ; 1.000        ; 0.001      ; 7.768      ;
; -6.728 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst65|dffs[4] ; CLK          ; CLK         ; 1.000        ; 0.006      ; 7.772      ;
; -6.728 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst65|dffs[3] ; CLK          ; CLK         ; 1.000        ; 0.006      ; 7.772      ;
; -6.728 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst65|dffs[5] ; CLK          ; CLK         ; 1.000        ; 0.006      ; 7.772      ;
; -6.728 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst65|dffs[2] ; CLK          ; CLK         ; 1.000        ; 0.006      ; 7.772      ;
; -6.728 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst65|dffs[0] ; CLK          ; CLK         ; 1.000        ; 0.006      ; 7.772      ;
; -6.728 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst65|dffs[1] ; CLK          ; CLK         ; 1.000        ; 0.006      ; 7.772      ;
; -6.721 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[4] ; g08_stack52:inst2|lpm_ff:inst53|dffs[4] ; CLK          ; CLK         ; 1.000        ; 0.004      ; 7.763      ;
; -6.721 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[4] ; g08_stack52:inst2|lpm_ff:inst53|dffs[3] ; CLK          ; CLK         ; 1.000        ; 0.004      ; 7.763      ;
; -6.721 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[4] ; g08_stack52:inst2|lpm_ff:inst53|dffs[5] ; CLK          ; CLK         ; 1.000        ; 0.004      ; 7.763      ;
; -6.721 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[4] ; g08_stack52:inst2|lpm_ff:inst53|dffs[2] ; CLK          ; CLK         ; 1.000        ; 0.004      ; 7.763      ;
+--------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_fh31:auto_generated|sld_reserved_g08_lab3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_fh31:auto_generated|sld_reserved_g08_lab3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_fh31:auto_generated|sld_reserved_g08_lab3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_fh31:auto_generated|sld_reserved_g08_lab3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_fh31:auto_generated|sld_reserved_g08_lab3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_fh31:auto_generated|sld_reserved_g08_lab3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.611 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][22]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.897      ;
; 0.611 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.897      ;
; 0.611 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.897      ;
; 0.611 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.897      ;
; 0.612 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.898      ;
; 0.613 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.899      ;
; 0.613 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.899      ;
; 0.613 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.899      ;
; 0.614 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.900      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][15]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.901      ;
; 0.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][22]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.902      ;
; 0.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.902      ;
; 0.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.902      ;
; 0.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.902      ;
; 0.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.902      ;
; 0.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.902      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.903      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.904      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.905      ;
; 0.620 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][18]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.906      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.907      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.908      ;
; 0.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][21]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.909      ;
; 0.624 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.910      ;
; 0.625 ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[5]                                                                                                                                                                                                                               ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[5]                                                                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.911      ;
; 0.629 ; g08_stack52:inst2|lpm_ff:inst69|dffs[0]                                                                                                                                                                                                                                                                                                  ; g08_stack52:inst2|lpm_ff:inst66|dffs[0]                                                                                                                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.915      ;
; 0.630 ; g08_stack52:inst2|lpm_ff:inst66|dffs[2]                                                                                                                                                                                                                                                                                                  ; g08_stack52:inst2|lpm_ff:inst69|dffs[2]                                                                                                                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.916      ;
; 0.631 ; g08_stack52:inst2|lpm_ff:inst66|dffs[5]                                                                                                                                                                                                                                                                                                  ; g08_stack52:inst2|lpm_ff:inst69|dffs[5]                                                                                                                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.917      ;
; 0.631 ; g08_stack52:inst2|lpm_ff:inst38|dffs[2]                                                                                                                                                                                                                                                                                                  ; g08_stack52:inst2|lpm_ff:inst41|dffs[2]                                                                                                                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.917      ;
; 0.633 ; g08_stack52:inst2|lpm_ff:inst66|dffs[0]                                                                                                                                                                                                                                                                                                  ; g08_stack52:inst2|lpm_ff:inst69|dffs[0]                                                                                                                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.919      ;
; 0.635 ; g08_stack52:inst2|lpm_ff:inst66|dffs[4]                                                                                                                                                                                                                                                                                                  ; g08_stack52:inst2|lpm_ff:inst69|dffs[4]                                                                                                                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.921      ;
; 0.635 ; g08_stack52:inst2|lpm_ff:inst69|dffs[3]                                                                                                                                                                                                                                                                                                  ; g08_stack52:inst2|lpm_ff:inst66|dffs[3]                                                                                                                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.921      ;
; 0.654 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.940      ;
; 0.685 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.971      ;
; 0.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.972      ;
; 0.759 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.045      ;
; 0.760 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.046      ;
; 0.760 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][15]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.046      ;
; 0.760 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.046      ;
; 0.760 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.046      ;
; 0.762 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.048      ;
; 0.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.048      ;
; 0.763 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.049      ;
; 0.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][21]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.051      ;
; 0.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.051      ;
; 0.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.051      ;
; 0.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.052      ;
; 0.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.052      ;
; 0.778 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.064      ;
; 0.779 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.065      ;
; 0.790 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.076      ;
; 0.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.076      ;
; 0.814 ; g08_stack52:inst2|lpm_ff:inst87|dffs[3]                                                                                                                                                                                                                                                                                                  ; g08_stack52:inst2|lpm_ff:inst89|dffs[3]                                                                                                                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.101      ;
; 0.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; -0.001     ; 1.126      ;
; 0.842 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][22]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; -0.001     ; 1.127      ;
; 0.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.128      ;
; 0.869 ; g08_stack52:inst2|lpm_ff:inst69|dffs[2]                                                                                                                                                                                                                                                                                                  ; g08_stack52:inst2|lpm_ff:inst66|dffs[2]                                                                                                                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.155      ;
; 0.870 ; g08_stack52:inst2|lpm_ff:inst6|dffs[2]                                                                                                                                                                                                                                                                                                   ; g08_stack52:inst2|lpm_ff:inst9|dffs[2]                                                                                                                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.157      ;
; 0.872 ; g08_stack52:inst2|lpm_ff:inst6|dffs[1]                                                                                                                                                                                                                                                                                                   ; g08_stack52:inst2|lpm_ff:inst9|dffs[1]                                                                                                                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.159      ;
; 0.878 ; g08_stack52:inst2|lpm_ff:inst90|dffs[2]                                                                                                                                                                                                                                                                                                  ; g08_stack52:inst2|lpm_ff:inst89|dffs[2]                                                                                                                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.165      ;
; 0.884 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.170      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'CLK'                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[2] ; CLK          ; CLK         ; 1.000        ; -0.004     ; 7.040      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[3] ; CLK          ; CLK         ; 1.000        ; -0.004     ; 7.040      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[4] ; CLK          ; CLK         ; 1.000        ; -0.004     ; 7.040      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[0] ; CLK          ; CLK         ; 1.000        ; -0.004     ; 7.040      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; CLK          ; CLK         ; 1.000        ; -0.004     ; 7.040      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[5] ; CLK          ; CLK         ; 1.000        ; -0.004     ; 7.040      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst|dffs[4]                                                                      ; CLK          ; CLK         ; 1.000        ; -0.002     ; 7.042      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst3|dffs[4]                                                                     ; CLK          ; CLK         ; 1.000        ; -0.002     ; 7.042      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst5|dffs[4]                                                                     ; CLK          ; CLK         ; 1.000        ; -0.001     ; 7.043      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst6|dffs[4]                                                                     ; CLK          ; CLK         ; 1.000        ; -0.001     ; 7.043      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst9|dffs[4]                                                                     ; CLK          ; CLK         ; 1.000        ; 0.000      ; 7.044      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst11|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.006     ; 7.038      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst13|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.006     ; 7.038      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst14|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.006     ; 7.038      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst17|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.006     ; 7.038      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst18|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 7.042      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst21|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.004      ; 7.048      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst23|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 7.042      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst25|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.003     ; 7.041      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst26|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.002      ; 7.046      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst29|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.003     ; 7.041      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst30|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.002      ; 7.046      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst33|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.001     ; 7.043      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst35|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.000      ; 7.044      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst37|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.000      ; 7.044      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst38|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.002      ; 7.046      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst41|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.002      ; 7.046      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst42|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.004      ; 7.048      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst45|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.004      ; 7.048      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst47|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.002      ; 7.046      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst50|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.002      ; 7.046      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst49|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.003      ; 7.047      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst53|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.001      ; 7.045      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst54|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.001     ; 7.043      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst57|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.004     ; 7.040      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst59|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 7.042      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst61|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 7.042      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst62|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.001     ; 7.043      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst65|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.003      ; 7.047      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst66|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.004      ; 7.048      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst69|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.004      ; 7.048      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst71|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.006     ; 7.038      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst75|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.001      ; 7.045      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst76|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.001      ; 7.045      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst79|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.001      ; 7.045      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst80|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.006     ; 7.038      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst83|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.001      ; 7.045      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst85|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.006     ; 7.038      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst87|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.000      ; 7.044      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst89|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.001      ; 7.045      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst90|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.000      ; 7.044      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst93|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.001      ; 7.045      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst94|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.009     ; 7.035      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst97|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.009     ; 7.035      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst99|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.009     ; 7.035      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst103|dffs[4]                                                                   ; CLK          ; CLK         ; 1.000        ; 0.002      ; 7.046      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst101|dffs[4]                                                                   ; CLK          ; CLK         ; 1.000        ; -0.009     ; 7.035      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst103|dffs[3]                                                                   ; CLK          ; CLK         ; 1.000        ; 0.002      ; 7.046      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst101|dffs[3]                                                                   ; CLK          ; CLK         ; 1.000        ; -0.009     ; 7.035      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst99|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.009     ; 7.035      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst97|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.009     ; 7.035      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst94|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.009     ; 7.035      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst93|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.001      ; 7.045      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst90|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.000      ; 7.044      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst89|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.001      ; 7.045      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst87|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.000      ; 7.044      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst85|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.006     ; 7.038      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst83|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.001      ; 7.045      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst80|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.006     ; 7.038      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst79|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.001      ; 7.045      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst76|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.001      ; 7.045      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst75|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.001      ; 7.045      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst71|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.006     ; 7.038      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst69|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.004      ; 7.048      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst66|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.004      ; 7.048      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst65|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.003      ; 7.047      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst62|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.001     ; 7.043      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst61|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 7.042      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst59|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 7.042      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst57|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.004     ; 7.040      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst54|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.001     ; 7.043      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst53|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.001      ; 7.045      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst49|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.003      ; 7.047      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst50|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.002      ; 7.046      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst47|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.002      ; 7.046      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst45|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.004      ; 7.048      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst42|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.004      ; 7.048      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst41|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.002      ; 7.046      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst38|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.002      ; 7.046      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst37|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.000      ; 7.044      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst35|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.000      ; 7.044      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst33|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.001     ; 7.043      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst30|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.002      ; 7.046      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst29|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.003     ; 7.041      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst26|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.002      ; 7.046      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst25|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.003     ; 7.041      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst23|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 7.042      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst21|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.004      ; 7.048      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst18|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 7.042      ;
; -6.006 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst17|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.006     ; 7.038      ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'CLK'                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                        ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[2] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 4.238      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[3] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 4.238      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[4] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 4.238      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[0] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 4.238      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 4.238      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[5] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 4.238      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst|dffs[4]                                                                      ; CLK          ; CLK         ; 0.000        ; 0.002      ; 4.240      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst3|dffs[4]                                                                     ; CLK          ; CLK         ; 0.000        ; 0.002      ; 4.240      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst5|dffs[4]                                                                     ; CLK          ; CLK         ; 0.000        ; 0.003      ; 4.241      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst6|dffs[4]                                                                     ; CLK          ; CLK         ; 0.000        ; 0.003      ; 4.241      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst9|dffs[4]                                                                     ; CLK          ; CLK         ; 0.000        ; 0.004      ; 4.242      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst11|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.002     ; 4.236      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst13|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.002     ; 4.236      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst14|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.002     ; 4.236      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst17|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.002     ; 4.236      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst18|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.002      ; 4.240      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst21|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.008      ; 4.246      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst23|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.002      ; 4.240      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst25|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.001      ; 4.239      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst26|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.006      ; 4.244      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst29|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.001      ; 4.239      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst30|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.006      ; 4.244      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst33|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.003      ; 4.241      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst35|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.004      ; 4.242      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst37|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.004      ; 4.242      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst38|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.006      ; 4.244      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst41|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.006      ; 4.244      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst42|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.008      ; 4.246      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst45|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.008      ; 4.246      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst47|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.006      ; 4.244      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst50|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.006      ; 4.244      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst49|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.007      ; 4.245      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst53|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.005      ; 4.243      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst54|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.003      ; 4.241      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst57|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 4.238      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst59|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.002      ; 4.240      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst61|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.002      ; 4.240      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst62|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.003      ; 4.241      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst65|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.007      ; 4.245      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst66|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.008      ; 4.246      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst69|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.008      ; 4.246      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst71|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.002     ; 4.236      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst75|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.005      ; 4.243      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst76|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.005      ; 4.243      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst79|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.005      ; 4.243      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst80|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.002     ; 4.236      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst83|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.005      ; 4.243      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst85|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.002     ; 4.236      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst87|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.004      ; 4.242      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst89|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.005      ; 4.243      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst90|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.004      ; 4.242      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst93|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.005      ; 4.243      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst94|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.005     ; 4.233      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst97|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.005     ; 4.233      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst99|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.005     ; 4.233      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst103|dffs[4]                                                                   ; CLK          ; CLK         ; 0.000        ; 0.006      ; 4.244      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst101|dffs[4]                                                                   ; CLK          ; CLK         ; 0.000        ; -0.005     ; 4.233      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst103|dffs[3]                                                                   ; CLK          ; CLK         ; 0.000        ; 0.006      ; 4.244      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst101|dffs[3]                                                                   ; CLK          ; CLK         ; 0.000        ; -0.005     ; 4.233      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst99|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.005     ; 4.233      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst97|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.005     ; 4.233      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst94|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.005     ; 4.233      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst93|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.005      ; 4.243      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst90|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.004      ; 4.242      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst89|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.005      ; 4.243      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst87|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.004      ; 4.242      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst85|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.002     ; 4.236      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst83|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.005      ; 4.243      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst80|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.002     ; 4.236      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst79|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.005      ; 4.243      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst76|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.005      ; 4.243      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst75|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.005      ; 4.243      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst71|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.002     ; 4.236      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst69|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.008      ; 4.246      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst66|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.008      ; 4.246      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst65|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.007      ; 4.245      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst62|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.003      ; 4.241      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst61|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.002      ; 4.240      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst59|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.002      ; 4.240      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst57|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 4.238      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst54|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.003      ; 4.241      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst53|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.005      ; 4.243      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst49|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.007      ; 4.245      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst50|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.006      ; 4.244      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst47|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.006      ; 4.244      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst45|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.008      ; 4.246      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst42|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.008      ; 4.246      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst41|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.006      ; 4.244      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst38|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.006      ; 4.244      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst37|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.004      ; 4.242      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst35|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.004      ; 4.242      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst33|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.003      ; 4.241      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst30|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.006      ; 4.244      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst29|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.001      ; 4.239      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst26|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.006      ; 4.244      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst25|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.001      ; 4.239      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst23|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.002      ; 4.240      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst21|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.008      ; 4.246      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst18|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.002      ; 4.240      ;
; 3.952 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst17|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.002     ; 4.236      ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a5~porta_memory_reg0  ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.531 ; 100.000      ; 2.469          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ADDR[*]   ; CLK        ; 7.290 ; 7.290 ; Rise       ; CLK             ;
;  ADDR[0]  ; CLK        ; 6.116 ; 6.116 ; Rise       ; CLK             ;
;  ADDR[1]  ; CLK        ; 7.290 ; 7.290 ; Rise       ; CLK             ;
;  ADDR[2]  ; CLK        ; 5.329 ; 5.329 ; Rise       ; CLK             ;
;  ADDR[3]  ; CLK        ; 6.372 ; 6.372 ; Rise       ; CLK             ;
;  ADDR[4]  ; CLK        ; 4.867 ; 4.867 ; Rise       ; CLK             ;
;  ADDR[5]  ; CLK        ; 5.368 ; 5.368 ; Rise       ; CLK             ;
; BUTTON    ; CLK        ; 8.806 ; 8.806 ; Rise       ; CLK             ;
; MODE[*]   ; CLK        ; 4.084 ; 4.084 ; Rise       ; CLK             ;
;  MODE[0]  ; CLK        ; 4.084 ; 4.084 ; Rise       ; CLK             ;
;  MODE[1]  ; CLK        ; 2.566 ; 2.566 ; Rise       ; CLK             ;
; RESET     ; CLK        ; 8.232 ; 8.232 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; ADDR[*]   ; CLK        ; 0.698  ; 0.698  ; Rise       ; CLK             ;
;  ADDR[0]  ; CLK        ; 0.698  ; 0.698  ; Rise       ; CLK             ;
;  ADDR[1]  ; CLK        ; -0.326 ; -0.326 ; Rise       ; CLK             ;
;  ADDR[2]  ; CLK        ; 0.122  ; 0.122  ; Rise       ; CLK             ;
;  ADDR[3]  ; CLK        ; -0.344 ; -0.344 ; Rise       ; CLK             ;
;  ADDR[4]  ; CLK        ; 0.092  ; 0.092  ; Rise       ; CLK             ;
;  ADDR[5]  ; CLK        ; 0.206  ; 0.206  ; Rise       ; CLK             ;
; BUTTON    ; CLK        ; -8.133 ; -8.133 ; Rise       ; CLK             ;
; MODE[*]   ; CLK        ; 0.209  ; 0.209  ; Rise       ; CLK             ;
;  MODE[0]  ; CLK        ; 0.087  ; 0.087  ; Rise       ; CLK             ;
;  MODE[1]  ; CLK        ; 0.209  ; 0.209  ; Rise       ; CLK             ;
; RESET     ; CLK        ; -7.423 ; -7.423 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; EMPTY     ; CLK        ; 9.743  ; 9.743  ; Rise       ; CLK             ;
; FULL      ; CLK        ; 10.082 ; 10.082 ; Rise       ; CLK             ;
; NUMS[*]   ; CLK        ; 9.402  ; 9.402  ; Rise       ; CLK             ;
;  NUMS[0]  ; CLK        ; 9.074  ; 9.074  ; Rise       ; CLK             ;
;  NUMS[1]  ; CLK        ; 8.634  ; 8.634  ; Rise       ; CLK             ;
;  NUMS[2]  ; CLK        ; 8.529  ; 8.529  ; Rise       ; CLK             ;
;  NUMS[3]  ; CLK        ; 8.911  ; 8.911  ; Rise       ; CLK             ;
;  NUMS[4]  ; CLK        ; 9.369  ; 9.369  ; Rise       ; CLK             ;
;  NUMS[5]  ; CLK        ; 9.402  ; 9.402  ; Rise       ; CLK             ;
; SEG_1[*]  ; CLK        ; 19.088 ; 19.088 ; Rise       ; CLK             ;
;  SEG_1[0] ; CLK        ; 19.071 ; 19.071 ; Rise       ; CLK             ;
;  SEG_1[1] ; CLK        ; 18.671 ; 18.671 ; Rise       ; CLK             ;
;  SEG_1[2] ; CLK        ; 18.706 ; 18.706 ; Rise       ; CLK             ;
;  SEG_1[3] ; CLK        ; 18.710 ; 18.710 ; Rise       ; CLK             ;
;  SEG_1[4] ; CLK        ; 18.725 ; 18.725 ; Rise       ; CLK             ;
;  SEG_1[5] ; CLK        ; 19.088 ; 19.088 ; Rise       ; CLK             ;
;  SEG_1[6] ; CLK        ; 18.956 ; 18.956 ; Rise       ; CLK             ;
; SEG_2[*]  ; CLK        ; 22.838 ; 22.838 ; Rise       ; CLK             ;
;  SEG_2[0] ; CLK        ; 21.569 ; 21.569 ; Rise       ; CLK             ;
;  SEG_2[1] ; CLK        ; 21.529 ; 21.529 ; Rise       ; CLK             ;
;  SEG_2[2] ; CLK        ; 21.596 ; 21.596 ; Rise       ; CLK             ;
;  SEG_2[3] ; CLK        ; 22.838 ; 22.838 ; Rise       ; CLK             ;
;  SEG_2[4] ; CLK        ; 21.930 ; 21.930 ; Rise       ; CLK             ;
;  SEG_2[5] ; CLK        ; 21.777 ; 21.777 ; Rise       ; CLK             ;
;  SEG_2[6] ; CLK        ; 21.929 ; 21.929 ; Rise       ; CLK             ;
; VALUE[*]  ; CLK        ; 14.508 ; 14.508 ; Rise       ; CLK             ;
;  VALUE[0] ; CLK        ; 13.625 ; 13.625 ; Rise       ; CLK             ;
;  VALUE[1] ; CLK        ; 13.196 ; 13.196 ; Rise       ; CLK             ;
;  VALUE[2] ; CLK        ; 13.934 ; 13.934 ; Rise       ; CLK             ;
;  VALUE[3] ; CLK        ; 13.416 ; 13.416 ; Rise       ; CLK             ;
;  VALUE[4] ; CLK        ; 14.149 ; 14.149 ; Rise       ; CLK             ;
;  VALUE[5] ; CLK        ; 14.508 ; 14.508 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; EMPTY     ; CLK        ; 9.125  ; 9.125  ; Rise       ; CLK             ;
; FULL      ; CLK        ; 9.506  ; 9.506  ; Rise       ; CLK             ;
; NUMS[*]   ; CLK        ; 8.529  ; 8.529  ; Rise       ; CLK             ;
;  NUMS[0]  ; CLK        ; 9.074  ; 9.074  ; Rise       ; CLK             ;
;  NUMS[1]  ; CLK        ; 8.634  ; 8.634  ; Rise       ; CLK             ;
;  NUMS[2]  ; CLK        ; 8.529  ; 8.529  ; Rise       ; CLK             ;
;  NUMS[3]  ; CLK        ; 8.911  ; 8.911  ; Rise       ; CLK             ;
;  NUMS[4]  ; CLK        ; 9.369  ; 9.369  ; Rise       ; CLK             ;
;  NUMS[5]  ; CLK        ; 9.402  ; 9.402  ; Rise       ; CLK             ;
; SEG_1[*]  ; CLK        ; 12.374 ; 12.374 ; Rise       ; CLK             ;
;  SEG_1[0] ; CLK        ; 12.748 ; 12.748 ; Rise       ; CLK             ;
;  SEG_1[1] ; CLK        ; 12.374 ; 12.374 ; Rise       ; CLK             ;
;  SEG_1[2] ; CLK        ; 12.379 ; 12.379 ; Rise       ; CLK             ;
;  SEG_1[3] ; CLK        ; 12.388 ; 12.388 ; Rise       ; CLK             ;
;  SEG_1[4] ; CLK        ; 12.397 ; 12.397 ; Rise       ; CLK             ;
;  SEG_1[5] ; CLK        ; 12.761 ; 12.761 ; Rise       ; CLK             ;
;  SEG_1[6] ; CLK        ; 12.629 ; 12.629 ; Rise       ; CLK             ;
; SEG_2[*]  ; CLK        ; 12.065 ; 12.065 ; Rise       ; CLK             ;
;  SEG_2[0] ; CLK        ; 13.027 ; 13.027 ; Rise       ; CLK             ;
;  SEG_2[1] ; CLK        ; 12.065 ; 12.065 ; Rise       ; CLK             ;
;  SEG_2[2] ; CLK        ; 13.056 ; 13.056 ; Rise       ; CLK             ;
;  SEG_2[3] ; CLK        ; 13.987 ; 13.987 ; Rise       ; CLK             ;
;  SEG_2[4] ; CLK        ; 13.421 ; 13.421 ; Rise       ; CLK             ;
;  SEG_2[5] ; CLK        ; 13.436 ; 13.436 ; Rise       ; CLK             ;
;  SEG_2[6] ; CLK        ; 13.417 ; 13.417 ; Rise       ; CLK             ;
; VALUE[*]  ; CLK        ; 10.334 ; 10.334 ; Rise       ; CLK             ;
;  VALUE[0] ; CLK        ; 10.643 ; 10.643 ; Rise       ; CLK             ;
;  VALUE[1] ; CLK        ; 10.887 ; 10.887 ; Rise       ; CLK             ;
;  VALUE[2] ; CLK        ; 11.078 ; 11.078 ; Rise       ; CLK             ;
;  VALUE[3] ; CLK        ; 10.334 ; 10.334 ; Rise       ; CLK             ;
;  VALUE[4] ; CLK        ; 11.626 ; 11.626 ; Rise       ; CLK             ;
;  VALUE[5] ; CLK        ; 11.624 ; 11.624 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; ADDR[0]    ; ADDR_L0     ; 5.387  ;        ;        ; 5.387  ;
; ADDR[0]    ; SEG_1[0]    ; 18.525 ; 18.525 ; 18.525 ; 18.525 ;
; ADDR[0]    ; SEG_1[1]    ; 18.125 ; 18.125 ; 18.125 ; 18.125 ;
; ADDR[0]    ; SEG_1[2]    ; 18.160 ; 18.160 ; 18.160 ; 18.160 ;
; ADDR[0]    ; SEG_1[3]    ; 18.164 ; 18.164 ; 18.164 ; 18.164 ;
; ADDR[0]    ; SEG_1[4]    ; 18.179 ; 18.179 ; 18.179 ; 18.179 ;
; ADDR[0]    ; SEG_1[5]    ; 18.542 ; 18.542 ; 18.542 ; 18.542 ;
; ADDR[0]    ; SEG_1[6]    ; 18.410 ; 18.410 ; 18.410 ; 18.410 ;
; ADDR[0]    ; SEG_2[0]    ; 21.023 ; 21.023 ; 21.023 ; 21.023 ;
; ADDR[0]    ; SEG_2[1]    ; 20.983 ; 20.983 ; 20.983 ; 20.983 ;
; ADDR[0]    ; SEG_2[2]    ; 21.050 ; 21.050 ; 21.050 ; 21.050 ;
; ADDR[0]    ; SEG_2[3]    ; 22.292 ; 22.292 ; 22.292 ; 22.292 ;
; ADDR[0]    ; SEG_2[4]    ; 21.384 ; 21.384 ; 21.384 ; 21.384 ;
; ADDR[0]    ; SEG_2[5]    ; 21.231 ; 21.231 ; 21.231 ; 21.231 ;
; ADDR[0]    ; SEG_2[6]    ; 21.383 ; 21.383 ; 21.383 ; 21.383 ;
; ADDR[0]    ; VALUE[0]    ; 13.123 ; 13.123 ; 13.123 ; 13.123 ;
; ADDR[0]    ; VALUE[1]    ; 12.239 ; 12.239 ; 12.239 ; 12.239 ;
; ADDR[0]    ; VALUE[2]    ; 13.472 ; 13.472 ; 13.472 ; 13.472 ;
; ADDR[0]    ; VALUE[3]    ; 12.620 ; 12.620 ; 12.620 ; 12.620 ;
; ADDR[0]    ; VALUE[4]    ; 13.084 ; 13.084 ; 13.084 ; 13.084 ;
; ADDR[0]    ; VALUE[5]    ; 13.396 ; 13.396 ; 13.396 ; 13.396 ;
; ADDR[1]    ; ADDR_L1     ; 5.875  ;        ;        ; 5.875  ;
; ADDR[1]    ; SEG_1[0]    ; 19.568 ; 19.568 ; 19.568 ; 19.568 ;
; ADDR[1]    ; SEG_1[1]    ; 19.168 ; 19.116 ; 19.116 ; 19.168 ;
; ADDR[1]    ; SEG_1[2]    ; 19.203 ; 19.203 ; 19.203 ; 19.203 ;
; ADDR[1]    ; SEG_1[3]    ; 19.207 ; 19.207 ; 19.207 ; 19.207 ;
; ADDR[1]    ; SEG_1[4]    ; 19.222 ; 19.222 ; 19.222 ; 19.222 ;
; ADDR[1]    ; SEG_1[5]    ; 19.585 ; 19.585 ; 19.585 ; 19.585 ;
; ADDR[1]    ; SEG_1[6]    ; 19.401 ; 19.453 ; 19.453 ; 19.401 ;
; ADDR[1]    ; SEG_2[0]    ; 22.066 ; 22.066 ; 22.066 ; 22.066 ;
; ADDR[1]    ; SEG_2[1]    ; 22.026 ; 22.026 ; 22.026 ; 22.026 ;
; ADDR[1]    ; SEG_2[2]    ; 22.093 ; 22.093 ; 22.093 ; 22.093 ;
; ADDR[1]    ; SEG_2[3]    ; 23.335 ; 23.335 ; 23.335 ; 23.335 ;
; ADDR[1]    ; SEG_2[4]    ; 22.427 ; 22.427 ; 22.427 ; 22.427 ;
; ADDR[1]    ; SEG_2[5]    ; 22.274 ; 22.274 ; 22.274 ; 22.274 ;
; ADDR[1]    ; SEG_2[6]    ; 22.426 ; 22.426 ; 22.426 ; 22.426 ;
; ADDR[1]    ; VALUE[0]    ; 14.166 ; 13.788 ; 13.788 ; 14.166 ;
; ADDR[1]    ; VALUE[1]    ; 13.755 ; 13.755 ; 13.755 ; 13.755 ;
; ADDR[1]    ; VALUE[2]    ; 14.646 ; 14.646 ; 14.646 ; 14.646 ;
; ADDR[1]    ; VALUE[3]    ; 13.912 ; 13.912 ; 13.912 ; 13.912 ;
; ADDR[1]    ; VALUE[4]    ; 13.979 ; 13.979 ; 13.979 ; 13.979 ;
; ADDR[1]    ; VALUE[5]    ; 14.703 ; 14.703 ; 14.703 ; 14.703 ;
; ADDR[2]    ; ADDR_L2     ; 5.963  ;        ;        ; 5.963  ;
; ADDR[2]    ; SEG_1[0]    ; 17.614 ; 17.614 ; 17.614 ; 17.614 ;
; ADDR[2]    ; SEG_1[1]    ; 17.214 ; 17.214 ; 17.214 ; 17.214 ;
; ADDR[2]    ; SEG_1[2]    ; 17.249 ; 17.249 ; 17.249 ; 17.249 ;
; ADDR[2]    ; SEG_1[3]    ; 17.253 ; 17.253 ; 17.253 ; 17.253 ;
; ADDR[2]    ; SEG_1[4]    ; 17.268 ; 17.268 ; 17.268 ; 17.268 ;
; ADDR[2]    ; SEG_1[5]    ; 17.631 ; 17.631 ; 17.631 ; 17.631 ;
; ADDR[2]    ; SEG_1[6]    ; 17.499 ; 17.499 ; 17.499 ; 17.499 ;
; ADDR[2]    ; SEG_2[0]    ; 20.112 ; 20.112 ; 20.112 ; 20.112 ;
; ADDR[2]    ; SEG_2[1]    ; 20.072 ; 20.072 ; 20.072 ; 20.072 ;
; ADDR[2]    ; SEG_2[2]    ; 20.139 ; 20.139 ; 20.139 ; 20.139 ;
; ADDR[2]    ; SEG_2[3]    ; 21.381 ; 21.381 ; 21.381 ; 21.381 ;
; ADDR[2]    ; SEG_2[4]    ; 20.473 ; 20.473 ; 20.473 ; 20.473 ;
; ADDR[2]    ; SEG_2[5]    ; 20.320 ; 20.320 ; 20.320 ; 20.320 ;
; ADDR[2]    ; SEG_2[6]    ; 20.472 ; 20.472 ; 20.472 ; 20.472 ;
; ADDR[2]    ; VALUE[0]    ; 11.988 ; 11.988 ; 11.988 ; 11.988 ;
; ADDR[2]    ; VALUE[1]    ; 11.915 ; 11.915 ; 11.915 ; 11.915 ;
; ADDR[2]    ; VALUE[2]    ; 12.615 ; 12.685 ; 12.685 ; 12.615 ;
; ADDR[2]    ; VALUE[3]    ; 11.770 ; 11.710 ; 11.710 ; 11.770 ;
; ADDR[2]    ; VALUE[4]    ; 12.692 ; 12.692 ; 12.692 ; 12.692 ;
; ADDR[2]    ; VALUE[5]    ; 12.748 ; 11.618 ; 11.618 ; 12.748 ;
; ADDR[3]    ; ADDR_L3     ; 5.201  ;        ;        ; 5.201  ;
; ADDR[3]    ; SEG_1[0]    ; 19.018 ; 19.018 ; 19.018 ; 19.018 ;
; ADDR[3]    ; SEG_1[1]    ; 18.618 ; 18.618 ; 18.618 ; 18.618 ;
; ADDR[3]    ; SEG_1[2]    ; 18.653 ; 18.653 ; 18.653 ; 18.653 ;
; ADDR[3]    ; SEG_1[3]    ; 18.657 ; 18.657 ; 18.657 ; 18.657 ;
; ADDR[3]    ; SEG_1[4]    ; 18.672 ; 18.672 ; 18.672 ; 18.672 ;
; ADDR[3]    ; SEG_1[5]    ; 19.035 ; 19.035 ; 19.035 ; 19.035 ;
; ADDR[3]    ; SEG_1[6]    ; 18.903 ; 18.903 ; 18.903 ; 18.903 ;
; ADDR[3]    ; SEG_2[0]    ; 21.516 ; 21.516 ; 21.516 ; 21.516 ;
; ADDR[3]    ; SEG_2[1]    ; 21.476 ; 21.476 ; 21.476 ; 21.476 ;
; ADDR[3]    ; SEG_2[2]    ; 21.543 ; 21.543 ; 21.543 ; 21.543 ;
; ADDR[3]    ; SEG_2[3]    ; 22.785 ; 22.785 ; 22.785 ; 22.785 ;
; ADDR[3]    ; SEG_2[4]    ; 21.877 ; 21.877 ; 21.877 ; 21.877 ;
; ADDR[3]    ; SEG_2[5]    ; 21.724 ; 21.724 ; 21.724 ; 21.724 ;
; ADDR[3]    ; SEG_2[6]    ; 21.876 ; 21.876 ; 21.876 ; 21.876 ;
; ADDR[3]    ; VALUE[0]    ; 13.148 ; 13.148 ; 13.148 ; 13.148 ;
; ADDR[3]    ; VALUE[1]    ; 11.945 ; 11.945 ; 11.945 ; 11.945 ;
; ADDR[3]    ; VALUE[2]    ; 12.619 ; 12.619 ; 12.619 ; 12.619 ;
; ADDR[3]    ; VALUE[3]    ; 12.722 ; 12.722 ; 12.722 ; 12.722 ;
; ADDR[3]    ; VALUE[4]    ; 14.096 ; 14.096 ; 14.096 ; 14.096 ;
; ADDR[3]    ; VALUE[5]    ; 11.817 ; 11.817 ; 11.817 ; 11.817 ;
; ADDR[4]    ; ADDR_L4     ; 5.941  ;        ;        ; 5.941  ;
; ADDR[4]    ; SEG_1[0]    ; 17.093 ; 17.093 ; 17.093 ; 17.093 ;
; ADDR[4]    ; SEG_1[1]    ; 16.688 ; 16.693 ; 16.693 ; 16.688 ;
; ADDR[4]    ; SEG_1[2]    ; 16.728 ; 16.728 ; 16.728 ; 16.728 ;
; ADDR[4]    ; SEG_1[3]    ; 16.732 ; 16.732 ; 16.732 ; 16.732 ;
; ADDR[4]    ; SEG_1[4]    ; 16.747 ; 16.747 ; 16.747 ; 16.747 ;
; ADDR[4]    ; SEG_1[5]    ; 17.110 ; 17.110 ; 17.110 ; 17.110 ;
; ADDR[4]    ; SEG_1[6]    ; 16.978 ; 16.973 ; 16.973 ; 16.978 ;
; ADDR[4]    ; SEG_2[0]    ; 19.591 ; 19.591 ; 19.591 ; 19.591 ;
; ADDR[4]    ; SEG_2[1]    ; 19.551 ; 19.551 ; 19.551 ; 19.551 ;
; ADDR[4]    ; SEG_2[2]    ; 19.618 ; 19.618 ; 19.618 ; 19.618 ;
; ADDR[4]    ; SEG_2[3]    ; 20.860 ; 20.860 ; 20.860 ; 20.860 ;
; ADDR[4]    ; SEG_2[4]    ; 19.952 ; 19.952 ; 19.952 ; 19.952 ;
; ADDR[4]    ; SEG_2[5]    ; 19.799 ; 19.799 ; 19.799 ; 19.799 ;
; ADDR[4]    ; SEG_2[6]    ; 19.951 ; 19.951 ; 19.951 ; 19.951 ;
; ADDR[4]    ; VALUE[0]    ; 9.632  ; 10.400 ; 10.400 ; 9.632  ;
; ADDR[4]    ; VALUE[1]    ; 10.197 ; 10.626 ; 10.626 ; 10.197 ;
; ADDR[4]    ; VALUE[2]    ; 11.476 ; 12.223 ; 12.223 ; 11.476 ;
; ADDR[4]    ; VALUE[3]    ; 11.726 ; 11.726 ; 11.726 ; 11.726 ;
; ADDR[4]    ; VALUE[4]    ; 10.967 ; 10.967 ; 10.967 ; 10.967 ;
; ADDR[4]    ; VALUE[5]    ; 11.863 ; 11.863 ; 11.863 ; 11.863 ;
; ADDR[5]    ; ADDR_L5     ; 6.713  ;        ;        ; 6.713  ;
; ADDR[5]    ; SEG_1[0]    ; 18.014 ; 18.014 ; 18.014 ; 18.014 ;
; ADDR[5]    ; SEG_1[1]    ; 17.614 ; 17.614 ; 17.614 ; 17.614 ;
; ADDR[5]    ; SEG_1[2]    ; 17.649 ; 17.649 ; 17.649 ; 17.649 ;
; ADDR[5]    ; SEG_1[3]    ; 17.653 ; 17.653 ; 17.653 ; 17.653 ;
; ADDR[5]    ; SEG_1[4]    ; 17.668 ; 17.668 ; 17.668 ; 17.668 ;
; ADDR[5]    ; SEG_1[5]    ; 18.031 ; 18.031 ; 18.031 ; 18.031 ;
; ADDR[5]    ; SEG_1[6]    ; 17.899 ; 17.899 ; 17.899 ; 17.899 ;
; ADDR[5]    ; SEG_2[0]    ; 20.512 ; 20.512 ; 20.512 ; 20.512 ;
; ADDR[5]    ; SEG_2[1]    ; 20.472 ; 20.472 ; 20.472 ; 20.472 ;
; ADDR[5]    ; SEG_2[2]    ; 20.539 ; 20.539 ; 20.539 ; 20.539 ;
; ADDR[5]    ; SEG_2[3]    ; 21.781 ; 21.781 ; 21.781 ; 21.781 ;
; ADDR[5]    ; SEG_2[4]    ; 20.873 ; 20.873 ; 20.873 ; 20.873 ;
; ADDR[5]    ; SEG_2[5]    ; 20.720 ; 20.720 ; 20.720 ; 20.720 ;
; ADDR[5]    ; SEG_2[6]    ; 20.872 ; 20.872 ; 20.872 ; 20.872 ;
; ADDR[5]    ; VALUE[0]    ; 12.144 ; 12.144 ; 12.144 ; 12.144 ;
; ADDR[5]    ; VALUE[1]    ; 9.931  ; 10.338 ; 10.338 ; 9.931  ;
; ADDR[5]    ; VALUE[2]    ; 11.615 ; 11.935 ; 11.935 ; 11.615 ;
; ADDR[5]    ; VALUE[3]    ; 11.718 ; 11.718 ; 11.718 ; 11.718 ;
; ADDR[5]    ; VALUE[4]    ; 13.092 ; 13.092 ; 13.092 ; 13.092 ;
; ADDR[5]    ; VALUE[5]    ; 10.842 ; 10.915 ; 10.915 ; 10.842 ;
; MODE[0]    ; MODE_L0     ; 4.635  ;        ;        ; 4.635  ;
; MODE[1]    ; MODE_L1     ; 4.978  ;        ;        ; 4.978  ;
; NUMMODE    ; NUMMODE_L   ; 6.361  ;        ;        ; 6.361  ;
; NUMMODE    ; SEG_1[0]    ; 6.460  ; 6.460  ; 6.460  ; 6.460  ;
; NUMMODE    ; SEG_1[1]    ; 6.083  ;        ;        ; 6.083  ;
; NUMMODE    ; SEG_1[2]    ; 6.118  ; 6.118  ; 6.118  ; 6.118  ;
; NUMMODE    ; SEG_1[3]    ; 6.125  ; 6.125  ; 6.125  ; 6.125  ;
; NUMMODE    ; SEG_1[4]    ; 6.137  ; 6.137  ; 6.137  ; 6.137  ;
; NUMMODE    ; SEG_1[5]    ;        ; 6.501  ; 6.501  ;        ;
; NUMMODE    ; SEG_1[6]    ;        ; 6.288  ; 6.288  ;        ;
; NUMMODE    ; SEG_2[0]    ; 7.095  ; 6.882  ; 6.882  ; 7.095  ;
; NUMMODE    ; SEG_2[1]    ; 8.390  ; 8.390  ; 8.390  ; 8.390  ;
; NUMMODE    ; SEG_2[2]    ; 7.116  ; 7.116  ; 7.116  ; 7.116  ;
; NUMMODE    ; SEG_2[3]    ; 7.462  ; 7.462  ; 7.462  ; 7.462  ;
; NUMMODE    ; SEG_2[4]    ; 7.485  ; 7.485  ; 7.485  ; 7.485  ;
; NUMMODE    ; SEG_2[5]    ; 7.290  ; 7.290  ; 7.290  ; 7.290  ;
; NUMMODE    ; SEG_2[6]    ; 7.445  ; 7.445  ; 7.445  ; 7.445  ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; ADDR[0]    ; ADDR_L0     ; 5.387  ;        ;        ; 5.387  ;
; ADDR[0]    ; SEG_1[0]    ; 11.259 ; 11.259 ; 11.259 ; 11.259 ;
; ADDR[0]    ; SEG_1[1]    ; 10.883 ; 10.976 ; 10.976 ; 10.883 ;
; ADDR[0]    ; SEG_1[2]    ; 10.871 ; 10.871 ; 10.871 ; 10.871 ;
; ADDR[0]    ; SEG_1[3]    ; 10.888 ; 10.888 ; 10.888 ; 10.888 ;
; ADDR[0]    ; SEG_1[4]    ; 10.897 ; 10.897 ; 10.897 ; 10.897 ;
; ADDR[0]    ; SEG_1[5]    ; 11.254 ; 11.254 ; 11.254 ; 11.254 ;
; ADDR[0]    ; SEG_1[6]    ; 11.239 ; 11.146 ; 11.146 ; 11.239 ;
; ADDR[0]    ; SEG_2[0]    ; 11.712 ; 11.712 ; 11.712 ; 11.712 ;
; ADDR[0]    ; SEG_2[1]    ; 10.750 ; 10.750 ; 10.750 ; 10.750 ;
; ADDR[0]    ; SEG_2[2]    ; 11.741 ; 11.741 ; 11.741 ; 11.741 ;
; ADDR[0]    ; SEG_2[3]    ; 13.105 ; 13.105 ; 13.105 ; 13.105 ;
; ADDR[0]    ; SEG_2[4]    ; 12.106 ; 12.106 ; 12.106 ; 12.106 ;
; ADDR[0]    ; SEG_2[5]    ; 12.121 ; 12.121 ; 12.121 ; 12.121 ;
; ADDR[0]    ; SEG_2[6]    ; 12.102 ; 12.102 ; 12.102 ; 12.102 ;
; ADDR[0]    ; VALUE[0]    ; 9.700  ; 10.033 ; 10.033 ; 9.700  ;
; ADDR[0]    ; VALUE[1]    ; 10.069 ; 9.833  ; 9.833  ; 10.069 ;
; ADDR[0]    ; VALUE[2]    ; 10.280 ; 10.280 ; 10.280 ; 10.280 ;
; ADDR[0]    ; VALUE[3]    ; 9.516  ; 9.019  ; 9.019  ; 9.516  ;
; ADDR[0]    ; VALUE[4]    ; 9.834  ; 9.927  ; 9.927  ; 9.834  ;
; ADDR[0]    ; VALUE[5]    ; 10.989 ; 10.989 ; 10.989 ; 10.989 ;
; ADDR[1]    ; ADDR_L1     ; 5.875  ;        ;        ; 5.875  ;
; ADDR[1]    ; SEG_1[0]    ; 12.529 ; 12.529 ; 12.529 ; 12.529 ;
; ADDR[1]    ; SEG_1[1]    ; 12.155 ; 12.155 ; 12.155 ; 12.155 ;
; ADDR[1]    ; SEG_1[2]    ; 12.160 ; 12.160 ; 12.160 ; 12.160 ;
; ADDR[1]    ; SEG_1[3]    ; 12.169 ; 12.169 ; 12.169 ; 12.169 ;
; ADDR[1]    ; SEG_1[4]    ; 12.178 ; 12.178 ; 12.178 ; 12.178 ;
; ADDR[1]    ; SEG_1[5]    ; 12.542 ; 12.542 ; 12.542 ; 12.542 ;
; ADDR[1]    ; SEG_1[6]    ; 12.410 ; 12.410 ; 12.410 ; 12.410 ;
; ADDR[1]    ; SEG_2[0]    ; 13.517 ; 13.517 ; 13.517 ; 13.517 ;
; ADDR[1]    ; SEG_2[1]    ; 12.037 ; 12.037 ; 12.037 ; 12.037 ;
; ADDR[1]    ; SEG_2[2]    ; 13.259 ; 13.259 ; 13.259 ; 13.259 ;
; ADDR[1]    ; SEG_2[3]    ; 13.838 ; 13.838 ; 13.838 ; 13.838 ;
; ADDR[1]    ; SEG_2[4]    ; 13.911 ; 13.911 ; 13.911 ; 13.911 ;
; ADDR[1]    ; SEG_2[5]    ; 13.926 ; 13.926 ; 13.926 ; 13.926 ;
; ADDR[1]    ; SEG_2[6]    ; 13.907 ; 13.907 ; 13.907 ; 13.907 ;
; ADDR[1]    ; VALUE[0]    ; 10.634 ; 10.634 ; 10.634 ; 10.634 ;
; ADDR[1]    ; VALUE[1]    ; 10.846 ; 10.846 ; 10.846 ; 10.846 ;
; ADDR[1]    ; VALUE[2]    ; 10.929 ; 11.337 ; 11.337 ; 10.929 ;
; ADDR[1]    ; VALUE[3]    ; 10.824 ; 10.824 ; 10.824 ; 10.824 ;
; ADDR[1]    ; VALUE[4]    ; 11.534 ; 11.534 ; 11.534 ; 11.534 ;
; ADDR[1]    ; VALUE[5]    ; 11.405 ; 11.405 ; 11.405 ; 11.405 ;
; ADDR[2]    ; ADDR_L2     ; 5.963  ;        ;        ; 5.963  ;
; ADDR[2]    ; SEG_1[0]    ; 10.712 ; 10.712 ; 10.712 ; 10.712 ;
; ADDR[2]    ; SEG_1[1]    ; 11.165 ; 10.338 ; 10.338 ; 11.165 ;
; ADDR[2]    ; SEG_1[2]    ; 10.343 ; 10.343 ; 10.343 ; 10.343 ;
; ADDR[2]    ; SEG_1[3]    ; 10.352 ; 10.352 ; 10.352 ; 10.352 ;
; ADDR[2]    ; SEG_1[4]    ; 11.179 ; 10.361 ; 10.361 ; 11.179 ;
; ADDR[2]    ; SEG_1[5]    ; 10.725 ; 10.725 ; 10.725 ; 10.725 ;
; ADDR[2]    ; SEG_1[6]    ; 10.593 ; 11.428 ; 11.428 ; 10.593 ;
; ADDR[2]    ; SEG_2[0]    ; 12.044 ; 12.044 ; 12.044 ; 12.044 ;
; ADDR[2]    ; SEG_2[1]    ; 10.116 ; 10.116 ; 10.116 ; 10.116 ;
; ADDR[2]    ; SEG_2[2]    ; 11.338 ; 11.338 ; 11.338 ; 11.338 ;
; ADDR[2]    ; SEG_2[3]    ; 11.917 ; 11.917 ; 11.917 ; 11.917 ;
; ADDR[2]    ; SEG_2[4]    ; 12.438 ; 12.438 ; 12.438 ; 12.438 ;
; ADDR[2]    ; SEG_2[5]    ; 12.453 ; 12.453 ; 12.453 ; 12.453 ;
; ADDR[2]    ; SEG_2[6]    ; 12.434 ; 12.434 ; 12.434 ; 12.434 ;
; ADDR[2]    ; VALUE[0]    ; 9.420  ; 8.994  ; 8.994  ; 9.420  ;
; ADDR[2]    ; VALUE[1]    ; 9.994  ; 9.216  ; 9.216  ; 9.994  ;
; ADDR[2]    ; VALUE[2]    ; 9.843  ; 9.008  ; 9.008  ; 9.843  ;
; ADDR[2]    ; VALUE[3]    ; 9.914  ; 9.856  ; 9.856  ; 9.914  ;
; ADDR[2]    ; VALUE[4]    ; 10.116 ; 10.258 ; 10.258 ; 10.116 ;
; ADDR[2]    ; VALUE[5]    ; 10.465 ; 9.588  ; 9.588  ; 10.465 ;
; ADDR[3]    ; ADDR_L3     ; 5.201  ;        ;        ; 5.201  ;
; ADDR[3]    ; SEG_1[0]    ; 11.535 ; 11.535 ; 11.535 ; 11.535 ;
; ADDR[3]    ; SEG_1[1]    ; 11.413 ; 11.161 ; 11.161 ; 11.413 ;
; ADDR[3]    ; SEG_1[2]    ; 11.166 ; 11.166 ; 11.166 ; 11.166 ;
; ADDR[3]    ; SEG_1[3]    ; 11.175 ; 11.175 ; 11.175 ; 11.175 ;
; ADDR[3]    ; SEG_1[4]    ; 11.436 ; 11.184 ; 11.184 ; 11.436 ;
; ADDR[3]    ; SEG_1[5]    ; 11.548 ; 11.548 ; 11.548 ; 11.548 ;
; ADDR[3]    ; SEG_1[6]    ; 11.416 ; 11.668 ; 11.668 ; 11.416 ;
; ADDR[3]    ; SEG_2[0]    ; 11.948 ; 11.948 ; 11.948 ; 11.948 ;
; ADDR[3]    ; SEG_2[1]    ; 10.313 ; 10.313 ; 10.313 ; 10.313 ;
; ADDR[3]    ; SEG_2[2]    ; 11.535 ; 11.535 ; 11.535 ; 11.535 ;
; ADDR[3]    ; SEG_2[3]    ; 12.114 ; 12.114 ; 12.114 ; 12.114 ;
; ADDR[3]    ; SEG_2[4]    ; 12.342 ; 12.342 ; 12.342 ; 12.342 ;
; ADDR[3]    ; SEG_2[5]    ; 12.357 ; 12.357 ; 12.357 ; 12.357 ;
; ADDR[3]    ; SEG_2[6]    ; 12.338 ; 12.338 ; 12.338 ; 12.338 ;
; ADDR[3]    ; VALUE[0]    ; 9.447  ; 9.800  ; 9.800  ; 9.447  ;
; ADDR[3]    ; VALUE[1]    ; 9.674  ; 10.021 ; 10.021 ; 9.674  ;
; ADDR[3]    ; VALUE[2]    ; 9.464  ; 9.205  ; 9.205  ; 9.464  ;
; ADDR[3]    ; VALUE[3]    ; 9.255  ; 9.643  ; 9.643  ; 9.255  ;
; ADDR[3]    ; VALUE[4]    ; 10.729 ; 11.101 ; 11.101 ; 10.729 ;
; ADDR[3]    ; VALUE[5]    ; 10.663 ; 10.411 ; 10.411 ; 10.663 ;
; ADDR[4]    ; ADDR_L4     ; 5.941  ;        ;        ; 5.941  ;
; ADDR[4]    ; SEG_1[0]    ; 10.528 ; 10.528 ; 10.528 ; 10.528 ;
; ADDR[4]    ; SEG_1[1]    ; 10.654 ; 10.152 ; 10.152 ; 10.654 ;
; ADDR[4]    ; SEG_1[2]    ; 10.140 ; 10.140 ; 10.140 ; 10.140 ;
; ADDR[4]    ; SEG_1[3]    ; 10.157 ; 10.157 ; 10.157 ; 10.157 ;
; ADDR[4]    ; SEG_1[4]    ; 10.166 ; 10.166 ; 10.166 ; 10.166 ;
; ADDR[4]    ; SEG_1[5]    ; 10.523 ; 10.523 ; 10.523 ; 10.523 ;
; ADDR[4]    ; SEG_1[6]    ; 10.415 ; 10.917 ; 10.917 ; 10.415 ;
; ADDR[4]    ; SEG_2[0]    ; 10.895 ; 10.895 ; 10.895 ; 10.895 ;
; ADDR[4]    ; SEG_2[1]    ; 9.933  ; 9.933  ; 9.933  ; 9.933  ;
; ADDR[4]    ; SEG_2[2]    ; 10.924 ; 10.924 ; 10.924 ; 10.924 ;
; ADDR[4]    ; SEG_2[3]    ; 12.288 ; 12.288 ; 12.288 ; 12.288 ;
; ADDR[4]    ; SEG_2[4]    ; 11.289 ; 11.289 ; 11.289 ; 11.289 ;
; ADDR[4]    ; SEG_2[5]    ; 11.304 ; 11.304 ; 11.304 ; 11.304 ;
; ADDR[4]    ; SEG_2[6]    ; 11.285 ; 11.285 ; 11.285 ; 11.285 ;
; ADDR[4]    ; VALUE[0]    ; 9.148  ; 9.074  ; 9.074  ; 9.148  ;
; ADDR[4]    ; VALUE[1]    ; 9.132  ; 9.296  ; 9.296  ; 9.132  ;
; ADDR[4]    ; VALUE[2]    ; 10.099 ; 10.025 ; 10.025 ; 10.099 ;
; ADDR[4]    ; VALUE[3]    ; 8.202  ; 8.594  ; 8.594  ; 8.202  ;
; ADDR[4]    ; VALUE[4]    ; 9.605  ; 9.103  ; 9.103  ; 9.605  ;
; ADDR[4]    ; VALUE[5]    ; 10.027 ; 9.745  ; 9.745  ; 10.027 ;
; ADDR[5]    ; ADDR_L5     ; 6.713  ;        ;        ; 6.713  ;
; ADDR[5]    ; SEG_1[0]    ; 10.401 ; 10.401 ; 10.401 ; 10.401 ;
; ADDR[5]    ; SEG_1[1]    ; 11.592 ; 10.025 ; 10.025 ; 11.592 ;
; ADDR[5]    ; SEG_1[2]    ; 10.013 ; 10.013 ; 10.013 ; 10.013 ;
; ADDR[5]    ; SEG_1[3]    ; 10.030 ; 10.030 ; 10.030 ; 10.030 ;
; ADDR[5]    ; SEG_1[4]    ; 10.039 ; 10.039 ; 10.039 ; 10.039 ;
; ADDR[5]    ; SEG_1[5]    ; 10.396 ; 10.396 ; 10.396 ; 10.396 ;
; ADDR[5]    ; SEG_1[6]    ; 10.288 ; 11.847 ; 11.847 ; 10.288 ;
; ADDR[5]    ; SEG_2[0]    ; 12.521 ; 12.521 ; 12.521 ; 12.521 ;
; ADDR[5]    ; SEG_2[1]    ; 10.932 ; 10.932 ; 10.932 ; 10.932 ;
; ADDR[5]    ; SEG_2[2]    ; 12.154 ; 12.154 ; 12.154 ; 12.154 ;
; ADDR[5]    ; SEG_2[3]    ; 12.733 ; 12.733 ; 12.733 ; 12.733 ;
; ADDR[5]    ; SEG_2[4]    ; 12.935 ; 12.935 ; 12.935 ; 12.935 ;
; ADDR[5]    ; SEG_2[5]    ; 12.508 ; 12.508 ; 12.508 ; 12.508 ;
; ADDR[5]    ; SEG_2[6]    ; 12.929 ; 12.929 ; 12.929 ; 12.929 ;
; ADDR[5]    ; VALUE[0]    ; 9.462  ; 9.462  ; 9.462  ; 9.462  ;
; ADDR[5]    ; VALUE[1]    ; 9.639  ; 9.639  ; 9.639  ; 9.639  ;
; ADDR[5]    ; VALUE[2]    ; 9.824  ; 9.824  ; 9.824  ; 9.824  ;
; ADDR[5]    ; VALUE[3]    ; 10.867 ; 10.704 ; 10.704 ; 10.867 ;
; ADDR[5]    ; VALUE[4]    ; 10.742 ; 8.976  ; 8.976  ; 10.742 ;
; ADDR[5]    ; VALUE[5]    ; 10.842 ; 10.842 ; 10.842 ; 10.842 ;
; MODE[0]    ; MODE_L0     ; 4.635  ;        ;        ; 4.635  ;
; MODE[1]    ; MODE_L1     ; 4.978  ;        ;        ; 4.978  ;
; NUMMODE    ; NUMMODE_L   ; 6.361  ;        ;        ; 6.361  ;
; NUMMODE    ; SEG_1[0]    ; 6.460  ; 6.460  ; 6.460  ; 6.460  ;
; NUMMODE    ; SEG_1[1]    ; 6.083  ;        ;        ; 6.083  ;
; NUMMODE    ; SEG_1[2]    ; 6.118  ; 6.118  ; 6.118  ; 6.118  ;
; NUMMODE    ; SEG_1[3]    ; 6.125  ; 6.125  ; 6.125  ; 6.125  ;
; NUMMODE    ; SEG_1[4]    ; 6.137  ; 6.137  ; 6.137  ; 6.137  ;
; NUMMODE    ; SEG_1[5]    ;        ; 6.501  ; 6.501  ;        ;
; NUMMODE    ; SEG_1[6]    ;        ; 6.288  ; 6.288  ;        ;
; NUMMODE    ; SEG_2[0]    ; 6.882  ; 6.882  ; 6.882  ; 6.882  ;
; NUMMODE    ; SEG_2[1]    ; 8.390  ; 8.390  ; 8.390  ; 8.390  ;
; NUMMODE    ; SEG_2[2]    ; 7.116  ; 7.116  ; 7.116  ; 7.116  ;
; NUMMODE    ; SEG_2[3]    ; 7.271  ; 7.271  ; 7.271  ; 7.271  ;
; NUMMODE    ; SEG_2[4]    ; 7.290  ; 7.290  ; 7.290  ; 7.290  ;
; NUMMODE    ; SEG_2[5]    ; 7.064  ; 7.290  ; 7.290  ; 7.064  ;
; NUMMODE    ; SEG_2[6]    ; 7.285  ; 7.285  ; 7.285  ; 7.285  ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLK   ; -2.679 ; -954.684      ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 0.215 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Fast Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLK   ; -2.222 ; -693.264      ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 2.090 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------------+
; Fast Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLK                 ; -1.880 ; -825.572      ;
; altera_reserved_tck ; 97.778 ; 0.000         ;
+---------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK'                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                   ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.679 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst75|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.640      ;
; -2.679 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst75|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.640      ;
; -2.679 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst75|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.640      ;
; -2.679 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst75|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.640      ;
; -2.679 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst75|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.640      ;
; -2.679 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst75|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.640      ;
; -2.679 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst75|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.640      ;
; -2.679 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst75|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.640      ;
; -2.679 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst75|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.640      ;
; -2.679 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst75|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.640      ;
; -2.679 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst75|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.640      ;
; -2.679 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst75|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.640      ;
; -2.679 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst75|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.640      ;
; -2.679 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst75|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.640      ;
; -2.679 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst75|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.640      ;
; -2.679 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst75|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.640      ;
; -2.679 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst75|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.640      ;
; -2.679 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst75|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.640      ;
; -2.679 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst75|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.640      ;
; -2.679 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst75|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.640      ;
; -2.679 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst75|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.640      ;
; -2.679 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst75|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.640      ;
; -2.679 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst75|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.640      ;
; -2.679 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst75|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.640      ;
; -2.679 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst75|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.640      ;
; -2.679 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst75|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.640      ;
; -2.679 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst75|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.640      ;
; -2.679 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst75|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.640      ;
; -2.679 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst75|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.640      ;
; -2.679 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst75|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.640      ;
; -2.679 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst75|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.640      ;
; -2.679 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst75|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.640      ;
; -2.679 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst75|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.640      ;
; -2.679 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst75|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.640      ;
; -2.679 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst75|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.640      ;
; -2.679 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst75|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.640      ;
; -2.676 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst79|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.637      ;
; -2.676 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst79|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.637      ;
; -2.676 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst79|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.637      ;
; -2.676 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst79|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.637      ;
; -2.676 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst79|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.637      ;
; -2.676 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst79|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.637      ;
; -2.676 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst79|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.637      ;
; -2.676 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst79|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.637      ;
; -2.676 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst79|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.637      ;
; -2.676 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst79|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.637      ;
; -2.676 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst79|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.637      ;
; -2.676 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst79|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.637      ;
; -2.676 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst79|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.637      ;
; -2.676 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst79|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.637      ;
; -2.676 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst79|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.637      ;
; -2.676 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst79|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.637      ;
; -2.676 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst79|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.637      ;
; -2.676 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst79|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.637      ;
; -2.676 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst79|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.637      ;
; -2.676 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst79|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.637      ;
; -2.676 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst79|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.637      ;
; -2.676 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst79|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.637      ;
; -2.676 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst79|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.637      ;
; -2.676 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst79|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.637      ;
; -2.676 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst79|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.637      ;
; -2.676 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst79|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.637      ;
; -2.676 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst79|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.637      ;
; -2.676 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst79|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.637      ;
; -2.676 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst79|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.637      ;
; -2.676 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst79|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.637      ;
; -2.676 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst79|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.637      ;
; -2.676 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst79|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.637      ;
; -2.676 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst79|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.637      ;
; -2.676 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst79|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.637      ;
; -2.676 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst79|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.637      ;
; -2.676 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst79|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.637      ;
; -2.666 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst83|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.627      ;
; -2.666 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst83|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.627      ;
; -2.666 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst83|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.627      ;
; -2.666 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst83|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.627      ;
; -2.666 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst83|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.627      ;
; -2.666 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst83|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.627      ;
; -2.666 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst83|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.627      ;
; -2.666 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst83|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.627      ;
; -2.666 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst83|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.627      ;
; -2.666 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst83|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.627      ;
; -2.666 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst83|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.627      ;
; -2.666 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst83|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.627      ;
; -2.666 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst83|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.627      ;
; -2.666 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst83|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.627      ;
; -2.666 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst83|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.627      ;
; -2.666 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst83|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.627      ;
; -2.666 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst83|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.627      ;
; -2.666 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst83|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.627      ;
; -2.666 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst83|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.627      ;
; -2.666 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst83|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.627      ;
; -2.666 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst83|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.627      ;
; -2.666 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst83|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.627      ;
; -2.666 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst83|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.627      ;
; -2.666 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst83|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.627      ;
; -2.666 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst83|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.627      ;
; -2.666 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst83|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.627      ;
; -2.666 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst83|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.627      ;
; -2.666 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst83|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.627      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_fh31:auto_generated|sld_reserved_g08_lab3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_fh31:auto_generated|sld_reserved_g08_lab3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_fh31:auto_generated|sld_reserved_g08_lab3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_fh31:auto_generated|sld_reserved_g08_lab3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_fh31:auto_generated|sld_reserved_g08_lab3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_fh31:auto_generated|sld_reserved_g08_lab3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.235 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][22]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.387      ;
; 0.235 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.387      ;
; 0.235 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.387      ;
; 0.235 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.387      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][22]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][15]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[5]                                                                                                                                                                                                                               ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[5]                                                                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][18]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][21]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; g08_stack52:inst2|lpm_ff:inst66|dffs[2]                                                                                                                                                                                                                                                                                                  ; g08_stack52:inst2|lpm_ff:inst69|dffs[2]                                                                                                                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; g08_stack52:inst2|lpm_ff:inst38|dffs[2]                                                                                                                                                                                                                                                                                                  ; g08_stack52:inst2|lpm_ff:inst41|dffs[2]                                                                                                                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; g08_stack52:inst2|lpm_ff:inst66|dffs[5]                                                                                                                                                                                                                                                                                                  ; g08_stack52:inst2|lpm_ff:inst69|dffs[5]                                                                                                                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; g08_stack52:inst2|lpm_ff:inst69|dffs[0]                                                                                                                                                                                                                                                                                                  ; g08_stack52:inst2|lpm_ff:inst66|dffs[0]                                                                                                                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.397      ;
; 0.247 ; g08_stack52:inst2|lpm_ff:inst66|dffs[4]                                                                                                                                                                                                                                                                                                  ; g08_stack52:inst2|lpm_ff:inst69|dffs[4]                                                                                                                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; g08_stack52:inst2|lpm_ff:inst69|dffs[3]                                                                                                                                                                                                                                                                                                  ; g08_stack52:inst2|lpm_ff:inst66|dffs[3]                                                                                                                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; g08_stack52:inst2|lpm_ff:inst66|dffs[0]                                                                                                                                                                                                                                                                                                  ; g08_stack52:inst2|lpm_ff:inst69|dffs[0]                                                                                                                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.399      ;
; 0.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.410      ;
; 0.272 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.424      ;
; 0.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.425      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.462      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.463      ;
; 0.317 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][22]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; -0.001     ; 0.468      ;
; 0.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.469      ;
; 0.319 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; -0.002     ; 0.469      ;
; 0.320 ; g08_stack52:inst2|lpm_ff:inst87|dffs[3]                                                                                                                                                                                                                                                                                                  ; g08_stack52:inst2|lpm_ff:inst89|dffs[3]                                                                                                                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.001      ; 0.473      ;
; 0.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][15]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.474      ;
; 0.322 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.474      ;
; 0.322 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.474      ;
; 0.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.475      ;
; 0.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.475      ;
; 0.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.476      ;
; 0.325 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.477      ;
; 0.326 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][21]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.478      ;
; 0.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.479      ;
; 0.329 ; g08_stack52:inst2|lpm_ff:inst6|dffs[2]                                                                                                                                                                                                                                                                                                   ; g08_stack52:inst2|lpm_ff:inst9|dffs[2]                                                                                                                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.001      ; 0.482      ;
; 0.331 ; g08_stack52:inst2|lpm_ff:inst69|dffs[2]                                                                                                                                                                                                                                                                                                  ; g08_stack52:inst2|lpm_ff:inst66|dffs[2]                                                                                                                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.483      ;
; 0.331 ; g08_stack52:inst2|lpm_ff:inst6|dffs[1]                                                                                                                                                                                                                                                                                                   ; g08_stack52:inst2|lpm_ff:inst9|dffs[1]                                                                                                                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.001      ; 0.484      ;
; 0.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.486      ;
; 0.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.487      ;
; 0.336 ; g08_stack52:inst2|lpm_ff:inst90|dffs[2]                                                                                                                                                                                                                                                                                                  ; g08_stack52:inst2|lpm_ff:inst89|dffs[2]                                                                                                                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.001      ; 0.489      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.489      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'CLK'                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[2] ; CLK          ; CLK         ; 1.000        ; -0.005     ; 3.249      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[3] ; CLK          ; CLK         ; 1.000        ; -0.005     ; 3.249      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[4] ; CLK          ; CLK         ; 1.000        ; -0.005     ; 3.249      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[0] ; CLK          ; CLK         ; 1.000        ; -0.005     ; 3.249      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; CLK          ; CLK         ; 1.000        ; -0.005     ; 3.249      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[5] ; CLK          ; CLK         ; 1.000        ; -0.005     ; 3.249      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst|dffs[4]                                                                      ; CLK          ; CLK         ; 1.000        ; -0.004     ; 3.250      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst3|dffs[4]                                                                     ; CLK          ; CLK         ; 1.000        ; -0.004     ; 3.250      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst5|dffs[4]                                                                     ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.251      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst6|dffs[4]                                                                     ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.251      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst9|dffs[4]                                                                     ; CLK          ; CLK         ; 1.000        ; -0.002     ; 3.252      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst11|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.007     ; 3.247      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst13|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.007     ; 3.247      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst14|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.007     ; 3.247      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst17|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.007     ; 3.247      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst18|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.251      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst21|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.002      ; 3.256      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst23|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.251      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst25|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.005     ; 3.249      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst26|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.254      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst29|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.005     ; 3.249      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst30|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.254      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst33|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.251      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst35|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 3.252      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst37|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 3.252      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst38|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.254      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst41|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.254      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst42|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.002      ; 3.256      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst45|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.002      ; 3.256      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst47|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.001      ; 3.255      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst50|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.001      ; 3.255      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst49|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.001      ; 3.255      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst53|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.001     ; 3.253      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst54|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.251      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst57|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.005     ; 3.249      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst59|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.251      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst61|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.251      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst62|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.251      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst65|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.001      ; 3.255      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst66|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.002      ; 3.256      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst69|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.002      ; 3.256      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst71|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.007     ; 3.247      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst75|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.254      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst76|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.254      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst79|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.254      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst80|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.007     ; 3.247      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst83|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.254      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst85|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.007     ; 3.247      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst87|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 3.252      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst89|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.001     ; 3.253      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst90|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 3.252      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst93|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.001     ; 3.253      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst94|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.009     ; 3.245      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst97|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.009     ; 3.245      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst99|dffs[4]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.009     ; 3.245      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst103|dffs[4]                                                                   ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.254      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst101|dffs[4]                                                                   ; CLK          ; CLK         ; 1.000        ; -0.009     ; 3.245      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst103|dffs[3]                                                                   ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.254      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst101|dffs[3]                                                                   ; CLK          ; CLK         ; 1.000        ; -0.009     ; 3.245      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst99|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.009     ; 3.245      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst97|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.009     ; 3.245      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst94|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.009     ; 3.245      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst93|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.001     ; 3.253      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst90|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 3.252      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst89|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.001     ; 3.253      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst87|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 3.252      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst85|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.007     ; 3.247      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst83|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.254      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst80|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.007     ; 3.247      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst79|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.254      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst76|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.254      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst75|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.254      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst71|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.007     ; 3.247      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst69|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.002      ; 3.256      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst66|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.002      ; 3.256      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst65|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.001      ; 3.255      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst62|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.251      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst61|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.251      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst59|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.251      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst57|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.005     ; 3.249      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst54|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.251      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst53|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.001     ; 3.253      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst49|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.001      ; 3.255      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst50|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.001      ; 3.255      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst47|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.001      ; 3.255      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst45|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.002      ; 3.256      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst42|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.002      ; 3.256      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst41|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.254      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst38|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.254      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst37|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 3.252      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst35|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.002     ; 3.252      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst33|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.251      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst30|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.254      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst29|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.005     ; 3.249      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst26|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.254      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst25|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.005     ; 3.249      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst23|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.251      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst21|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; 0.002      ; 3.256      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst18|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.251      ;
; -2.222 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[7] ; g08_stack52:inst2|lpm_ff:inst17|dffs[3]                                                                    ; CLK          ; CLK         ; 1.000        ; -0.007     ; 3.247      ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'CLK'                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                        ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[2] ; CLK          ; CLK         ; 0.000        ; -0.002     ; 2.240      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[3] ; CLK          ; CLK         ; 0.000        ; -0.002     ; 2.240      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[4] ; CLK          ; CLK         ; 0.000        ; -0.002     ; 2.240      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[0] ; CLK          ; CLK         ; 0.000        ; -0.002     ; 2.240      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; CLK          ; CLK         ; 0.000        ; -0.002     ; 2.240      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[5] ; CLK          ; CLK         ; 0.000        ; -0.002     ; 2.240      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst|dffs[4]                                                                      ; CLK          ; CLK         ; 0.000        ; -0.001     ; 2.241      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst3|dffs[4]                                                                     ; CLK          ; CLK         ; 0.000        ; -0.001     ; 2.241      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst5|dffs[4]                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.242      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst6|dffs[4]                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.242      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst9|dffs[4]                                                                     ; CLK          ; CLK         ; 0.000        ; 0.001      ; 2.243      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst11|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.004     ; 2.238      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst13|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.004     ; 2.238      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst14|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.004     ; 2.238      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst17|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.004     ; 2.238      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst18|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.242      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst21|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.005      ; 2.247      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst23|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.242      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst25|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.002     ; 2.240      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst26|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.003      ; 2.245      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst29|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.002     ; 2.240      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst30|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.003      ; 2.245      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst33|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.242      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst35|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.001      ; 2.243      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst37|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.001      ; 2.243      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst38|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.003      ; 2.245      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst41|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.003      ; 2.245      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst42|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.005      ; 2.247      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst45|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.005      ; 2.247      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst47|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.004      ; 2.246      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst50|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.004      ; 2.246      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst49|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.004      ; 2.246      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst53|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.002      ; 2.244      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst54|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.242      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst57|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.002     ; 2.240      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst59|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.242      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst61|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.242      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst62|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.242      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst65|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.004      ; 2.246      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst66|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.005      ; 2.247      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst69|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.005      ; 2.247      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst71|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.004     ; 2.238      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst75|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.003      ; 2.245      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst76|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.003      ; 2.245      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst79|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.003      ; 2.245      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst80|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.004     ; 2.238      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst83|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.003      ; 2.245      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst85|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.004     ; 2.238      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst87|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.001      ; 2.243      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst89|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.002      ; 2.244      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst90|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.001      ; 2.243      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst93|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.002      ; 2.244      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst94|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.006     ; 2.236      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst97|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.006     ; 2.236      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst99|dffs[4]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.006     ; 2.236      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst103|dffs[4]                                                                   ; CLK          ; CLK         ; 0.000        ; 0.003      ; 2.245      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst101|dffs[4]                                                                   ; CLK          ; CLK         ; 0.000        ; -0.006     ; 2.236      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst103|dffs[3]                                                                   ; CLK          ; CLK         ; 0.000        ; 0.003      ; 2.245      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst101|dffs[3]                                                                   ; CLK          ; CLK         ; 0.000        ; -0.006     ; 2.236      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst99|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.006     ; 2.236      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst97|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.006     ; 2.236      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst94|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.006     ; 2.236      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst93|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.002      ; 2.244      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst90|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.001      ; 2.243      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst89|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.002      ; 2.244      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst87|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.001      ; 2.243      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst85|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.004     ; 2.238      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst83|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.003      ; 2.245      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst80|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.004     ; 2.238      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst79|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.003      ; 2.245      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst76|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.003      ; 2.245      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst75|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.003      ; 2.245      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst71|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.004     ; 2.238      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst69|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.005      ; 2.247      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst66|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.005      ; 2.247      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst65|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.004      ; 2.246      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst62|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.242      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst61|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.242      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst59|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.242      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst57|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.002     ; 2.240      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst54|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.242      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst53|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.002      ; 2.244      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst49|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.004      ; 2.246      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst50|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.004      ; 2.246      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst47|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.004      ; 2.246      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst45|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.005      ; 2.247      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst42|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.005      ; 2.247      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst41|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.003      ; 2.245      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst38|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.003      ; 2.245      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst37|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.001      ; 2.243      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst35|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.001      ; 2.243      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst33|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.242      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst30|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.003      ; 2.245      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst29|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.002     ; 2.240      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst26|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.003      ; 2.245      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst25|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.002     ; 2.240      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst23|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.242      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst21|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.005      ; 2.247      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst18|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.242      ;
; 2.090 ; g08_pulseGenerator:inst7|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_npi:auto_generated|safe_q[24] ; g08_stack52:inst2|lpm_ff:inst17|dffs[3]                                                                    ; CLK          ; CLK         ; 0.000        ; -0.004     ; 2.238      ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ram_block1a5~porta_memory_reg0  ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ADDR[*]   ; CLK        ; 2.160 ; 2.160 ; Rise       ; CLK             ;
;  ADDR[0]  ; CLK        ; 1.695 ; 1.695 ; Rise       ; CLK             ;
;  ADDR[1]  ; CLK        ; 2.160 ; 2.160 ; Rise       ; CLK             ;
;  ADDR[2]  ; CLK        ; 1.610 ; 1.610 ; Rise       ; CLK             ;
;  ADDR[3]  ; CLK        ; 1.897 ; 1.897 ; Rise       ; CLK             ;
;  ADDR[4]  ; CLK        ; 1.300 ; 1.300 ; Rise       ; CLK             ;
;  ADDR[5]  ; CLK        ; 1.521 ; 1.521 ; Rise       ; CLK             ;
; BUTTON    ; CLK        ; 3.714 ; 3.714 ; Rise       ; CLK             ;
; MODE[*]   ; CLK        ; 1.228 ; 1.228 ; Rise       ; CLK             ;
;  MODE[0]  ; CLK        ; 1.228 ; 1.228 ; Rise       ; CLK             ;
;  MODE[1]  ; CLK        ; 0.581 ; 0.581 ; Rise       ; CLK             ;
; RESET     ; CLK        ; 3.563 ; 3.563 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; ADDR[*]   ; CLK        ; 0.859  ; 0.859  ; Rise       ; CLK             ;
;  ADDR[0]  ; CLK        ; 0.859  ; 0.859  ; Rise       ; CLK             ;
;  ADDR[1]  ; CLK        ; 0.395  ; 0.395  ; Rise       ; CLK             ;
;  ADDR[2]  ; CLK        ; 0.463  ; 0.463  ; Rise       ; CLK             ;
;  ADDR[3]  ; CLK        ; 0.372  ; 0.372  ; Rise       ; CLK             ;
;  ADDR[4]  ; CLK        ; 0.572  ; 0.572  ; Rise       ; CLK             ;
;  ADDR[5]  ; CLK        ; 0.628  ; 0.628  ; Rise       ; CLK             ;
; BUTTON    ; CLK        ; -3.443 ; -3.443 ; Rise       ; CLK             ;
; MODE[*]   ; CLK        ; 0.602  ; 0.602  ; Rise       ; CLK             ;
;  MODE[0]  ; CLK        ; 0.552  ; 0.552  ; Rise       ; CLK             ;
;  MODE[1]  ; CLK        ; 0.602  ; 0.602  ; Rise       ; CLK             ;
; RESET     ; CLK        ; -3.237 ; -3.237 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; EMPTY     ; CLK        ; 4.795 ; 4.795 ; Rise       ; CLK             ;
; FULL      ; CLK        ; 4.937 ; 4.937 ; Rise       ; CLK             ;
; NUMS[*]   ; CLK        ; 4.737 ; 4.737 ; Rise       ; CLK             ;
;  NUMS[0]  ; CLK        ; 4.590 ; 4.590 ; Rise       ; CLK             ;
;  NUMS[1]  ; CLK        ; 4.450 ; 4.450 ; Rise       ; CLK             ;
;  NUMS[2]  ; CLK        ; 4.433 ; 4.433 ; Rise       ; CLK             ;
;  NUMS[3]  ; CLK        ; 4.546 ; 4.546 ; Rise       ; CLK             ;
;  NUMS[4]  ; CLK        ; 4.716 ; 4.716 ; Rise       ; CLK             ;
;  NUMS[5]  ; CLK        ; 4.737 ; 4.737 ; Rise       ; CLK             ;
; SEG_1[*]  ; CLK        ; 8.356 ; 8.356 ; Rise       ; CLK             ;
;  SEG_1[0] ; CLK        ; 8.350 ; 8.350 ; Rise       ; CLK             ;
;  SEG_1[1] ; CLK        ; 8.189 ; 8.189 ; Rise       ; CLK             ;
;  SEG_1[2] ; CLK        ; 8.188 ; 8.188 ; Rise       ; CLK             ;
;  SEG_1[3] ; CLK        ; 8.201 ; 8.201 ; Rise       ; CLK             ;
;  SEG_1[4] ; CLK        ; 8.207 ; 8.207 ; Rise       ; CLK             ;
;  SEG_1[5] ; CLK        ; 8.356 ; 8.356 ; Rise       ; CLK             ;
;  SEG_1[6] ; CLK        ; 8.301 ; 8.301 ; Rise       ; CLK             ;
; SEG_2[*]  ; CLK        ; 9.607 ; 9.607 ; Rise       ; CLK             ;
;  SEG_2[0] ; CLK        ; 9.172 ; 9.172 ; Rise       ; CLK             ;
;  SEG_2[1] ; CLK        ; 9.165 ; 9.165 ; Rise       ; CLK             ;
;  SEG_2[2] ; CLK        ; 9.197 ; 9.197 ; Rise       ; CLK             ;
;  SEG_2[3] ; CLK        ; 9.607 ; 9.607 ; Rise       ; CLK             ;
;  SEG_2[4] ; CLK        ; 9.349 ; 9.349 ; Rise       ; CLK             ;
;  SEG_2[5] ; CLK        ; 9.284 ; 9.284 ; Rise       ; CLK             ;
;  SEG_2[6] ; CLK        ; 9.345 ; 9.345 ; Rise       ; CLK             ;
; VALUE[*]  ; CLK        ; 6.685 ; 6.685 ; Rise       ; CLK             ;
;  VALUE[0] ; CLK        ; 6.309 ; 6.309 ; Rise       ; CLK             ;
;  VALUE[1] ; CLK        ; 6.130 ; 6.130 ; Rise       ; CLK             ;
;  VALUE[2] ; CLK        ; 6.349 ; 6.349 ; Rise       ; CLK             ;
;  VALUE[3] ; CLK        ; 6.217 ; 6.217 ; Rise       ; CLK             ;
;  VALUE[4] ; CLK        ; 6.544 ; 6.544 ; Rise       ; CLK             ;
;  VALUE[5] ; CLK        ; 6.685 ; 6.685 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; EMPTY     ; CLK        ; 4.557 ; 4.557 ; Rise       ; CLK             ;
; FULL      ; CLK        ; 4.698 ; 4.698 ; Rise       ; CLK             ;
; NUMS[*]   ; CLK        ; 4.433 ; 4.433 ; Rise       ; CLK             ;
;  NUMS[0]  ; CLK        ; 4.590 ; 4.590 ; Rise       ; CLK             ;
;  NUMS[1]  ; CLK        ; 4.450 ; 4.450 ; Rise       ; CLK             ;
;  NUMS[2]  ; CLK        ; 4.433 ; 4.433 ; Rise       ; CLK             ;
;  NUMS[3]  ; CLK        ; 4.546 ; 4.546 ; Rise       ; CLK             ;
;  NUMS[4]  ; CLK        ; 4.716 ; 4.716 ; Rise       ; CLK             ;
;  NUMS[5]  ; CLK        ; 4.737 ; 4.737 ; Rise       ; CLK             ;
; SEG_1[*]  ; CLK        ; 5.851 ; 5.851 ; Rise       ; CLK             ;
;  SEG_1[0] ; CLK        ; 6.014 ; 6.014 ; Rise       ; CLK             ;
;  SEG_1[1] ; CLK        ; 5.851 ; 5.851 ; Rise       ; CLK             ;
;  SEG_1[2] ; CLK        ; 5.856 ; 5.856 ; Rise       ; CLK             ;
;  SEG_1[3] ; CLK        ; 5.864 ; 5.864 ; Rise       ; CLK             ;
;  SEG_1[4] ; CLK        ; 5.874 ; 5.874 ; Rise       ; CLK             ;
;  SEG_1[5] ; CLK        ; 6.024 ; 6.024 ; Rise       ; CLK             ;
;  SEG_1[6] ; CLK        ; 5.961 ; 5.961 ; Rise       ; CLK             ;
; SEG_2[*]  ; CLK        ; 5.650 ; 5.650 ; Rise       ; CLK             ;
;  SEG_2[0] ; CLK        ; 5.958 ; 5.958 ; Rise       ; CLK             ;
;  SEG_2[1] ; CLK        ; 5.650 ; 5.650 ; Rise       ; CLK             ;
;  SEG_2[2] ; CLK        ; 5.987 ; 5.987 ; Rise       ; CLK             ;
;  SEG_2[3] ; CLK        ; 6.354 ; 6.354 ; Rise       ; CLK             ;
;  SEG_2[4] ; CLK        ; 6.135 ; 6.135 ; Rise       ; CLK             ;
;  SEG_2[5] ; CLK        ; 6.143 ; 6.143 ; Rise       ; CLK             ;
;  SEG_2[6] ; CLK        ; 6.133 ; 6.133 ; Rise       ; CLK             ;
; VALUE[*]  ; CLK        ; 5.058 ; 5.058 ; Rise       ; CLK             ;
;  VALUE[0] ; CLK        ; 5.179 ; 5.179 ; Rise       ; CLK             ;
;  VALUE[1] ; CLK        ; 5.249 ; 5.249 ; Rise       ; CLK             ;
;  VALUE[2] ; CLK        ; 5.336 ; 5.336 ; Rise       ; CLK             ;
;  VALUE[3] ; CLK        ; 5.058 ; 5.058 ; Rise       ; CLK             ;
;  VALUE[4] ; CLK        ; 5.566 ; 5.566 ; Rise       ; CLK             ;
;  VALUE[5] ; CLK        ; 5.584 ; 5.584 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; ADDR[0]    ; ADDR_L0     ; 2.611 ;       ;       ; 2.611 ;
; ADDR[0]    ; SEG_1[0]    ; 7.509 ; 7.509 ; 7.509 ; 7.509 ;
; ADDR[0]    ; SEG_1[1]    ; 7.348 ; 7.348 ; 7.348 ; 7.348 ;
; ADDR[0]    ; SEG_1[2]    ; 7.347 ; 7.347 ; 7.347 ; 7.347 ;
; ADDR[0]    ; SEG_1[3]    ; 7.360 ; 7.360 ; 7.360 ; 7.360 ;
; ADDR[0]    ; SEG_1[4]    ; 7.366 ; 7.366 ; 7.366 ; 7.366 ;
; ADDR[0]    ; SEG_1[5]    ; 7.515 ; 7.515 ; 7.515 ; 7.515 ;
; ADDR[0]    ; SEG_1[6]    ; 7.460 ; 7.460 ; 7.460 ; 7.460 ;
; ADDR[0]    ; SEG_2[0]    ; 8.331 ; 8.331 ; 8.331 ; 8.331 ;
; ADDR[0]    ; SEG_2[1]    ; 8.324 ; 8.324 ; 8.324 ; 8.324 ;
; ADDR[0]    ; SEG_2[2]    ; 8.356 ; 8.356 ; 8.356 ; 8.356 ;
; ADDR[0]    ; SEG_2[3]    ; 8.766 ; 8.766 ; 8.766 ; 8.766 ;
; ADDR[0]    ; SEG_2[4]    ; 8.508 ; 8.508 ; 8.508 ; 8.508 ;
; ADDR[0]    ; SEG_2[5]    ; 8.443 ; 8.443 ; 8.443 ; 8.443 ;
; ADDR[0]    ; SEG_2[6]    ; 8.504 ; 8.504 ; 8.504 ; 8.504 ;
; ADDR[0]    ; VALUE[0]    ; 5.564 ; 5.564 ; 5.564 ; 5.564 ;
; ADDR[0]    ; VALUE[1]    ; 5.219 ; 5.219 ; 5.219 ; 5.219 ;
; ADDR[0]    ; VALUE[2]    ; 5.631 ; 5.631 ; 5.631 ; 5.631 ;
; ADDR[0]    ; VALUE[3]    ; 5.354 ; 5.354 ; 5.354 ; 5.354 ;
; ADDR[0]    ; VALUE[4]    ; 5.621 ; 5.621 ; 5.621 ; 5.621 ;
; ADDR[0]    ; VALUE[5]    ; 5.764 ; 5.764 ; 5.764 ; 5.764 ;
; ADDR[1]    ; ADDR_L1     ; 2.817 ;       ;       ; 2.817 ;
; ADDR[1]    ; SEG_1[0]    ; 7.940 ; 7.940 ; 7.940 ; 7.940 ;
; ADDR[1]    ; SEG_1[1]    ; 7.779 ; 7.673 ; 7.673 ; 7.779 ;
; ADDR[1]    ; SEG_1[2]    ; 7.778 ; 7.778 ; 7.778 ; 7.778 ;
; ADDR[1]    ; SEG_1[3]    ; 7.791 ; 7.791 ; 7.791 ; 7.791 ;
; ADDR[1]    ; SEG_1[4]    ; 7.797 ; 7.797 ; 7.797 ; 7.797 ;
; ADDR[1]    ; SEG_1[5]    ; 7.946 ; 7.946 ; 7.946 ; 7.946 ;
; ADDR[1]    ; SEG_1[6]    ; 7.785 ; 7.891 ; 7.891 ; 7.785 ;
; ADDR[1]    ; SEG_2[0]    ; 8.762 ; 8.762 ; 8.762 ; 8.762 ;
; ADDR[1]    ; SEG_2[1]    ; 8.755 ; 8.755 ; 8.755 ; 8.755 ;
; ADDR[1]    ; SEG_2[2]    ; 8.787 ; 8.787 ; 8.787 ; 8.787 ;
; ADDR[1]    ; SEG_2[3]    ; 9.197 ; 9.197 ; 9.197 ; 9.197 ;
; ADDR[1]    ; SEG_2[4]    ; 8.939 ; 8.939 ; 8.939 ; 8.939 ;
; ADDR[1]    ; SEG_2[5]    ; 8.874 ; 8.874 ; 8.874 ; 8.874 ;
; ADDR[1]    ; SEG_2[6]    ; 8.935 ; 8.935 ; 8.935 ; 8.935 ;
; ADDR[1]    ; VALUE[0]    ; 5.995 ; 5.814 ; 5.814 ; 5.995 ;
; ADDR[1]    ; VALUE[1]    ; 5.806 ; 5.806 ; 5.806 ; 5.806 ;
; ADDR[1]    ; VALUE[2]    ; 6.096 ; 6.096 ; 6.096 ; 6.096 ;
; ADDR[1]    ; VALUE[3]    ; 5.891 ; 5.891 ; 5.891 ; 5.891 ;
; ADDR[1]    ; VALUE[4]    ; 6.027 ; 6.027 ; 6.027 ; 6.027 ;
; ADDR[1]    ; VALUE[5]    ; 6.312 ; 6.312 ; 6.312 ; 6.312 ;
; ADDR[2]    ; ADDR_L2     ; 2.892 ;       ;       ; 2.892 ;
; ADDR[2]    ; SEG_1[0]    ; 7.286 ; 7.286 ; 7.286 ; 7.286 ;
; ADDR[2]    ; SEG_1[1]    ; 7.125 ; 7.125 ; 7.125 ; 7.125 ;
; ADDR[2]    ; SEG_1[2]    ; 7.124 ; 7.124 ; 7.124 ; 7.124 ;
; ADDR[2]    ; SEG_1[3]    ; 7.137 ; 7.137 ; 7.137 ; 7.137 ;
; ADDR[2]    ; SEG_1[4]    ; 7.143 ; 7.143 ; 7.143 ; 7.143 ;
; ADDR[2]    ; SEG_1[5]    ; 7.292 ; 7.292 ; 7.292 ; 7.292 ;
; ADDR[2]    ; SEG_1[6]    ; 7.237 ; 7.237 ; 7.237 ; 7.237 ;
; ADDR[2]    ; SEG_2[0]    ; 8.108 ; 8.108 ; 8.108 ; 8.108 ;
; ADDR[2]    ; SEG_2[1]    ; 8.101 ; 8.101 ; 8.101 ; 8.101 ;
; ADDR[2]    ; SEG_2[2]    ; 8.133 ; 8.133 ; 8.133 ; 8.133 ;
; ADDR[2]    ; SEG_2[3]    ; 8.543 ; 8.543 ; 8.543 ; 8.543 ;
; ADDR[2]    ; SEG_2[4]    ; 8.285 ; 8.285 ; 8.285 ; 8.285 ;
; ADDR[2]    ; SEG_2[5]    ; 8.220 ; 8.220 ; 8.220 ; 8.220 ;
; ADDR[2]    ; SEG_2[6]    ; 8.281 ; 8.281 ; 8.281 ; 8.281 ;
; ADDR[2]    ; VALUE[0]    ; 5.195 ; 5.195 ; 5.195 ; 5.195 ;
; ADDR[2]    ; VALUE[1]    ; 5.124 ; 5.124 ; 5.124 ; 5.124 ;
; ADDR[2]    ; VALUE[2]    ; 5.426 ; 5.546 ; 5.546 ; 5.426 ;
; ADDR[2]    ; VALUE[3]    ; 5.101 ; 5.141 ; 5.141 ; 5.101 ;
; ADDR[2]    ; VALUE[4]    ; 5.480 ; 5.480 ; 5.480 ; 5.480 ;
; ADDR[2]    ; VALUE[5]    ; 5.614 ; 5.197 ; 5.197 ; 5.614 ;
; ADDR[3]    ; ADDR_L3     ; 2.545 ;       ;       ; 2.545 ;
; ADDR[3]    ; SEG_1[0]    ; 7.842 ; 7.842 ; 7.842 ; 7.842 ;
; ADDR[3]    ; SEG_1[1]    ; 7.681 ; 7.681 ; 7.681 ; 7.681 ;
; ADDR[3]    ; SEG_1[2]    ; 7.680 ; 7.680 ; 7.680 ; 7.680 ;
; ADDR[3]    ; SEG_1[3]    ; 7.693 ; 7.693 ; 7.693 ; 7.693 ;
; ADDR[3]    ; SEG_1[4]    ; 7.699 ; 7.699 ; 7.699 ; 7.699 ;
; ADDR[3]    ; SEG_1[5]    ; 7.848 ; 7.848 ; 7.848 ; 7.848 ;
; ADDR[3]    ; SEG_1[6]    ; 7.793 ; 7.793 ; 7.793 ; 7.793 ;
; ADDR[3]    ; SEG_2[0]    ; 8.664 ; 8.664 ; 8.664 ; 8.664 ;
; ADDR[3]    ; SEG_2[1]    ; 8.657 ; 8.657 ; 8.657 ; 8.657 ;
; ADDR[3]    ; SEG_2[2]    ; 8.689 ; 8.689 ; 8.689 ; 8.689 ;
; ADDR[3]    ; SEG_2[3]    ; 9.099 ; 9.099 ; 9.099 ; 9.099 ;
; ADDR[3]    ; SEG_2[4]    ; 8.841 ; 8.841 ; 8.841 ; 8.841 ;
; ADDR[3]    ; SEG_2[5]    ; 8.776 ; 8.776 ; 8.776 ; 8.776 ;
; ADDR[3]    ; SEG_2[6]    ; 8.837 ; 8.837 ; 8.837 ; 8.837 ;
; ADDR[3]    ; VALUE[0]    ; 5.665 ; 5.665 ; 5.665 ; 5.665 ;
; ADDR[3]    ; VALUE[1]    ; 5.105 ; 5.105 ; 5.105 ; 5.105 ;
; ADDR[3]    ; VALUE[2]    ; 5.404 ; 5.404 ; 5.404 ; 5.404 ;
; ADDR[3]    ; VALUE[3]    ; 5.479 ; 5.479 ; 5.479 ; 5.479 ;
; ADDR[3]    ; VALUE[4]    ; 6.036 ; 6.036 ; 6.036 ; 6.036 ;
; ADDR[3]    ; VALUE[5]    ; 5.153 ; 5.153 ; 5.153 ; 5.153 ;
; ADDR[4]    ; ADDR_L4     ; 2.857 ;       ;       ; 2.857 ;
; ADDR[4]    ; SEG_1[0]    ; 7.006 ; 7.006 ; 7.006 ; 7.006 ;
; ADDR[4]    ; SEG_1[1]    ; 6.845 ; 6.845 ; 6.845 ; 6.845 ;
; ADDR[4]    ; SEG_1[2]    ; 6.844 ; 6.844 ; 6.844 ; 6.844 ;
; ADDR[4]    ; SEG_1[3]    ; 6.857 ; 6.857 ; 6.857 ; 6.857 ;
; ADDR[4]    ; SEG_1[4]    ; 6.863 ; 6.863 ; 6.863 ; 6.863 ;
; ADDR[4]    ; SEG_1[5]    ; 7.012 ; 7.012 ; 7.012 ; 7.012 ;
; ADDR[4]    ; SEG_1[6]    ; 6.957 ; 6.957 ; 6.957 ; 6.957 ;
; ADDR[4]    ; SEG_2[0]    ; 7.828 ; 7.828 ; 7.828 ; 7.828 ;
; ADDR[4]    ; SEG_2[1]    ; 7.821 ; 7.821 ; 7.821 ; 7.821 ;
; ADDR[4]    ; SEG_2[2]    ; 7.853 ; 7.853 ; 7.853 ; 7.853 ;
; ADDR[4]    ; SEG_2[3]    ; 8.263 ; 8.263 ; 8.263 ; 8.263 ;
; ADDR[4]    ; SEG_2[4]    ; 8.005 ; 8.005 ; 8.005 ; 8.005 ;
; ADDR[4]    ; SEG_2[5]    ; 7.940 ; 7.940 ; 7.940 ; 7.940 ;
; ADDR[4]    ; SEG_2[6]    ; 8.001 ; 8.001 ; 8.001 ; 8.001 ;
; ADDR[4]    ; VALUE[0]    ; 4.277 ; 4.561 ; 4.561 ; 4.277 ;
; ADDR[4]    ; VALUE[1]    ; 4.442 ; 4.641 ; 4.641 ; 4.442 ;
; ADDR[4]    ; VALUE[2]    ; 4.942 ; 5.236 ; 5.236 ; 4.942 ;
; ADDR[4]    ; VALUE[3]    ; 5.086 ; 5.086 ; 5.086 ; 5.086 ;
; ADDR[4]    ; VALUE[4]    ; 4.777 ; 4.777 ; 4.777 ; 4.777 ;
; ADDR[4]    ; VALUE[5]    ; 5.225 ; 5.225 ; 5.225 ; 5.225 ;
; ADDR[5]    ; ADDR_L5     ; 3.255 ;       ;       ; 3.255 ;
; ADDR[5]    ; SEG_1[0]    ; 7.466 ; 7.466 ; 7.466 ; 7.466 ;
; ADDR[5]    ; SEG_1[1]    ; 7.305 ; 7.305 ; 7.305 ; 7.305 ;
; ADDR[5]    ; SEG_1[2]    ; 7.304 ; 7.304 ; 7.304 ; 7.304 ;
; ADDR[5]    ; SEG_1[3]    ; 7.317 ; 7.317 ; 7.317 ; 7.317 ;
; ADDR[5]    ; SEG_1[4]    ; 7.323 ; 7.323 ; 7.323 ; 7.323 ;
; ADDR[5]    ; SEG_1[5]    ; 7.472 ; 7.472 ; 7.472 ; 7.472 ;
; ADDR[5]    ; SEG_1[6]    ; 7.417 ; 7.417 ; 7.417 ; 7.417 ;
; ADDR[5]    ; SEG_2[0]    ; 8.288 ; 8.288 ; 8.288 ; 8.288 ;
; ADDR[5]    ; SEG_2[1]    ; 8.281 ; 8.281 ; 8.281 ; 8.281 ;
; ADDR[5]    ; SEG_2[2]    ; 8.313 ; 8.313 ; 8.313 ; 8.313 ;
; ADDR[5]    ; SEG_2[3]    ; 8.723 ; 8.723 ; 8.723 ; 8.723 ;
; ADDR[5]    ; SEG_2[4]    ; 8.465 ; 8.465 ; 8.465 ; 8.465 ;
; ADDR[5]    ; SEG_2[5]    ; 8.400 ; 8.400 ; 8.400 ; 8.400 ;
; ADDR[5]    ; SEG_2[6]    ; 8.461 ; 8.461 ; 8.461 ; 8.461 ;
; ADDR[5]    ; VALUE[0]    ; 5.289 ; 5.289 ; 5.289 ; 5.289 ;
; ADDR[5]    ; VALUE[1]    ; 4.392 ; 4.551 ; 4.551 ; 4.392 ;
; ADDR[5]    ; VALUE[2]    ; 5.028 ; 5.146 ; 5.146 ; 5.028 ;
; ADDR[5]    ; VALUE[3]    ; 5.103 ; 5.103 ; 5.103 ; 5.103 ;
; ADDR[5]    ; VALUE[4]    ; 5.660 ; 5.660 ; 5.660 ; 5.660 ;
; ADDR[5]    ; VALUE[5]    ; 4.846 ; 4.846 ; 4.846 ; 4.846 ;
; MODE[0]    ; MODE_L0     ; 2.289 ;       ;       ; 2.289 ;
; MODE[1]    ; MODE_L1     ; 2.423 ;       ;       ; 2.423 ;
; NUMMODE    ; NUMMODE_L   ; 3.033 ;       ;       ; 3.033 ;
; NUMMODE    ; SEG_1[0]    ; 3.052 ; 3.052 ; 3.052 ; 3.052 ;
; NUMMODE    ; SEG_1[1]    ; 2.895 ;       ;       ; 2.895 ;
; NUMMODE    ; SEG_1[2]    ; 2.891 ; 2.891 ; 2.891 ; 2.891 ;
; NUMMODE    ; SEG_1[3]    ; 2.900 ; 2.900 ; 2.900 ; 2.900 ;
; NUMMODE    ; SEG_1[4]    ; 2.910 ; 2.910 ; 2.910 ; 2.910 ;
; NUMMODE    ; SEG_1[5]    ;       ; 3.059 ; 3.059 ;       ;
; NUMMODE    ; SEG_1[6]    ;       ; 3.009 ; 3.009 ;       ;
; NUMMODE    ; SEG_2[0]    ; 3.242 ; 3.156 ; 3.156 ; 3.242 ;
; NUMMODE    ; SEG_2[1]    ; 3.779 ; 3.779 ; 3.779 ; 3.779 ;
; NUMMODE    ; SEG_2[2]    ; 3.261 ; 3.261 ; 3.261 ; 3.261 ;
; NUMMODE    ; SEG_2[3]    ; 3.386 ; 3.386 ; 3.386 ; 3.386 ;
; NUMMODE    ; SEG_2[4]    ; 3.416 ; 3.416 ; 3.416 ; 3.416 ;
; NUMMODE    ; SEG_2[5]    ; 3.342 ; 3.342 ; 3.342 ; 3.342 ;
; NUMMODE    ; SEG_2[6]    ; 3.405 ; 3.405 ; 3.405 ; 3.405 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; ADDR[0]    ; ADDR_L0     ; 2.611 ;       ;       ; 2.611 ;
; ADDR[0]    ; SEG_1[0]    ; 4.966 ; 4.966 ; 4.966 ; 4.966 ;
; ADDR[0]    ; SEG_1[1]    ; 4.828 ; 4.870 ; 4.870 ; 4.828 ;
; ADDR[0]    ; SEG_1[2]    ; 4.792 ; 4.792 ; 4.792 ; 4.792 ;
; ADDR[0]    ; SEG_1[3]    ; 4.806 ; 4.806 ; 4.806 ; 4.806 ;
; ADDR[0]    ; SEG_1[4]    ; 4.817 ; 4.817 ; 4.817 ; 4.817 ;
; ADDR[0]    ; SEG_1[5]    ; 4.959 ; 4.959 ; 4.959 ; 4.959 ;
; ADDR[0]    ; SEG_1[6]    ; 4.963 ; 4.921 ; 4.921 ; 4.963 ;
; ADDR[0]    ; SEG_2[0]    ; 4.916 ; 4.916 ; 4.916 ; 4.916 ;
; ADDR[0]    ; SEG_2[1]    ; 4.608 ; 4.608 ; 4.608 ; 4.608 ;
; ADDR[0]    ; SEG_2[2]    ; 4.945 ; 4.945 ; 4.945 ; 4.945 ;
; ADDR[0]    ; SEG_2[3]    ; 5.420 ; 5.420 ; 5.420 ; 5.420 ;
; ADDR[0]    ; SEG_2[4]    ; 5.093 ; 5.093 ; 5.093 ; 5.093 ;
; ADDR[0]    ; SEG_2[5]    ; 5.101 ; 5.101 ; 5.101 ; 5.101 ;
; ADDR[0]    ; SEG_2[6]    ; 5.091 ; 5.091 ; 5.091 ; 5.091 ;
; ADDR[0]    ; VALUE[0]    ; 4.298 ; 4.407 ; 4.407 ; 4.298 ;
; ADDR[0]    ; VALUE[1]    ; 4.373 ; 4.301 ; 4.301 ; 4.373 ;
; ADDR[0]    ; VALUE[2]    ; 4.473 ; 4.473 ; 4.473 ; 4.473 ;
; ADDR[0]    ; VALUE[3]    ; 4.185 ; 4.016 ; 4.016 ; 4.185 ;
; ADDR[0]    ; VALUE[4]    ; 4.387 ; 4.429 ; 4.429 ; 4.387 ;
; ADDR[0]    ; VALUE[5]    ; 4.816 ; 4.816 ; 4.816 ; 4.816 ;
; ADDR[1]    ; ADDR_L1     ; 2.817 ;       ;       ; 2.817 ;
; ADDR[1]    ; SEG_1[0]    ; 5.409 ; 5.409 ; 5.409 ; 5.409 ;
; ADDR[1]    ; SEG_1[1]    ; 5.246 ; 5.246 ; 5.246 ; 5.246 ;
; ADDR[1]    ; SEG_1[2]    ; 5.251 ; 5.251 ; 5.251 ; 5.251 ;
; ADDR[1]    ; SEG_1[3]    ; 5.259 ; 5.259 ; 5.259 ; 5.259 ;
; ADDR[1]    ; SEG_1[4]    ; 5.269 ; 5.269 ; 5.269 ; 5.269 ;
; ADDR[1]    ; SEG_1[5]    ; 5.419 ; 5.419 ; 5.419 ; 5.419 ;
; ADDR[1]    ; SEG_1[6]    ; 5.356 ; 5.356 ; 5.356 ; 5.356 ;
; ADDR[1]    ; SEG_2[0]    ; 5.618 ; 5.618 ; 5.618 ; 5.618 ;
; ADDR[1]    ; SEG_2[1]    ; 5.132 ; 5.132 ; 5.132 ; 5.132 ;
; ADDR[1]    ; SEG_2[2]    ; 5.580 ; 5.580 ; 5.580 ; 5.580 ;
; ADDR[1]    ; SEG_2[3]    ; 5.780 ; 5.780 ; 5.780 ; 5.780 ;
; ADDR[1]    ; SEG_2[4]    ; 5.795 ; 5.795 ; 5.795 ; 5.795 ;
; ADDR[1]    ; SEG_2[5]    ; 5.803 ; 5.803 ; 5.803 ; 5.803 ;
; ADDR[1]    ; SEG_2[6]    ; 5.793 ; 5.793 ; 5.793 ; 5.793 ;
; ADDR[1]    ; VALUE[0]    ; 4.649 ; 4.649 ; 4.649 ; 4.649 ;
; ADDR[1]    ; VALUE[1]    ; 4.744 ; 4.744 ; 4.744 ; 4.744 ;
; ADDR[1]    ; VALUE[2]    ; 4.762 ; 4.930 ; 4.930 ; 4.762 ;
; ADDR[1]    ; VALUE[3]    ; 4.718 ; 4.718 ; 4.718 ; 4.718 ;
; ADDR[1]    ; VALUE[4]    ; 5.044 ; 5.044 ; 5.044 ; 5.044 ;
; ADDR[1]    ; VALUE[5]    ; 4.979 ; 4.979 ; 4.979 ; 4.979 ;
; ADDR[2]    ; ADDR_L2     ; 2.892 ;       ;       ; 2.892 ;
; ADDR[2]    ; SEG_1[0]    ; 4.820 ; 4.820 ; 4.820 ; 4.820 ;
; ADDR[2]    ; SEG_1[1]    ; 4.973 ; 4.657 ; 4.657 ; 4.973 ;
; ADDR[2]    ; SEG_1[2]    ; 4.662 ; 4.662 ; 4.662 ; 4.662 ;
; ADDR[2]    ; SEG_1[3]    ; 4.670 ; 4.670 ; 4.670 ; 4.670 ;
; ADDR[2]    ; SEG_1[4]    ; 4.996 ; 4.680 ; 4.680 ; 4.996 ;
; ADDR[2]    ; SEG_1[5]    ; 4.830 ; 4.830 ; 4.830 ; 4.830 ;
; ADDR[2]    ; SEG_1[6]    ; 4.767 ; 5.083 ; 5.083 ; 4.767 ;
; ADDR[2]    ; SEG_2[0]    ; 5.042 ; 5.042 ; 5.042 ; 5.042 ;
; ADDR[2]    ; SEG_2[1]    ; 4.401 ; 4.401 ; 4.401 ; 4.401 ;
; ADDR[2]    ; SEG_2[2]    ; 4.849 ; 4.849 ; 4.849 ; 4.849 ;
; ADDR[2]    ; SEG_2[3]    ; 5.049 ; 5.049 ; 5.049 ; 5.049 ;
; ADDR[2]    ; SEG_2[4]    ; 5.219 ; 5.219 ; 5.219 ; 5.219 ;
; ADDR[2]    ; SEG_2[5]    ; 5.227 ; 5.227 ; 5.227 ; 5.227 ;
; ADDR[2]    ; SEG_2[6]    ; 5.217 ; 5.217 ; 5.217 ; 5.217 ;
; ADDR[2]    ; VALUE[0]    ; 4.250 ; 4.140 ; 4.140 ; 4.250 ;
; ADDR[2]    ; VALUE[1]    ; 4.517 ; 4.218 ; 4.218 ; 4.517 ;
; ADDR[2]    ; VALUE[2]    ; 4.326 ; 4.031 ; 4.031 ; 4.326 ;
; ADDR[2]    ; VALUE[3]    ; 4.466 ; 4.424 ; 4.424 ; 4.466 ;
; ADDR[2]    ; VALUE[4]    ; 4.578 ; 4.607 ; 4.607 ; 4.578 ;
; ADDR[2]    ; VALUE[5]    ; 4.706 ; 4.390 ; 4.390 ; 4.706 ;
; ADDR[3]    ; ADDR_L3     ; 2.545 ;       ;       ; 2.545 ;
; ADDR[3]    ; SEG_1[0]    ; 5.103 ; 5.103 ; 5.103 ; 5.103 ;
; ADDR[3]    ; SEG_1[1]    ; 5.024 ; 4.940 ; 4.940 ; 5.024 ;
; ADDR[3]    ; SEG_1[2]    ; 4.945 ; 4.945 ; 4.945 ; 4.945 ;
; ADDR[3]    ; SEG_1[3]    ; 4.953 ; 4.953 ; 4.953 ; 4.953 ;
; ADDR[3]    ; SEG_1[4]    ; 5.047 ; 4.963 ; 4.963 ; 5.047 ;
; ADDR[3]    ; SEG_1[5]    ; 5.113 ; 5.113 ; 5.113 ; 5.113 ;
; ADDR[3]    ; SEG_1[6]    ; 5.050 ; 5.134 ; 5.134 ; 5.050 ;
; ADDR[3]    ; SEG_2[0]    ; 5.055 ; 5.055 ; 5.055 ; 5.055 ;
; ADDR[3]    ; SEG_2[1]    ; 4.484 ; 4.484 ; 4.484 ; 4.484 ;
; ADDR[3]    ; SEG_2[2]    ; 4.932 ; 4.932 ; 4.932 ; 4.932 ;
; ADDR[3]    ; SEG_2[3]    ; 5.132 ; 5.132 ; 5.132 ; 5.132 ;
; ADDR[3]    ; SEG_2[4]    ; 5.232 ; 5.232 ; 5.232 ; 5.232 ;
; ADDR[3]    ; SEG_2[5]    ; 5.240 ; 5.240 ; 5.240 ; 5.240 ;
; ADDR[3]    ; SEG_2[6]    ; 5.230 ; 5.230 ; 5.230 ; 5.230 ;
; ADDR[3]    ; VALUE[0]    ; 4.255 ; 4.377 ; 4.377 ; 4.255 ;
; ADDR[3]    ; VALUE[1]    ; 4.336 ; 4.455 ; 4.455 ; 4.336 ;
; ADDR[3]    ; VALUE[2]    ; 4.162 ; 4.114 ; 4.114 ; 4.162 ;
; ADDR[3]    ; VALUE[3]    ; 4.155 ; 4.282 ; 4.282 ; 4.155 ;
; ADDR[3]    ; VALUE[4]    ; 4.781 ; 4.936 ; 4.936 ; 4.781 ;
; ADDR[3]    ; VALUE[5]    ; 4.757 ; 4.673 ; 4.673 ; 4.757 ;
; ADDR[4]    ; ADDR_L4     ; 2.857 ;       ;       ; 2.857 ;
; ADDR[4]    ; SEG_1[0]    ; 4.710 ; 4.710 ; 4.710 ; 4.710 ;
; ADDR[4]    ; SEG_1[1]    ; 4.720 ; 4.572 ; 4.572 ; 4.720 ;
; ADDR[4]    ; SEG_1[2]    ; 4.536 ; 4.536 ; 4.536 ; 4.536 ;
; ADDR[4]    ; SEG_1[3]    ; 4.550 ; 4.550 ; 4.550 ; 4.550 ;
; ADDR[4]    ; SEG_1[4]    ; 4.561 ; 4.561 ; 4.561 ; 4.561 ;
; ADDR[4]    ; SEG_1[5]    ; 4.703 ; 4.703 ; 4.703 ; 4.703 ;
; ADDR[4]    ; SEG_1[6]    ; 4.665 ; 4.830 ; 4.830 ; 4.665 ;
; ADDR[4]    ; SEG_2[0]    ; 4.672 ; 4.672 ; 4.672 ; 4.672 ;
; ADDR[4]    ; SEG_2[1]    ; 4.364 ; 4.364 ; 4.364 ; 4.364 ;
; ADDR[4]    ; SEG_2[2]    ; 4.701 ; 4.701 ; 4.701 ; 4.701 ;
; ADDR[4]    ; SEG_2[3]    ; 5.176 ; 5.176 ; 5.176 ; 5.176 ;
; ADDR[4]    ; SEG_2[4]    ; 4.849 ; 4.849 ; 4.849 ; 4.849 ;
; ADDR[4]    ; SEG_2[5]    ; 4.857 ; 4.857 ; 4.857 ; 4.857 ;
; ADDR[4]    ; SEG_2[6]    ; 4.847 ; 4.847 ; 4.847 ; 4.847 ;
; ADDR[4]    ; VALUE[0]    ; 4.075 ; 4.069 ; 4.069 ; 4.075 ;
; ADDR[4]    ; VALUE[1]    ; 4.078 ; 4.148 ; 4.148 ; 4.078 ;
; ADDR[4]    ; VALUE[2]    ; 4.451 ; 4.456 ; 4.456 ; 4.451 ;
; ADDR[4]    ; VALUE[3]    ; 3.772 ; 3.874 ; 3.874 ; 3.772 ;
; ADDR[4]    ; VALUE[4]    ; 4.299 ; 4.131 ; 4.131 ; 4.299 ;
; ADDR[4]    ; VALUE[5]    ; 4.453 ; 4.367 ; 4.367 ; 4.453 ;
; ADDR[5]    ; ADDR_L5     ; 3.255 ;       ;       ; 3.255 ;
; ADDR[5]    ; SEG_1[0]    ; 4.672 ; 4.672 ; 4.672 ; 4.672 ;
; ADDR[5]    ; SEG_1[1]    ; 5.113 ; 4.534 ; 4.534 ; 5.113 ;
; ADDR[5]    ; SEG_1[2]    ; 4.498 ; 4.498 ; 4.498 ; 4.498 ;
; ADDR[5]    ; SEG_1[3]    ; 4.512 ; 4.512 ; 4.512 ; 4.512 ;
; ADDR[5]    ; SEG_1[4]    ; 4.523 ; 4.523 ; 4.523 ; 4.523 ;
; ADDR[5]    ; SEG_1[5]    ; 4.665 ; 4.665 ; 4.665 ; 4.665 ;
; ADDR[5]    ; SEG_1[6]    ; 4.627 ; 5.223 ; 5.223 ; 4.627 ;
; ADDR[5]    ; SEG_2[0]    ; 5.362 ; 5.362 ; 5.362 ; 5.362 ;
; ADDR[5]    ; SEG_2[1]    ; 4.741 ; 4.741 ; 4.741 ; 4.741 ;
; ADDR[5]    ; SEG_2[2]    ; 5.189 ; 5.189 ; 5.189 ; 5.189 ;
; ADDR[5]    ; SEG_2[3]    ; 5.389 ; 5.389 ; 5.389 ; 5.389 ;
; ADDR[5]    ; SEG_2[4]    ; 5.557 ; 5.557 ; 5.557 ; 5.557 ;
; ADDR[5]    ; SEG_2[5]    ; 5.407 ; 5.407 ; 5.407 ; 5.407 ;
; ADDR[5]    ; SEG_2[6]    ; 5.556 ; 5.556 ; 5.556 ; 5.556 ;
; ADDR[5]    ; VALUE[0]    ; 4.251 ; 4.251 ; 4.251 ; 4.251 ;
; ADDR[5]    ; VALUE[1]    ; 4.311 ; 4.311 ; 4.311 ; 4.311 ;
; ADDR[5]    ; VALUE[2]    ; 4.371 ; 4.371 ; 4.371 ; 4.371 ;
; ADDR[5]    ; VALUE[3]    ; 4.740 ; 4.680 ; 4.680 ; 4.740 ;
; ADDR[5]    ; VALUE[4]    ; 4.761 ; 4.093 ; 4.093 ; 4.761 ;
; ADDR[5]    ; VALUE[5]    ; 4.846 ; 4.789 ; 4.789 ; 4.846 ;
; MODE[0]    ; MODE_L0     ; 2.289 ;       ;       ; 2.289 ;
; MODE[1]    ; MODE_L1     ; 2.423 ;       ;       ; 2.423 ;
; NUMMODE    ; NUMMODE_L   ; 3.033 ;       ;       ; 3.033 ;
; NUMMODE    ; SEG_1[0]    ; 3.052 ; 3.052 ; 3.052 ; 3.052 ;
; NUMMODE    ; SEG_1[1]    ; 2.895 ;       ;       ; 2.895 ;
; NUMMODE    ; SEG_1[2]    ; 2.891 ; 2.891 ; 2.891 ; 2.891 ;
; NUMMODE    ; SEG_1[3]    ; 2.900 ; 2.900 ; 2.900 ; 2.900 ;
; NUMMODE    ; SEG_1[4]    ; 2.910 ; 2.910 ; 2.910 ; 2.910 ;
; NUMMODE    ; SEG_1[5]    ;       ; 3.059 ; 3.059 ;       ;
; NUMMODE    ; SEG_1[6]    ;       ; 3.009 ; 3.009 ;       ;
; NUMMODE    ; SEG_2[0]    ; 3.156 ; 3.156 ; 3.156 ; 3.156 ;
; NUMMODE    ; SEG_2[1]    ; 3.779 ; 3.779 ; 3.779 ; 3.779 ;
; NUMMODE    ; SEG_2[2]    ; 3.261 ; 3.261 ; 3.261 ; 3.261 ;
; NUMMODE    ; SEG_2[3]    ; 3.323 ; 3.323 ; 3.323 ; 3.323 ;
; NUMMODE    ; SEG_2[4]    ; 3.347 ; 3.347 ; 3.347 ; 3.347 ;
; NUMMODE    ; SEG_2[5]    ; 3.259 ; 3.342 ; 3.342 ; 3.259 ;
; NUMMODE    ; SEG_2[6]    ; 3.347 ; 3.347 ; 3.347 ; 3.347 ;
+------------+-------------+-------+-------+-------+-------+


+--------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                  ;
+----------------------+-----------+-------+-----------+---------+---------------------+
; Clock                ; Setup     ; Hold  ; Recovery  ; Removal ; Minimum Pulse Width ;
+----------------------+-----------+-------+-----------+---------+---------------------+
; Worst-case Slack     ; -6.770    ; 0.215 ; -6.006    ; 2.090   ; -2.064              ;
;  CLK                 ; -6.770    ; 0.215 ; -6.006    ; 2.090   ; -2.064              ;
;  altera_reserved_tck ; N/A       ; N/A   ; N/A       ; N/A     ; 97.531              ;
; Design-wide TNS      ; -2740.294 ; 0.0   ; -1873.872 ; 0.0     ; -985.393            ;
;  CLK                 ; -2740.294 ; 0.000 ; -1873.872 ; 0.000   ; -985.393            ;
;  altera_reserved_tck ; N/A       ; N/A   ; N/A       ; N/A     ; 0.000               ;
+----------------------+-----------+-------+-----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ADDR[*]   ; CLK        ; 7.290 ; 7.290 ; Rise       ; CLK             ;
;  ADDR[0]  ; CLK        ; 6.116 ; 6.116 ; Rise       ; CLK             ;
;  ADDR[1]  ; CLK        ; 7.290 ; 7.290 ; Rise       ; CLK             ;
;  ADDR[2]  ; CLK        ; 5.329 ; 5.329 ; Rise       ; CLK             ;
;  ADDR[3]  ; CLK        ; 6.372 ; 6.372 ; Rise       ; CLK             ;
;  ADDR[4]  ; CLK        ; 4.867 ; 4.867 ; Rise       ; CLK             ;
;  ADDR[5]  ; CLK        ; 5.368 ; 5.368 ; Rise       ; CLK             ;
; BUTTON    ; CLK        ; 8.806 ; 8.806 ; Rise       ; CLK             ;
; MODE[*]   ; CLK        ; 4.084 ; 4.084 ; Rise       ; CLK             ;
;  MODE[0]  ; CLK        ; 4.084 ; 4.084 ; Rise       ; CLK             ;
;  MODE[1]  ; CLK        ; 2.566 ; 2.566 ; Rise       ; CLK             ;
; RESET     ; CLK        ; 8.232 ; 8.232 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; ADDR[*]   ; CLK        ; 0.859  ; 0.859  ; Rise       ; CLK             ;
;  ADDR[0]  ; CLK        ; 0.859  ; 0.859  ; Rise       ; CLK             ;
;  ADDR[1]  ; CLK        ; 0.395  ; 0.395  ; Rise       ; CLK             ;
;  ADDR[2]  ; CLK        ; 0.463  ; 0.463  ; Rise       ; CLK             ;
;  ADDR[3]  ; CLK        ; 0.372  ; 0.372  ; Rise       ; CLK             ;
;  ADDR[4]  ; CLK        ; 0.572  ; 0.572  ; Rise       ; CLK             ;
;  ADDR[5]  ; CLK        ; 0.628  ; 0.628  ; Rise       ; CLK             ;
; BUTTON    ; CLK        ; -3.443 ; -3.443 ; Rise       ; CLK             ;
; MODE[*]   ; CLK        ; 0.602  ; 0.602  ; Rise       ; CLK             ;
;  MODE[0]  ; CLK        ; 0.552  ; 0.552  ; Rise       ; CLK             ;
;  MODE[1]  ; CLK        ; 0.602  ; 0.602  ; Rise       ; CLK             ;
; RESET     ; CLK        ; -3.237 ; -3.237 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; EMPTY     ; CLK        ; 9.743  ; 9.743  ; Rise       ; CLK             ;
; FULL      ; CLK        ; 10.082 ; 10.082 ; Rise       ; CLK             ;
; NUMS[*]   ; CLK        ; 9.402  ; 9.402  ; Rise       ; CLK             ;
;  NUMS[0]  ; CLK        ; 9.074  ; 9.074  ; Rise       ; CLK             ;
;  NUMS[1]  ; CLK        ; 8.634  ; 8.634  ; Rise       ; CLK             ;
;  NUMS[2]  ; CLK        ; 8.529  ; 8.529  ; Rise       ; CLK             ;
;  NUMS[3]  ; CLK        ; 8.911  ; 8.911  ; Rise       ; CLK             ;
;  NUMS[4]  ; CLK        ; 9.369  ; 9.369  ; Rise       ; CLK             ;
;  NUMS[5]  ; CLK        ; 9.402  ; 9.402  ; Rise       ; CLK             ;
; SEG_1[*]  ; CLK        ; 19.088 ; 19.088 ; Rise       ; CLK             ;
;  SEG_1[0] ; CLK        ; 19.071 ; 19.071 ; Rise       ; CLK             ;
;  SEG_1[1] ; CLK        ; 18.671 ; 18.671 ; Rise       ; CLK             ;
;  SEG_1[2] ; CLK        ; 18.706 ; 18.706 ; Rise       ; CLK             ;
;  SEG_1[3] ; CLK        ; 18.710 ; 18.710 ; Rise       ; CLK             ;
;  SEG_1[4] ; CLK        ; 18.725 ; 18.725 ; Rise       ; CLK             ;
;  SEG_1[5] ; CLK        ; 19.088 ; 19.088 ; Rise       ; CLK             ;
;  SEG_1[6] ; CLK        ; 18.956 ; 18.956 ; Rise       ; CLK             ;
; SEG_2[*]  ; CLK        ; 22.838 ; 22.838 ; Rise       ; CLK             ;
;  SEG_2[0] ; CLK        ; 21.569 ; 21.569 ; Rise       ; CLK             ;
;  SEG_2[1] ; CLK        ; 21.529 ; 21.529 ; Rise       ; CLK             ;
;  SEG_2[2] ; CLK        ; 21.596 ; 21.596 ; Rise       ; CLK             ;
;  SEG_2[3] ; CLK        ; 22.838 ; 22.838 ; Rise       ; CLK             ;
;  SEG_2[4] ; CLK        ; 21.930 ; 21.930 ; Rise       ; CLK             ;
;  SEG_2[5] ; CLK        ; 21.777 ; 21.777 ; Rise       ; CLK             ;
;  SEG_2[6] ; CLK        ; 21.929 ; 21.929 ; Rise       ; CLK             ;
; VALUE[*]  ; CLK        ; 14.508 ; 14.508 ; Rise       ; CLK             ;
;  VALUE[0] ; CLK        ; 13.625 ; 13.625 ; Rise       ; CLK             ;
;  VALUE[1] ; CLK        ; 13.196 ; 13.196 ; Rise       ; CLK             ;
;  VALUE[2] ; CLK        ; 13.934 ; 13.934 ; Rise       ; CLK             ;
;  VALUE[3] ; CLK        ; 13.416 ; 13.416 ; Rise       ; CLK             ;
;  VALUE[4] ; CLK        ; 14.149 ; 14.149 ; Rise       ; CLK             ;
;  VALUE[5] ; CLK        ; 14.508 ; 14.508 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; EMPTY     ; CLK        ; 4.557 ; 4.557 ; Rise       ; CLK             ;
; FULL      ; CLK        ; 4.698 ; 4.698 ; Rise       ; CLK             ;
; NUMS[*]   ; CLK        ; 4.433 ; 4.433 ; Rise       ; CLK             ;
;  NUMS[0]  ; CLK        ; 4.590 ; 4.590 ; Rise       ; CLK             ;
;  NUMS[1]  ; CLK        ; 4.450 ; 4.450 ; Rise       ; CLK             ;
;  NUMS[2]  ; CLK        ; 4.433 ; 4.433 ; Rise       ; CLK             ;
;  NUMS[3]  ; CLK        ; 4.546 ; 4.546 ; Rise       ; CLK             ;
;  NUMS[4]  ; CLK        ; 4.716 ; 4.716 ; Rise       ; CLK             ;
;  NUMS[5]  ; CLK        ; 4.737 ; 4.737 ; Rise       ; CLK             ;
; SEG_1[*]  ; CLK        ; 5.851 ; 5.851 ; Rise       ; CLK             ;
;  SEG_1[0] ; CLK        ; 6.014 ; 6.014 ; Rise       ; CLK             ;
;  SEG_1[1] ; CLK        ; 5.851 ; 5.851 ; Rise       ; CLK             ;
;  SEG_1[2] ; CLK        ; 5.856 ; 5.856 ; Rise       ; CLK             ;
;  SEG_1[3] ; CLK        ; 5.864 ; 5.864 ; Rise       ; CLK             ;
;  SEG_1[4] ; CLK        ; 5.874 ; 5.874 ; Rise       ; CLK             ;
;  SEG_1[5] ; CLK        ; 6.024 ; 6.024 ; Rise       ; CLK             ;
;  SEG_1[6] ; CLK        ; 5.961 ; 5.961 ; Rise       ; CLK             ;
; SEG_2[*]  ; CLK        ; 5.650 ; 5.650 ; Rise       ; CLK             ;
;  SEG_2[0] ; CLK        ; 5.958 ; 5.958 ; Rise       ; CLK             ;
;  SEG_2[1] ; CLK        ; 5.650 ; 5.650 ; Rise       ; CLK             ;
;  SEG_2[2] ; CLK        ; 5.987 ; 5.987 ; Rise       ; CLK             ;
;  SEG_2[3] ; CLK        ; 6.354 ; 6.354 ; Rise       ; CLK             ;
;  SEG_2[4] ; CLK        ; 6.135 ; 6.135 ; Rise       ; CLK             ;
;  SEG_2[5] ; CLK        ; 6.143 ; 6.143 ; Rise       ; CLK             ;
;  SEG_2[6] ; CLK        ; 6.133 ; 6.133 ; Rise       ; CLK             ;
; VALUE[*]  ; CLK        ; 5.058 ; 5.058 ; Rise       ; CLK             ;
;  VALUE[0] ; CLK        ; 5.179 ; 5.179 ; Rise       ; CLK             ;
;  VALUE[1] ; CLK        ; 5.249 ; 5.249 ; Rise       ; CLK             ;
;  VALUE[2] ; CLK        ; 5.336 ; 5.336 ; Rise       ; CLK             ;
;  VALUE[3] ; CLK        ; 5.058 ; 5.058 ; Rise       ; CLK             ;
;  VALUE[4] ; CLK        ; 5.566 ; 5.566 ; Rise       ; CLK             ;
;  VALUE[5] ; CLK        ; 5.584 ; 5.584 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; ADDR[0]    ; ADDR_L0     ; 5.387  ;        ;        ; 5.387  ;
; ADDR[0]    ; SEG_1[0]    ; 18.525 ; 18.525 ; 18.525 ; 18.525 ;
; ADDR[0]    ; SEG_1[1]    ; 18.125 ; 18.125 ; 18.125 ; 18.125 ;
; ADDR[0]    ; SEG_1[2]    ; 18.160 ; 18.160 ; 18.160 ; 18.160 ;
; ADDR[0]    ; SEG_1[3]    ; 18.164 ; 18.164 ; 18.164 ; 18.164 ;
; ADDR[0]    ; SEG_1[4]    ; 18.179 ; 18.179 ; 18.179 ; 18.179 ;
; ADDR[0]    ; SEG_1[5]    ; 18.542 ; 18.542 ; 18.542 ; 18.542 ;
; ADDR[0]    ; SEG_1[6]    ; 18.410 ; 18.410 ; 18.410 ; 18.410 ;
; ADDR[0]    ; SEG_2[0]    ; 21.023 ; 21.023 ; 21.023 ; 21.023 ;
; ADDR[0]    ; SEG_2[1]    ; 20.983 ; 20.983 ; 20.983 ; 20.983 ;
; ADDR[0]    ; SEG_2[2]    ; 21.050 ; 21.050 ; 21.050 ; 21.050 ;
; ADDR[0]    ; SEG_2[3]    ; 22.292 ; 22.292 ; 22.292 ; 22.292 ;
; ADDR[0]    ; SEG_2[4]    ; 21.384 ; 21.384 ; 21.384 ; 21.384 ;
; ADDR[0]    ; SEG_2[5]    ; 21.231 ; 21.231 ; 21.231 ; 21.231 ;
; ADDR[0]    ; SEG_2[6]    ; 21.383 ; 21.383 ; 21.383 ; 21.383 ;
; ADDR[0]    ; VALUE[0]    ; 13.123 ; 13.123 ; 13.123 ; 13.123 ;
; ADDR[0]    ; VALUE[1]    ; 12.239 ; 12.239 ; 12.239 ; 12.239 ;
; ADDR[0]    ; VALUE[2]    ; 13.472 ; 13.472 ; 13.472 ; 13.472 ;
; ADDR[0]    ; VALUE[3]    ; 12.620 ; 12.620 ; 12.620 ; 12.620 ;
; ADDR[0]    ; VALUE[4]    ; 13.084 ; 13.084 ; 13.084 ; 13.084 ;
; ADDR[0]    ; VALUE[5]    ; 13.396 ; 13.396 ; 13.396 ; 13.396 ;
; ADDR[1]    ; ADDR_L1     ; 5.875  ;        ;        ; 5.875  ;
; ADDR[1]    ; SEG_1[0]    ; 19.568 ; 19.568 ; 19.568 ; 19.568 ;
; ADDR[1]    ; SEG_1[1]    ; 19.168 ; 19.116 ; 19.116 ; 19.168 ;
; ADDR[1]    ; SEG_1[2]    ; 19.203 ; 19.203 ; 19.203 ; 19.203 ;
; ADDR[1]    ; SEG_1[3]    ; 19.207 ; 19.207 ; 19.207 ; 19.207 ;
; ADDR[1]    ; SEG_1[4]    ; 19.222 ; 19.222 ; 19.222 ; 19.222 ;
; ADDR[1]    ; SEG_1[5]    ; 19.585 ; 19.585 ; 19.585 ; 19.585 ;
; ADDR[1]    ; SEG_1[6]    ; 19.401 ; 19.453 ; 19.453 ; 19.401 ;
; ADDR[1]    ; SEG_2[0]    ; 22.066 ; 22.066 ; 22.066 ; 22.066 ;
; ADDR[1]    ; SEG_2[1]    ; 22.026 ; 22.026 ; 22.026 ; 22.026 ;
; ADDR[1]    ; SEG_2[2]    ; 22.093 ; 22.093 ; 22.093 ; 22.093 ;
; ADDR[1]    ; SEG_2[3]    ; 23.335 ; 23.335 ; 23.335 ; 23.335 ;
; ADDR[1]    ; SEG_2[4]    ; 22.427 ; 22.427 ; 22.427 ; 22.427 ;
; ADDR[1]    ; SEG_2[5]    ; 22.274 ; 22.274 ; 22.274 ; 22.274 ;
; ADDR[1]    ; SEG_2[6]    ; 22.426 ; 22.426 ; 22.426 ; 22.426 ;
; ADDR[1]    ; VALUE[0]    ; 14.166 ; 13.788 ; 13.788 ; 14.166 ;
; ADDR[1]    ; VALUE[1]    ; 13.755 ; 13.755 ; 13.755 ; 13.755 ;
; ADDR[1]    ; VALUE[2]    ; 14.646 ; 14.646 ; 14.646 ; 14.646 ;
; ADDR[1]    ; VALUE[3]    ; 13.912 ; 13.912 ; 13.912 ; 13.912 ;
; ADDR[1]    ; VALUE[4]    ; 13.979 ; 13.979 ; 13.979 ; 13.979 ;
; ADDR[1]    ; VALUE[5]    ; 14.703 ; 14.703 ; 14.703 ; 14.703 ;
; ADDR[2]    ; ADDR_L2     ; 5.963  ;        ;        ; 5.963  ;
; ADDR[2]    ; SEG_1[0]    ; 17.614 ; 17.614 ; 17.614 ; 17.614 ;
; ADDR[2]    ; SEG_1[1]    ; 17.214 ; 17.214 ; 17.214 ; 17.214 ;
; ADDR[2]    ; SEG_1[2]    ; 17.249 ; 17.249 ; 17.249 ; 17.249 ;
; ADDR[2]    ; SEG_1[3]    ; 17.253 ; 17.253 ; 17.253 ; 17.253 ;
; ADDR[2]    ; SEG_1[4]    ; 17.268 ; 17.268 ; 17.268 ; 17.268 ;
; ADDR[2]    ; SEG_1[5]    ; 17.631 ; 17.631 ; 17.631 ; 17.631 ;
; ADDR[2]    ; SEG_1[6]    ; 17.499 ; 17.499 ; 17.499 ; 17.499 ;
; ADDR[2]    ; SEG_2[0]    ; 20.112 ; 20.112 ; 20.112 ; 20.112 ;
; ADDR[2]    ; SEG_2[1]    ; 20.072 ; 20.072 ; 20.072 ; 20.072 ;
; ADDR[2]    ; SEG_2[2]    ; 20.139 ; 20.139 ; 20.139 ; 20.139 ;
; ADDR[2]    ; SEG_2[3]    ; 21.381 ; 21.381 ; 21.381 ; 21.381 ;
; ADDR[2]    ; SEG_2[4]    ; 20.473 ; 20.473 ; 20.473 ; 20.473 ;
; ADDR[2]    ; SEG_2[5]    ; 20.320 ; 20.320 ; 20.320 ; 20.320 ;
; ADDR[2]    ; SEG_2[6]    ; 20.472 ; 20.472 ; 20.472 ; 20.472 ;
; ADDR[2]    ; VALUE[0]    ; 11.988 ; 11.988 ; 11.988 ; 11.988 ;
; ADDR[2]    ; VALUE[1]    ; 11.915 ; 11.915 ; 11.915 ; 11.915 ;
; ADDR[2]    ; VALUE[2]    ; 12.615 ; 12.685 ; 12.685 ; 12.615 ;
; ADDR[2]    ; VALUE[3]    ; 11.770 ; 11.710 ; 11.710 ; 11.770 ;
; ADDR[2]    ; VALUE[4]    ; 12.692 ; 12.692 ; 12.692 ; 12.692 ;
; ADDR[2]    ; VALUE[5]    ; 12.748 ; 11.618 ; 11.618 ; 12.748 ;
; ADDR[3]    ; ADDR_L3     ; 5.201  ;        ;        ; 5.201  ;
; ADDR[3]    ; SEG_1[0]    ; 19.018 ; 19.018 ; 19.018 ; 19.018 ;
; ADDR[3]    ; SEG_1[1]    ; 18.618 ; 18.618 ; 18.618 ; 18.618 ;
; ADDR[3]    ; SEG_1[2]    ; 18.653 ; 18.653 ; 18.653 ; 18.653 ;
; ADDR[3]    ; SEG_1[3]    ; 18.657 ; 18.657 ; 18.657 ; 18.657 ;
; ADDR[3]    ; SEG_1[4]    ; 18.672 ; 18.672 ; 18.672 ; 18.672 ;
; ADDR[3]    ; SEG_1[5]    ; 19.035 ; 19.035 ; 19.035 ; 19.035 ;
; ADDR[3]    ; SEG_1[6]    ; 18.903 ; 18.903 ; 18.903 ; 18.903 ;
; ADDR[3]    ; SEG_2[0]    ; 21.516 ; 21.516 ; 21.516 ; 21.516 ;
; ADDR[3]    ; SEG_2[1]    ; 21.476 ; 21.476 ; 21.476 ; 21.476 ;
; ADDR[3]    ; SEG_2[2]    ; 21.543 ; 21.543 ; 21.543 ; 21.543 ;
; ADDR[3]    ; SEG_2[3]    ; 22.785 ; 22.785 ; 22.785 ; 22.785 ;
; ADDR[3]    ; SEG_2[4]    ; 21.877 ; 21.877 ; 21.877 ; 21.877 ;
; ADDR[3]    ; SEG_2[5]    ; 21.724 ; 21.724 ; 21.724 ; 21.724 ;
; ADDR[3]    ; SEG_2[6]    ; 21.876 ; 21.876 ; 21.876 ; 21.876 ;
; ADDR[3]    ; VALUE[0]    ; 13.148 ; 13.148 ; 13.148 ; 13.148 ;
; ADDR[3]    ; VALUE[1]    ; 11.945 ; 11.945 ; 11.945 ; 11.945 ;
; ADDR[3]    ; VALUE[2]    ; 12.619 ; 12.619 ; 12.619 ; 12.619 ;
; ADDR[3]    ; VALUE[3]    ; 12.722 ; 12.722 ; 12.722 ; 12.722 ;
; ADDR[3]    ; VALUE[4]    ; 14.096 ; 14.096 ; 14.096 ; 14.096 ;
; ADDR[3]    ; VALUE[5]    ; 11.817 ; 11.817 ; 11.817 ; 11.817 ;
; ADDR[4]    ; ADDR_L4     ; 5.941  ;        ;        ; 5.941  ;
; ADDR[4]    ; SEG_1[0]    ; 17.093 ; 17.093 ; 17.093 ; 17.093 ;
; ADDR[4]    ; SEG_1[1]    ; 16.688 ; 16.693 ; 16.693 ; 16.688 ;
; ADDR[4]    ; SEG_1[2]    ; 16.728 ; 16.728 ; 16.728 ; 16.728 ;
; ADDR[4]    ; SEG_1[3]    ; 16.732 ; 16.732 ; 16.732 ; 16.732 ;
; ADDR[4]    ; SEG_1[4]    ; 16.747 ; 16.747 ; 16.747 ; 16.747 ;
; ADDR[4]    ; SEG_1[5]    ; 17.110 ; 17.110 ; 17.110 ; 17.110 ;
; ADDR[4]    ; SEG_1[6]    ; 16.978 ; 16.973 ; 16.973 ; 16.978 ;
; ADDR[4]    ; SEG_2[0]    ; 19.591 ; 19.591 ; 19.591 ; 19.591 ;
; ADDR[4]    ; SEG_2[1]    ; 19.551 ; 19.551 ; 19.551 ; 19.551 ;
; ADDR[4]    ; SEG_2[2]    ; 19.618 ; 19.618 ; 19.618 ; 19.618 ;
; ADDR[4]    ; SEG_2[3]    ; 20.860 ; 20.860 ; 20.860 ; 20.860 ;
; ADDR[4]    ; SEG_2[4]    ; 19.952 ; 19.952 ; 19.952 ; 19.952 ;
; ADDR[4]    ; SEG_2[5]    ; 19.799 ; 19.799 ; 19.799 ; 19.799 ;
; ADDR[4]    ; SEG_2[6]    ; 19.951 ; 19.951 ; 19.951 ; 19.951 ;
; ADDR[4]    ; VALUE[0]    ; 9.632  ; 10.400 ; 10.400 ; 9.632  ;
; ADDR[4]    ; VALUE[1]    ; 10.197 ; 10.626 ; 10.626 ; 10.197 ;
; ADDR[4]    ; VALUE[2]    ; 11.476 ; 12.223 ; 12.223 ; 11.476 ;
; ADDR[4]    ; VALUE[3]    ; 11.726 ; 11.726 ; 11.726 ; 11.726 ;
; ADDR[4]    ; VALUE[4]    ; 10.967 ; 10.967 ; 10.967 ; 10.967 ;
; ADDR[4]    ; VALUE[5]    ; 11.863 ; 11.863 ; 11.863 ; 11.863 ;
; ADDR[5]    ; ADDR_L5     ; 6.713  ;        ;        ; 6.713  ;
; ADDR[5]    ; SEG_1[0]    ; 18.014 ; 18.014 ; 18.014 ; 18.014 ;
; ADDR[5]    ; SEG_1[1]    ; 17.614 ; 17.614 ; 17.614 ; 17.614 ;
; ADDR[5]    ; SEG_1[2]    ; 17.649 ; 17.649 ; 17.649 ; 17.649 ;
; ADDR[5]    ; SEG_1[3]    ; 17.653 ; 17.653 ; 17.653 ; 17.653 ;
; ADDR[5]    ; SEG_1[4]    ; 17.668 ; 17.668 ; 17.668 ; 17.668 ;
; ADDR[5]    ; SEG_1[5]    ; 18.031 ; 18.031 ; 18.031 ; 18.031 ;
; ADDR[5]    ; SEG_1[6]    ; 17.899 ; 17.899 ; 17.899 ; 17.899 ;
; ADDR[5]    ; SEG_2[0]    ; 20.512 ; 20.512 ; 20.512 ; 20.512 ;
; ADDR[5]    ; SEG_2[1]    ; 20.472 ; 20.472 ; 20.472 ; 20.472 ;
; ADDR[5]    ; SEG_2[2]    ; 20.539 ; 20.539 ; 20.539 ; 20.539 ;
; ADDR[5]    ; SEG_2[3]    ; 21.781 ; 21.781 ; 21.781 ; 21.781 ;
; ADDR[5]    ; SEG_2[4]    ; 20.873 ; 20.873 ; 20.873 ; 20.873 ;
; ADDR[5]    ; SEG_2[5]    ; 20.720 ; 20.720 ; 20.720 ; 20.720 ;
; ADDR[5]    ; SEG_2[6]    ; 20.872 ; 20.872 ; 20.872 ; 20.872 ;
; ADDR[5]    ; VALUE[0]    ; 12.144 ; 12.144 ; 12.144 ; 12.144 ;
; ADDR[5]    ; VALUE[1]    ; 9.931  ; 10.338 ; 10.338 ; 9.931  ;
; ADDR[5]    ; VALUE[2]    ; 11.615 ; 11.935 ; 11.935 ; 11.615 ;
; ADDR[5]    ; VALUE[3]    ; 11.718 ; 11.718 ; 11.718 ; 11.718 ;
; ADDR[5]    ; VALUE[4]    ; 13.092 ; 13.092 ; 13.092 ; 13.092 ;
; ADDR[5]    ; VALUE[5]    ; 10.842 ; 10.915 ; 10.915 ; 10.842 ;
; MODE[0]    ; MODE_L0     ; 4.635  ;        ;        ; 4.635  ;
; MODE[1]    ; MODE_L1     ; 4.978  ;        ;        ; 4.978  ;
; NUMMODE    ; NUMMODE_L   ; 6.361  ;        ;        ; 6.361  ;
; NUMMODE    ; SEG_1[0]    ; 6.460  ; 6.460  ; 6.460  ; 6.460  ;
; NUMMODE    ; SEG_1[1]    ; 6.083  ;        ;        ; 6.083  ;
; NUMMODE    ; SEG_1[2]    ; 6.118  ; 6.118  ; 6.118  ; 6.118  ;
; NUMMODE    ; SEG_1[3]    ; 6.125  ; 6.125  ; 6.125  ; 6.125  ;
; NUMMODE    ; SEG_1[4]    ; 6.137  ; 6.137  ; 6.137  ; 6.137  ;
; NUMMODE    ; SEG_1[5]    ;        ; 6.501  ; 6.501  ;        ;
; NUMMODE    ; SEG_1[6]    ;        ; 6.288  ; 6.288  ;        ;
; NUMMODE    ; SEG_2[0]    ; 7.095  ; 6.882  ; 6.882  ; 7.095  ;
; NUMMODE    ; SEG_2[1]    ; 8.390  ; 8.390  ; 8.390  ; 8.390  ;
; NUMMODE    ; SEG_2[2]    ; 7.116  ; 7.116  ; 7.116  ; 7.116  ;
; NUMMODE    ; SEG_2[3]    ; 7.462  ; 7.462  ; 7.462  ; 7.462  ;
; NUMMODE    ; SEG_2[4]    ; 7.485  ; 7.485  ; 7.485  ; 7.485  ;
; NUMMODE    ; SEG_2[5]    ; 7.290  ; 7.290  ; 7.290  ; 7.290  ;
; NUMMODE    ; SEG_2[6]    ; 7.445  ; 7.445  ; 7.445  ; 7.445  ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; ADDR[0]    ; ADDR_L0     ; 2.611 ;       ;       ; 2.611 ;
; ADDR[0]    ; SEG_1[0]    ; 4.966 ; 4.966 ; 4.966 ; 4.966 ;
; ADDR[0]    ; SEG_1[1]    ; 4.828 ; 4.870 ; 4.870 ; 4.828 ;
; ADDR[0]    ; SEG_1[2]    ; 4.792 ; 4.792 ; 4.792 ; 4.792 ;
; ADDR[0]    ; SEG_1[3]    ; 4.806 ; 4.806 ; 4.806 ; 4.806 ;
; ADDR[0]    ; SEG_1[4]    ; 4.817 ; 4.817 ; 4.817 ; 4.817 ;
; ADDR[0]    ; SEG_1[5]    ; 4.959 ; 4.959 ; 4.959 ; 4.959 ;
; ADDR[0]    ; SEG_1[6]    ; 4.963 ; 4.921 ; 4.921 ; 4.963 ;
; ADDR[0]    ; SEG_2[0]    ; 4.916 ; 4.916 ; 4.916 ; 4.916 ;
; ADDR[0]    ; SEG_2[1]    ; 4.608 ; 4.608 ; 4.608 ; 4.608 ;
; ADDR[0]    ; SEG_2[2]    ; 4.945 ; 4.945 ; 4.945 ; 4.945 ;
; ADDR[0]    ; SEG_2[3]    ; 5.420 ; 5.420 ; 5.420 ; 5.420 ;
; ADDR[0]    ; SEG_2[4]    ; 5.093 ; 5.093 ; 5.093 ; 5.093 ;
; ADDR[0]    ; SEG_2[5]    ; 5.101 ; 5.101 ; 5.101 ; 5.101 ;
; ADDR[0]    ; SEG_2[6]    ; 5.091 ; 5.091 ; 5.091 ; 5.091 ;
; ADDR[0]    ; VALUE[0]    ; 4.298 ; 4.407 ; 4.407 ; 4.298 ;
; ADDR[0]    ; VALUE[1]    ; 4.373 ; 4.301 ; 4.301 ; 4.373 ;
; ADDR[0]    ; VALUE[2]    ; 4.473 ; 4.473 ; 4.473 ; 4.473 ;
; ADDR[0]    ; VALUE[3]    ; 4.185 ; 4.016 ; 4.016 ; 4.185 ;
; ADDR[0]    ; VALUE[4]    ; 4.387 ; 4.429 ; 4.429 ; 4.387 ;
; ADDR[0]    ; VALUE[5]    ; 4.816 ; 4.816 ; 4.816 ; 4.816 ;
; ADDR[1]    ; ADDR_L1     ; 2.817 ;       ;       ; 2.817 ;
; ADDR[1]    ; SEG_1[0]    ; 5.409 ; 5.409 ; 5.409 ; 5.409 ;
; ADDR[1]    ; SEG_1[1]    ; 5.246 ; 5.246 ; 5.246 ; 5.246 ;
; ADDR[1]    ; SEG_1[2]    ; 5.251 ; 5.251 ; 5.251 ; 5.251 ;
; ADDR[1]    ; SEG_1[3]    ; 5.259 ; 5.259 ; 5.259 ; 5.259 ;
; ADDR[1]    ; SEG_1[4]    ; 5.269 ; 5.269 ; 5.269 ; 5.269 ;
; ADDR[1]    ; SEG_1[5]    ; 5.419 ; 5.419 ; 5.419 ; 5.419 ;
; ADDR[1]    ; SEG_1[6]    ; 5.356 ; 5.356 ; 5.356 ; 5.356 ;
; ADDR[1]    ; SEG_2[0]    ; 5.618 ; 5.618 ; 5.618 ; 5.618 ;
; ADDR[1]    ; SEG_2[1]    ; 5.132 ; 5.132 ; 5.132 ; 5.132 ;
; ADDR[1]    ; SEG_2[2]    ; 5.580 ; 5.580 ; 5.580 ; 5.580 ;
; ADDR[1]    ; SEG_2[3]    ; 5.780 ; 5.780 ; 5.780 ; 5.780 ;
; ADDR[1]    ; SEG_2[4]    ; 5.795 ; 5.795 ; 5.795 ; 5.795 ;
; ADDR[1]    ; SEG_2[5]    ; 5.803 ; 5.803 ; 5.803 ; 5.803 ;
; ADDR[1]    ; SEG_2[6]    ; 5.793 ; 5.793 ; 5.793 ; 5.793 ;
; ADDR[1]    ; VALUE[0]    ; 4.649 ; 4.649 ; 4.649 ; 4.649 ;
; ADDR[1]    ; VALUE[1]    ; 4.744 ; 4.744 ; 4.744 ; 4.744 ;
; ADDR[1]    ; VALUE[2]    ; 4.762 ; 4.930 ; 4.930 ; 4.762 ;
; ADDR[1]    ; VALUE[3]    ; 4.718 ; 4.718 ; 4.718 ; 4.718 ;
; ADDR[1]    ; VALUE[4]    ; 5.044 ; 5.044 ; 5.044 ; 5.044 ;
; ADDR[1]    ; VALUE[5]    ; 4.979 ; 4.979 ; 4.979 ; 4.979 ;
; ADDR[2]    ; ADDR_L2     ; 2.892 ;       ;       ; 2.892 ;
; ADDR[2]    ; SEG_1[0]    ; 4.820 ; 4.820 ; 4.820 ; 4.820 ;
; ADDR[2]    ; SEG_1[1]    ; 4.973 ; 4.657 ; 4.657 ; 4.973 ;
; ADDR[2]    ; SEG_1[2]    ; 4.662 ; 4.662 ; 4.662 ; 4.662 ;
; ADDR[2]    ; SEG_1[3]    ; 4.670 ; 4.670 ; 4.670 ; 4.670 ;
; ADDR[2]    ; SEG_1[4]    ; 4.996 ; 4.680 ; 4.680 ; 4.996 ;
; ADDR[2]    ; SEG_1[5]    ; 4.830 ; 4.830 ; 4.830 ; 4.830 ;
; ADDR[2]    ; SEG_1[6]    ; 4.767 ; 5.083 ; 5.083 ; 4.767 ;
; ADDR[2]    ; SEG_2[0]    ; 5.042 ; 5.042 ; 5.042 ; 5.042 ;
; ADDR[2]    ; SEG_2[1]    ; 4.401 ; 4.401 ; 4.401 ; 4.401 ;
; ADDR[2]    ; SEG_2[2]    ; 4.849 ; 4.849 ; 4.849 ; 4.849 ;
; ADDR[2]    ; SEG_2[3]    ; 5.049 ; 5.049 ; 5.049 ; 5.049 ;
; ADDR[2]    ; SEG_2[4]    ; 5.219 ; 5.219 ; 5.219 ; 5.219 ;
; ADDR[2]    ; SEG_2[5]    ; 5.227 ; 5.227 ; 5.227 ; 5.227 ;
; ADDR[2]    ; SEG_2[6]    ; 5.217 ; 5.217 ; 5.217 ; 5.217 ;
; ADDR[2]    ; VALUE[0]    ; 4.250 ; 4.140 ; 4.140 ; 4.250 ;
; ADDR[2]    ; VALUE[1]    ; 4.517 ; 4.218 ; 4.218 ; 4.517 ;
; ADDR[2]    ; VALUE[2]    ; 4.326 ; 4.031 ; 4.031 ; 4.326 ;
; ADDR[2]    ; VALUE[3]    ; 4.466 ; 4.424 ; 4.424 ; 4.466 ;
; ADDR[2]    ; VALUE[4]    ; 4.578 ; 4.607 ; 4.607 ; 4.578 ;
; ADDR[2]    ; VALUE[5]    ; 4.706 ; 4.390 ; 4.390 ; 4.706 ;
; ADDR[3]    ; ADDR_L3     ; 2.545 ;       ;       ; 2.545 ;
; ADDR[3]    ; SEG_1[0]    ; 5.103 ; 5.103 ; 5.103 ; 5.103 ;
; ADDR[3]    ; SEG_1[1]    ; 5.024 ; 4.940 ; 4.940 ; 5.024 ;
; ADDR[3]    ; SEG_1[2]    ; 4.945 ; 4.945 ; 4.945 ; 4.945 ;
; ADDR[3]    ; SEG_1[3]    ; 4.953 ; 4.953 ; 4.953 ; 4.953 ;
; ADDR[3]    ; SEG_1[4]    ; 5.047 ; 4.963 ; 4.963 ; 5.047 ;
; ADDR[3]    ; SEG_1[5]    ; 5.113 ; 5.113 ; 5.113 ; 5.113 ;
; ADDR[3]    ; SEG_1[6]    ; 5.050 ; 5.134 ; 5.134 ; 5.050 ;
; ADDR[3]    ; SEG_2[0]    ; 5.055 ; 5.055 ; 5.055 ; 5.055 ;
; ADDR[3]    ; SEG_2[1]    ; 4.484 ; 4.484 ; 4.484 ; 4.484 ;
; ADDR[3]    ; SEG_2[2]    ; 4.932 ; 4.932 ; 4.932 ; 4.932 ;
; ADDR[3]    ; SEG_2[3]    ; 5.132 ; 5.132 ; 5.132 ; 5.132 ;
; ADDR[3]    ; SEG_2[4]    ; 5.232 ; 5.232 ; 5.232 ; 5.232 ;
; ADDR[3]    ; SEG_2[5]    ; 5.240 ; 5.240 ; 5.240 ; 5.240 ;
; ADDR[3]    ; SEG_2[6]    ; 5.230 ; 5.230 ; 5.230 ; 5.230 ;
; ADDR[3]    ; VALUE[0]    ; 4.255 ; 4.377 ; 4.377 ; 4.255 ;
; ADDR[3]    ; VALUE[1]    ; 4.336 ; 4.455 ; 4.455 ; 4.336 ;
; ADDR[3]    ; VALUE[2]    ; 4.162 ; 4.114 ; 4.114 ; 4.162 ;
; ADDR[3]    ; VALUE[3]    ; 4.155 ; 4.282 ; 4.282 ; 4.155 ;
; ADDR[3]    ; VALUE[4]    ; 4.781 ; 4.936 ; 4.936 ; 4.781 ;
; ADDR[3]    ; VALUE[5]    ; 4.757 ; 4.673 ; 4.673 ; 4.757 ;
; ADDR[4]    ; ADDR_L4     ; 2.857 ;       ;       ; 2.857 ;
; ADDR[4]    ; SEG_1[0]    ; 4.710 ; 4.710 ; 4.710 ; 4.710 ;
; ADDR[4]    ; SEG_1[1]    ; 4.720 ; 4.572 ; 4.572 ; 4.720 ;
; ADDR[4]    ; SEG_1[2]    ; 4.536 ; 4.536 ; 4.536 ; 4.536 ;
; ADDR[4]    ; SEG_1[3]    ; 4.550 ; 4.550 ; 4.550 ; 4.550 ;
; ADDR[4]    ; SEG_1[4]    ; 4.561 ; 4.561 ; 4.561 ; 4.561 ;
; ADDR[4]    ; SEG_1[5]    ; 4.703 ; 4.703 ; 4.703 ; 4.703 ;
; ADDR[4]    ; SEG_1[6]    ; 4.665 ; 4.830 ; 4.830 ; 4.665 ;
; ADDR[4]    ; SEG_2[0]    ; 4.672 ; 4.672 ; 4.672 ; 4.672 ;
; ADDR[4]    ; SEG_2[1]    ; 4.364 ; 4.364 ; 4.364 ; 4.364 ;
; ADDR[4]    ; SEG_2[2]    ; 4.701 ; 4.701 ; 4.701 ; 4.701 ;
; ADDR[4]    ; SEG_2[3]    ; 5.176 ; 5.176 ; 5.176 ; 5.176 ;
; ADDR[4]    ; SEG_2[4]    ; 4.849 ; 4.849 ; 4.849 ; 4.849 ;
; ADDR[4]    ; SEG_2[5]    ; 4.857 ; 4.857 ; 4.857 ; 4.857 ;
; ADDR[4]    ; SEG_2[6]    ; 4.847 ; 4.847 ; 4.847 ; 4.847 ;
; ADDR[4]    ; VALUE[0]    ; 4.075 ; 4.069 ; 4.069 ; 4.075 ;
; ADDR[4]    ; VALUE[1]    ; 4.078 ; 4.148 ; 4.148 ; 4.078 ;
; ADDR[4]    ; VALUE[2]    ; 4.451 ; 4.456 ; 4.456 ; 4.451 ;
; ADDR[4]    ; VALUE[3]    ; 3.772 ; 3.874 ; 3.874 ; 3.772 ;
; ADDR[4]    ; VALUE[4]    ; 4.299 ; 4.131 ; 4.131 ; 4.299 ;
; ADDR[4]    ; VALUE[5]    ; 4.453 ; 4.367 ; 4.367 ; 4.453 ;
; ADDR[5]    ; ADDR_L5     ; 3.255 ;       ;       ; 3.255 ;
; ADDR[5]    ; SEG_1[0]    ; 4.672 ; 4.672 ; 4.672 ; 4.672 ;
; ADDR[5]    ; SEG_1[1]    ; 5.113 ; 4.534 ; 4.534 ; 5.113 ;
; ADDR[5]    ; SEG_1[2]    ; 4.498 ; 4.498 ; 4.498 ; 4.498 ;
; ADDR[5]    ; SEG_1[3]    ; 4.512 ; 4.512 ; 4.512 ; 4.512 ;
; ADDR[5]    ; SEG_1[4]    ; 4.523 ; 4.523 ; 4.523 ; 4.523 ;
; ADDR[5]    ; SEG_1[5]    ; 4.665 ; 4.665 ; 4.665 ; 4.665 ;
; ADDR[5]    ; SEG_1[6]    ; 4.627 ; 5.223 ; 5.223 ; 4.627 ;
; ADDR[5]    ; SEG_2[0]    ; 5.362 ; 5.362 ; 5.362 ; 5.362 ;
; ADDR[5]    ; SEG_2[1]    ; 4.741 ; 4.741 ; 4.741 ; 4.741 ;
; ADDR[5]    ; SEG_2[2]    ; 5.189 ; 5.189 ; 5.189 ; 5.189 ;
; ADDR[5]    ; SEG_2[3]    ; 5.389 ; 5.389 ; 5.389 ; 5.389 ;
; ADDR[5]    ; SEG_2[4]    ; 5.557 ; 5.557 ; 5.557 ; 5.557 ;
; ADDR[5]    ; SEG_2[5]    ; 5.407 ; 5.407 ; 5.407 ; 5.407 ;
; ADDR[5]    ; SEG_2[6]    ; 5.556 ; 5.556 ; 5.556 ; 5.556 ;
; ADDR[5]    ; VALUE[0]    ; 4.251 ; 4.251 ; 4.251 ; 4.251 ;
; ADDR[5]    ; VALUE[1]    ; 4.311 ; 4.311 ; 4.311 ; 4.311 ;
; ADDR[5]    ; VALUE[2]    ; 4.371 ; 4.371 ; 4.371 ; 4.371 ;
; ADDR[5]    ; VALUE[3]    ; 4.740 ; 4.680 ; 4.680 ; 4.740 ;
; ADDR[5]    ; VALUE[4]    ; 4.761 ; 4.093 ; 4.093 ; 4.761 ;
; ADDR[5]    ; VALUE[5]    ; 4.846 ; 4.789 ; 4.789 ; 4.846 ;
; MODE[0]    ; MODE_L0     ; 2.289 ;       ;       ; 2.289 ;
; MODE[1]    ; MODE_L1     ; 2.423 ;       ;       ; 2.423 ;
; NUMMODE    ; NUMMODE_L   ; 3.033 ;       ;       ; 3.033 ;
; NUMMODE    ; SEG_1[0]    ; 3.052 ; 3.052 ; 3.052 ; 3.052 ;
; NUMMODE    ; SEG_1[1]    ; 2.895 ;       ;       ; 2.895 ;
; NUMMODE    ; SEG_1[2]    ; 2.891 ; 2.891 ; 2.891 ; 2.891 ;
; NUMMODE    ; SEG_1[3]    ; 2.900 ; 2.900 ; 2.900 ; 2.900 ;
; NUMMODE    ; SEG_1[4]    ; 2.910 ; 2.910 ; 2.910 ; 2.910 ;
; NUMMODE    ; SEG_1[5]    ;       ; 3.059 ; 3.059 ;       ;
; NUMMODE    ; SEG_1[6]    ;       ; 3.009 ; 3.009 ;       ;
; NUMMODE    ; SEG_2[0]    ; 3.156 ; 3.156 ; 3.156 ; 3.156 ;
; NUMMODE    ; SEG_2[1]    ; 3.779 ; 3.779 ; 3.779 ; 3.779 ;
; NUMMODE    ; SEG_2[2]    ; 3.261 ; 3.261 ; 3.261 ; 3.261 ;
; NUMMODE    ; SEG_2[3]    ; 3.323 ; 3.323 ; 3.323 ; 3.323 ;
; NUMMODE    ; SEG_2[4]    ; 3.347 ; 3.347 ; 3.347 ; 3.347 ;
; NUMMODE    ; SEG_2[5]    ; 3.259 ; 3.342 ; 3.342 ; 3.259 ;
; NUMMODE    ; SEG_2[6]    ; 3.347 ; 3.347 ; 3.347 ; 3.347 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 44119    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 44119    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 8112     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 8112     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 887   ; 887  ;
; Unconstrained Output Ports      ; 37    ; 37   ;
; Unconstrained Output Port Paths ; 4841  ; 4841 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Fri Nov 10 17:53:17 2017
Info: Command: quartus_sta g08_lab3 -c g08_lab3
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'g08_lab3.sdc'
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK CLK
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.770
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.770     -2740.294 CLK 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.445         0.000 CLK 
Info (332146): Worst-case recovery slack is -6.006
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.006     -1873.872 CLK 
Info (332146): Worst-case removal slack is 3.952
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.952         0.000 CLK 
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064      -985.393 CLK 
    Info (332119):    97.531         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.679
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.679      -954.684 CLK 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLK 
Info (332146): Worst-case recovery slack is -2.222
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.222      -693.264 CLK 
Info (332146): Worst-case removal slack is 2.090
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.090         0.000 CLK 
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880      -825.572 CLK 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 544 megabytes
    Info: Processing ended: Fri Nov 10 17:53:22 2017
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:03


