{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727617777049 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727617777059 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 29 18:49:36 2024 " "Processing started: Sun Sep 29 18:49:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727617777059 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727617777059 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DataPath -c DataPath " "Command: quartus_map --read_settings_files=on --write_settings_files=off DataPath -c DataPath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727617777060 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727617777916 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727617777916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single cycle processor/register/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/register/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "../Register/Register.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Register/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727617794715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727617794715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single cycle processor/mux3by1/mux3by1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/mux3by1/mux3by1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux3by1 " "Found entity 1: Mux3by1" {  } { { "../Mux3by1/Mux3by1.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Mux3by1/Mux3by1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727617794717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727617794717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single cycle processor/mux2by1/mux2by1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/mux2by1/mux2by1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2by1 " "Found entity 1: Mux2by1" {  } { { "../Mux2by1/Mux2by1.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Mux2by1/Mux2by1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727617794719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727617794719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single cycle processor/instruction memory/instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/instruction memory/instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "../Instruction Memory/InstructionMemory.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/InstructionMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727617794723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727617794723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single cycle processor/ff32/ff32.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/ff32/ff32.v" { { "Info" "ISGN_ENTITY_NAME" "1 FF32 " "Found entity 1: FF32" {  } { { "../FF32/FF32.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/FF32/FF32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727617794726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727617794726 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Extend.v(12) " "Verilog HDL warning at Extend.v(12): extended using \"x\" or \"z\"" {  } { { "../Extend/Extend.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Extend/Extend.v" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1727617794728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single cycle processor/extend/extend.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/extend/extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extend " "Found entity 1: Extend" {  } { { "../Extend/Extend.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Extend/Extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727617794729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727617794729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single cycle processor/datamemory/datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/datamemory/datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "../DataMemory/DataMemory.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/DataMemory/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727617794731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727617794731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single cycle processor/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/ALU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727617794733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727617794733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single cycle processor/adder/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/adder/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "../Adder/Adder.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Adder/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727617794738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727617794738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/DataPath/DataPath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727617794741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727617794741 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DataPath " "Elaborating entity \"DataPath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727617794779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF32 FF32:pcreg " "Elaborating entity \"FF32\" for hierarchy \"FF32:pcreg\"" {  } { { "DataPath.v" "pcreg" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/DataPath/DataPath.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727617794799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:pcadd4 " "Elaborating entity \"Adder\" for hierarchy \"Adder:pcadd4\"" {  } { { "DataPath.v" "pcadd4" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/DataPath/DataPath.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727617794812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2by1 Mux2by1:pcmux " "Elaborating entity \"Mux2by1\" for hierarchy \"Mux2by1:pcmux\"" {  } { { "DataPath.v" "pcmux" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/DataPath/DataPath.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727617794827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:rf " "Elaborating entity \"Register\" for hierarchy \"Register:rf\"" {  } { { "DataPath.v" "rf" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/DataPath/DataPath.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727617794834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extend Extend:ext " "Elaborating entity \"Extend\" for hierarchy \"Extend:ext\"" {  } { { "DataPath.v" "ext" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/DataPath/DataPath.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727617794850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3by1 Mux3by1:resultmux " "Elaborating entity \"Mux3by1\" for hierarchy \"Mux3by1:resultmux\"" {  } { { "DataPath.v" "resultmux" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/DataPath/DataPath.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727617794877 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "alu Alu " "Node instance \"alu\" instantiates undefined entity \"Alu\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DataPath.v" "alu" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/DataPath/DataPath.v" 30 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1727617794890 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/PC/Desktop/fyd/Single Cycle Processor/DataPath/output_files/DataPath.map.smsg " "Generated suppressed messages file C:/Users/PC/Desktop/fyd/Single Cycle Processor/DataPath/output_files/DataPath.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727617794913 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727617794975 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Sep 29 18:49:54 2024 " "Processing ended: Sun Sep 29 18:49:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727617794975 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727617794975 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727617794975 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727617794975 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727617795603 ""}
