# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do 385_lab6_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlib lab62_soc
# ** Warning: (vlib-34) Library already exists at "lab62_soc".
# vmap lab62_soc lab62_soc
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap lab62_soc lab62_soc 
# Modifying modelsim.ini
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/lab62_soc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:12 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/lab62_soc.v 
# -- Compiling module lab62_soc
# 
# Top level modules:
# 	lab62_soc
# End time: 22:33:12 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:12 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 22:33:12 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:12 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 22:33:12 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:12 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v 
# -- Compiling module lab62_soc_mm_interconnect_0
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0
# End time: 22:33:12 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_004.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:12 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_004.v 
# -- Compiling module lab62_soc_mm_interconnect_0_avalon_st_adapter_004
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_avalon_st_adapter_004
# End time: 22:33:12 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:12 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module lab62_soc_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_avalon_st_adapter
# End time: 22:33:12 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:12 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 22:33:13 on May 12,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_usb_rst.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:13 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_usb_rst.v 
# -- Compiling module lab62_soc_usb_rst
# 
# Top level modules:
# 	lab62_soc_usb_rst
# End time: 22:33:13 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_usb_gpx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:13 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_usb_gpx.v 
# -- Compiling module lab62_soc_usb_gpx
# 
# Top level modules:
# 	lab62_soc_usb_gpx
# End time: 22:33:13 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_timer_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:13 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_timer_0.v 
# -- Compiling module lab62_soc_timer_0
# 
# Top level modules:
# 	lab62_soc_timer_0
# End time: 22:33:13 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_sysid_qsys_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:13 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_sysid_qsys_0.v 
# -- Compiling module lab62_soc_sysid_qsys_0
# 
# Top level modules:
# 	lab62_soc_sysid_qsys_0
# End time: 22:33:13 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_spi_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:13 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_spi_0.v 
# -- Compiling module lab62_soc_spi_0
# 
# Top level modules:
# 	lab62_soc_spi_0
# End time: 22:33:13 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:13 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v 
# -- Compiling module lab62_soc_sdram_pll_dffpipe_l2c
# -- Compiling module lab62_soc_sdram_pll_stdsync_sv6
# -- Compiling module lab62_soc_sdram_pll_altpll_vg92
# -- Compiling module lab62_soc_sdram_pll
# 
# Top level modules:
# 	lab62_soc_sdram_pll
# End time: 22:33:13 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:13 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v 
# -- Compiling module lab62_soc_onchip_memory2_0
# 
# Top level modules:
# 	lab62_soc_onchip_memory2_0
# End time: 22:33:13 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:13 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0.v 
# -- Compiling module lab62_soc_nios2_gen2_0
# 
# Top level modules:
# 	lab62_soc_nios2_gen2_0
# End time: 22:33:13 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:13 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v 
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_register_bank_a_module
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_register_bank_b_module
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_break
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_im
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_performance_monitors
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_ocimem
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci
# -- Compiling module lab62_soc_nios2_gen2_0_cpu
# 
# Top level modules:
# 	lab62_soc_nios2_gen2_0_cpu_nios2_performance_monitors
# 	lab62_soc_nios2_gen2_0_cpu
# End time: 22:33:14 on May 12,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:14 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk
# End time: 22:33:14 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_tck.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:14 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_tck.v 
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_debug_slave_tck
# 
# Top level modules:
# 	lab62_soc_nios2_gen2_0_cpu_debug_slave_tck
# End time: 22:33:14 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:14 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper
# End time: 22:33:14 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_test_bench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:14 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_test_bench.v 
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_test_bench
# 
# Top level modules:
# 	lab62_soc_nios2_gen2_0_cpu_test_bench
# End time: 22:33:14 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_leds_pio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:14 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_leds_pio.v 
# -- Compiling module lab62_soc_leds_pio
# 
# Top level modules:
# 	lab62_soc_leds_pio
# End time: 22:33:14 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_keycode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:14 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_keycode.v 
# -- Compiling module lab62_soc_keycode
# 
# Top level modules:
# 	lab62_soc_keycode
# End time: 22:33:14 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_key.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:14 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_key.v 
# -- Compiling module lab62_soc_key
# 
# Top level modules:
# 	lab62_soc_key
# End time: 22:33:14 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:14 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v 
# -- Compiling module lab62_soc_jtag_uart_0_sim_scfifo_w
# -- Compiling module lab62_soc_jtag_uart_0_scfifo_w
# -- Compiling module lab62_soc_jtag_uart_0_sim_scfifo_r
# -- Compiling module lab62_soc_jtag_uart_0_scfifo_r
# -- Compiling module lab62_soc_jtag_uart_0
# 
# Top level modules:
# 	lab62_soc_jtag_uart_0
# End time: 22:33:15 on May 12,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_hex_digits_pio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:15 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_hex_digits_pio.v 
# -- Compiling module lab62_soc_hex_digits_pio
# 
# Top level modules:
# 	lab62_soc_hex_digits_pio
# End time: 22:33:15 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_SDRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:15 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_SDRAM.v 
# -- Compiling module lab62_soc_SDRAM_input_efifo_module
# -- Compiling module lab62_soc_SDRAM
# 
# Top level modules:
# 	lab62_soc_SDRAM
# End time: 22:33:15 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/warri/Desktop/ece_385/lab6 {C:/Users/warri/Desktop/ece_385/lab6/font_rom.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:15 on May 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/warri/Desktop/ece_385/lab6" C:/Users/warri/Desktop/ece_385/lab6/font_rom.sv 
# -- Compiling module font_rom
# 
# Top level modules:
# 	font_rom
# End time: 22:33:15 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/warri/Desktop/ece_385/lab6 {C:/Users/warri/Desktop/ece_385/lab6/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:15 on May 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/warri/Desktop/ece_385/lab6" C:/Users/warri/Desktop/ece_385/lab6/VGA_controller.sv 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 22:33:15 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/warri/Desktop/ece_385/lab6 {C:/Users/warri/Desktop/ece_385/lab6/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:15 on May 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/warri/Desktop/ece_385/lab6" C:/Users/warri/Desktop/ece_385/lab6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 22:33:15 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/warri/Desktop/ece_385/lab6 {C:/Users/warri/Desktop/ece_385/lab6/Color_Mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:15 on May 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/warri/Desktop/ece_385/lab6" C:/Users/warri/Desktop/ece_385/lab6/Color_Mapper.sv 
# -- Compiling module color_mapper
# 
# Top level modules:
# 	color_mapper
# End time: 22:33:15 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/warri/Desktop/ece_385/lab6 {C:/Users/warri/Desktop/ece_385/lab6/ball.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:15 on May 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/warri/Desktop/ece_385/lab6" C:/Users/warri/Desktop/ece_385/lab6/ball.sv 
# -- Compiling module ball
# 
# Top level modules:
# 	ball
# End time: 22:33:15 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/warri/Desktop/ece_385/lab6 {C:/Users/warri/Desktop/ece_385/lab6/obstacle.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:15 on May 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/warri/Desktop/ece_385/lab6" C:/Users/warri/Desktop/ece_385/lab6/obstacle.sv 
# -- Compiling module obstacle
# 
# Top level modules:
# 	obstacle
# End time: 22:33:15 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/warri/Desktop/ece_385/lab6 {C:/Users/warri/Desktop/ece_385/lab6/bullet.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:16 on May 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/warri/Desktop/ece_385/lab6" C:/Users/warri/Desktop/ece_385/lab6/bullet.sv 
# -- Compiling module bullet
# 
# Top level modules:
# 	bullet
# End time: 22:33:16 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/warri/Desktop/ece_385/lab6 {C:/Users/warri/Desktop/ece_385/lab6/ball2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:16 on May 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/warri/Desktop/ece_385/lab6" C:/Users/warri/Desktop/ece_385/lab6/ball2.sv 
# -- Compiling module ball2
# 
# Top level modules:
# 	ball2
# End time: 22:33:16 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/warri/Desktop/ece_385/lab6 {C:/Users/warri/Desktop/ece_385/lab6/bullet2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:16 on May 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/warri/Desktop/ece_385/lab6" C:/Users/warri/Desktop/ece_385/lab6/bullet2.sv 
# -- Compiling module bullet2
# 
# Top level modules:
# 	bullet2
# End time: 22:33:16 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/warri/Desktop/ece_385/lab6 {C:/Users/warri/Desktop/ece_385/lab6/game_sm.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:16 on May 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/warri/Desktop/ece_385/lab6" C:/Users/warri/Desktop/ece_385/lab6/game_sm.sv 
# -- Compiling module game_sm
# 
# Top level modules:
# 	game_sm
# End time: 22:33:16 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_irq_mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:16 on May 12,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_irq_mapper.sv 
# -- Compiling module lab62_soc_irq_mapper
# 
# Top level modules:
# 	lab62_soc_irq_mapper
# End time: 22:33:16 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:16 on May 12,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 
# -- Compiling module lab62_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0
# End time: 22:33:16 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:16 on May 12,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 22:33:16 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:16 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 
# -- Compiling module altera_avalon_st_handshake_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_handshake_clock_crosser
# End time: 22:33:16 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:16 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 
# -- Compiling module altera_avalon_st_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_clock_crosser
# End time: 22:33:17 on May 12,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_std_synchronizer_nocut.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:17 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 
# -- Compiling module altera_std_synchronizer_nocut
# 
# Top level modules:
# 	altera_std_synchronizer_nocut
# End time: 22:33:17 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:17 on May 12,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 22:33:17 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:17 on May 12,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 22:33:17 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:17 on May 12,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module lab62_soc_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_rsp_mux
# End time: 22:33:17 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:17 on May 12,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 22:33:17 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:17 on May 12,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module lab62_soc_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_rsp_demux
# End time: 22:33:17 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:17 on May 12,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module lab62_soc_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_cmd_mux
# End time: 22:33:17 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:17 on May 12,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module lab62_soc_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_cmd_demux
# End time: 22:33:17 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:17 on May 12,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 22:33:17 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:17 on May 12,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 22:33:17 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_006.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:17 on May 12,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_006.sv 
# -- Compiling module lab62_soc_mm_interconnect_0_router_006_default_decode
# -- Compiling module lab62_soc_mm_interconnect_0_router_006
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_router_006
# End time: 22:33:18 on May 12,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:18 on May 12,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv 
# -- Compiling module lab62_soc_mm_interconnect_0_router_002_default_decode
# -- Compiling module lab62_soc_mm_interconnect_0_router_002
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_router_002
# End time: 22:33:18 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:18 on May 12,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv 
# -- Compiling module lab62_soc_mm_interconnect_0_router_default_decode
# -- Compiling module lab62_soc_mm_interconnect_0_router
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_router
# End time: 22:33:18 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:18 on May 12,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 22:33:18 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:18 on May 12,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 22:33:18 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:18 on May 12,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 22:33:18 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:18 on May 12,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 22:33:18 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/warri/Desktop/ece_385/lab6 {C:/Users/warri/Desktop/ece_385/lab6/lab62.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:18 on May 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/warri/Desktop/ece_385/lab6" C:/Users/warri/Desktop/ece_385/lab6/lab62.sv 
# -- Compiling module lab62
# ** Error: (vlog-13069) C:/Users/warri/Desktop/ece_385/lab6/lab62.sv(261): near ")": syntax error, unexpected ')', expecting .* or '.'.
# End time: 22:33:18 on May 12,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./385_lab6_run_msim_rtl_systemverilog.do line 68
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/warri/Desktop/ece_385/lab6 {C:/Users/warri/Desktop/ece_385/lab6/lab62.sv}"
do 385_lab6_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlib lab62_soc
# ** Warning: (vlib-34) Library already exists at "lab62_soc".
# vmap lab62_soc lab62_soc
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap lab62_soc lab62_soc 
# Modifying modelsim.ini
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/lab62_soc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:01 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/lab62_soc.v 
# -- Compiling module lab62_soc
# 
# Top level modules:
# 	lab62_soc
# End time: 22:37:02 on May 12,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:02 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 22:37:02 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:02 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 22:37:02 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:02 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v 
# -- Compiling module lab62_soc_mm_interconnect_0
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0
# End time: 22:37:02 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_004.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:02 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_004.v 
# -- Compiling module lab62_soc_mm_interconnect_0_avalon_st_adapter_004
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_avalon_st_adapter_004
# End time: 22:37:02 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:02 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module lab62_soc_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_avalon_st_adapter
# End time: 22:37:02 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:02 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 22:37:02 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_usb_rst.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:02 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_usb_rst.v 
# -- Compiling module lab62_soc_usb_rst
# 
# Top level modules:
# 	lab62_soc_usb_rst
# End time: 22:37:02 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_usb_gpx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:02 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_usb_gpx.v 
# -- Compiling module lab62_soc_usb_gpx
# 
# Top level modules:
# 	lab62_soc_usb_gpx
# End time: 22:37:02 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_timer_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:02 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_timer_0.v 
# -- Compiling module lab62_soc_timer_0
# 
# Top level modules:
# 	lab62_soc_timer_0
# End time: 22:37:02 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_sysid_qsys_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:03 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_sysid_qsys_0.v 
# -- Compiling module lab62_soc_sysid_qsys_0
# 
# Top level modules:
# 	lab62_soc_sysid_qsys_0
# End time: 22:37:03 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_spi_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:03 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_spi_0.v 
# -- Compiling module lab62_soc_spi_0
# 
# Top level modules:
# 	lab62_soc_spi_0
# End time: 22:37:03 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:03 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v 
# -- Compiling module lab62_soc_sdram_pll_dffpipe_l2c
# -- Compiling module lab62_soc_sdram_pll_stdsync_sv6
# -- Compiling module lab62_soc_sdram_pll_altpll_vg92
# -- Compiling module lab62_soc_sdram_pll
# 
# Top level modules:
# 	lab62_soc_sdram_pll
# End time: 22:37:03 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:03 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v 
# -- Compiling module lab62_soc_onchip_memory2_0
# 
# Top level modules:
# 	lab62_soc_onchip_memory2_0
# End time: 22:37:03 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:03 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0.v 
# -- Compiling module lab62_soc_nios2_gen2_0
# 
# Top level modules:
# 	lab62_soc_nios2_gen2_0
# End time: 22:37:03 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:03 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v 
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_register_bank_a_module
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_register_bank_b_module
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_break
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_im
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_performance_monitors
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_ocimem
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci
# -- Compiling module lab62_soc_nios2_gen2_0_cpu
# 
# Top level modules:
# 	lab62_soc_nios2_gen2_0_cpu_nios2_performance_monitors
# 	lab62_soc_nios2_gen2_0_cpu
# End time: 22:37:03 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:03 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk
# End time: 22:37:03 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_tck.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:03 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_tck.v 
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_debug_slave_tck
# 
# Top level modules:
# 	lab62_soc_nios2_gen2_0_cpu_debug_slave_tck
# End time: 22:37:03 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:03 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper
# End time: 22:37:03 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_test_bench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:04 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_test_bench.v 
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_test_bench
# 
# Top level modules:
# 	lab62_soc_nios2_gen2_0_cpu_test_bench
# End time: 22:37:04 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_leds_pio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:04 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_leds_pio.v 
# -- Compiling module lab62_soc_leds_pio
# 
# Top level modules:
# 	lab62_soc_leds_pio
# End time: 22:37:04 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_keycode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:04 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_keycode.v 
# -- Compiling module lab62_soc_keycode
# 
# Top level modules:
# 	lab62_soc_keycode
# End time: 22:37:04 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_key.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:04 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_key.v 
# -- Compiling module lab62_soc_key
# 
# Top level modules:
# 	lab62_soc_key
# End time: 22:37:04 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:04 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v 
# -- Compiling module lab62_soc_jtag_uart_0_sim_scfifo_w
# -- Compiling module lab62_soc_jtag_uart_0_scfifo_w
# -- Compiling module lab62_soc_jtag_uart_0_sim_scfifo_r
# -- Compiling module lab62_soc_jtag_uart_0_scfifo_r
# -- Compiling module lab62_soc_jtag_uart_0
# 
# Top level modules:
# 	lab62_soc_jtag_uart_0
# End time: 22:37:04 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_hex_digits_pio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:04 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_hex_digits_pio.v 
# -- Compiling module lab62_soc_hex_digits_pio
# 
# Top level modules:
# 	lab62_soc_hex_digits_pio
# End time: 22:37:04 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_SDRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:04 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_SDRAM.v 
# -- Compiling module lab62_soc_SDRAM_input_efifo_module
# -- Compiling module lab62_soc_SDRAM
# 
# Top level modules:
# 	lab62_soc_SDRAM
# End time: 22:37:04 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/warri/Desktop/ece_385/lab6 {C:/Users/warri/Desktop/ece_385/lab6/font_rom.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:04 on May 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/warri/Desktop/ece_385/lab6" C:/Users/warri/Desktop/ece_385/lab6/font_rom.sv 
# -- Compiling module font_rom
# 
# Top level modules:
# 	font_rom
# End time: 22:37:04 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/warri/Desktop/ece_385/lab6 {C:/Users/warri/Desktop/ece_385/lab6/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:04 on May 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/warri/Desktop/ece_385/lab6" C:/Users/warri/Desktop/ece_385/lab6/VGA_controller.sv 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 22:37:05 on May 12,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/warri/Desktop/ece_385/lab6 {C:/Users/warri/Desktop/ece_385/lab6/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:05 on May 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/warri/Desktop/ece_385/lab6" C:/Users/warri/Desktop/ece_385/lab6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 22:37:05 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/warri/Desktop/ece_385/lab6 {C:/Users/warri/Desktop/ece_385/lab6/Color_Mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:05 on May 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/warri/Desktop/ece_385/lab6" C:/Users/warri/Desktop/ece_385/lab6/Color_Mapper.sv 
# -- Compiling module color_mapper
# 
# Top level modules:
# 	color_mapper
# End time: 22:37:05 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/warri/Desktop/ece_385/lab6 {C:/Users/warri/Desktop/ece_385/lab6/ball.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:05 on May 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/warri/Desktop/ece_385/lab6" C:/Users/warri/Desktop/ece_385/lab6/ball.sv 
# -- Compiling module ball
# 
# Top level modules:
# 	ball
# End time: 22:37:05 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/warri/Desktop/ece_385/lab6 {C:/Users/warri/Desktop/ece_385/lab6/obstacle.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:05 on May 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/warri/Desktop/ece_385/lab6" C:/Users/warri/Desktop/ece_385/lab6/obstacle.sv 
# -- Compiling module obstacle
# 
# Top level modules:
# 	obstacle
# End time: 22:37:05 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/warri/Desktop/ece_385/lab6 {C:/Users/warri/Desktop/ece_385/lab6/bullet.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:05 on May 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/warri/Desktop/ece_385/lab6" C:/Users/warri/Desktop/ece_385/lab6/bullet.sv 
# -- Compiling module bullet
# 
# Top level modules:
# 	bullet
# End time: 22:37:05 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/warri/Desktop/ece_385/lab6 {C:/Users/warri/Desktop/ece_385/lab6/ball2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:05 on May 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/warri/Desktop/ece_385/lab6" C:/Users/warri/Desktop/ece_385/lab6/ball2.sv 
# -- Compiling module ball2
# 
# Top level modules:
# 	ball2
# End time: 22:37:05 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/warri/Desktop/ece_385/lab6 {C:/Users/warri/Desktop/ece_385/lab6/bullet2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:05 on May 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/warri/Desktop/ece_385/lab6" C:/Users/warri/Desktop/ece_385/lab6/bullet2.sv 
# -- Compiling module bullet2
# 
# Top level modules:
# 	bullet2
# End time: 22:37:05 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/warri/Desktop/ece_385/lab6 {C:/Users/warri/Desktop/ece_385/lab6/game_sm.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:05 on May 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/warri/Desktop/ece_385/lab6" C:/Users/warri/Desktop/ece_385/lab6/game_sm.sv 
# -- Compiling module game_sm
# 
# Top level modules:
# 	game_sm
# End time: 22:37:05 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_irq_mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:05 on May 12,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_irq_mapper.sv 
# -- Compiling module lab62_soc_irq_mapper
# 
# Top level modules:
# 	lab62_soc_irq_mapper
# End time: 22:37:05 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:05 on May 12,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 
# -- Compiling module lab62_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0
# End time: 22:37:05 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:05 on May 12,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 22:37:05 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:05 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 
# -- Compiling module altera_avalon_st_handshake_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_handshake_clock_crosser
# End time: 22:37:06 on May 12,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:06 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 
# -- Compiling module altera_avalon_st_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_clock_crosser
# End time: 22:37:06 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_std_synchronizer_nocut.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:06 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 
# -- Compiling module altera_std_synchronizer_nocut
# 
# Top level modules:
# 	altera_std_synchronizer_nocut
# End time: 22:37:06 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:06 on May 12,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 22:37:06 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:06 on May 12,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 22:37:06 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:06 on May 12,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module lab62_soc_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_rsp_mux
# End time: 22:37:06 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:06 on May 12,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 22:37:06 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:06 on May 12,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module lab62_soc_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_rsp_demux
# End time: 22:37:06 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:06 on May 12,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module lab62_soc_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_cmd_mux
# End time: 22:37:06 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:06 on May 12,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module lab62_soc_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_cmd_demux
# End time: 22:37:06 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:06 on May 12,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 22:37:06 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:06 on May 12,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 22:37:07 on May 12,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_006.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:07 on May 12,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_006.sv 
# -- Compiling module lab62_soc_mm_interconnect_0_router_006_default_decode
# -- Compiling module lab62_soc_mm_interconnect_0_router_006
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_router_006
# End time: 22:37:07 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:07 on May 12,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv 
# -- Compiling module lab62_soc_mm_interconnect_0_router_002_default_decode
# -- Compiling module lab62_soc_mm_interconnect_0_router_002
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_router_002
# End time: 22:37:07 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:07 on May 12,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv 
# -- Compiling module lab62_soc_mm_interconnect_0_router_default_decode
# -- Compiling module lab62_soc_mm_interconnect_0_router
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_router
# End time: 22:37:07 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:07 on May 12,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 22:37:07 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:07 on May 12,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 22:37:07 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:07 on May 12,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 22:37:07 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:07 on May 12,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 22:37:07 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/warri/Desktop/ece_385/lab6 {C:/Users/warri/Desktop/ece_385/lab6/lab62.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:07 on May 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/warri/Desktop/ece_385/lab6" C:/Users/warri/Desktop/ece_385/lab6/lab62.sv 
# -- Compiling module lab62
# 
# Top level modules:
# 	lab62
# End time: 22:37:07 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/warri/Desktop/ece_385/lab6/output_files {C:/Users/warri/Desktop/ece_385/lab6/output_files/testbench2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:08 on May 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/warri/Desktop/ece_385/lab6/output_files" C:/Users/warri/Desktop/ece_385/lab6/output_files/testbench2.sv 
# -- Compiling module testbench2
# 
# Top level modules:
# 	testbench2
# End time: 22:37:08 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -L lab62_soc -voptargs="+acc"  testbench2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -L lab62_soc -voptargs=""+acc"" testbench2 
# Start time: 22:37:08 on May 12,2021
# Loading sv_std.std
# Loading work.testbench2
# Loading work.game_sm
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10000 ns
add wave -position insertpoint  \
sim:/testbench2/gsm/frame_clk \
sim:/testbench2/gsm/Reset \
sim:/testbench2/gsm/shot_hit1 \
sim:/testbench2/gsm/shot_hit2 \
sim:/testbench2/gsm/tank_powerup \
sim:/testbench2/gsm/keycode \
sim:/testbench2/gsm/heart1_display \
sim:/testbench2/gsm/heart2_display \
sim:/testbench2/gsm/game_over_display \
sim:/testbench2/gsm/game_over_display2 \
sim:/testbench2/gsm/heart_showup \
sim:/testbench2/gsm/state \
sim:/testbench2/gsm/next_state \
sim:/testbench2/gsm/count \
sim:/testbench2/gsm/next_count \
sim:/testbench2/gsm/count2 \
sim:/testbench2/gsm/next_count2 \
sim:/testbench2/gsm/heart_up_reg \
sim:/testbench2/gsm/next_heart_up_reg
restart
run 1000 ns
add wave -position insertpoint  \
sim:/testbench2/tank_powerup
do 385_lab6_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlib lab62_soc
# ** Warning: (vlib-34) Library already exists at "lab62_soc".
# vmap lab62_soc lab62_soc
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap lab62_soc lab62_soc 
# Modifying modelsim.ini
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/lab62_soc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:20 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/lab62_soc.v 
# -- Compiling module lab62_soc
# 
# Top level modules:
# 	lab62_soc
# End time: 22:54:20 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:20 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 22:54:20 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:20 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 22:54:20 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:20 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v 
# -- Compiling module lab62_soc_mm_interconnect_0
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0
# End time: 22:54:21 on May 12,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_004.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:21 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_004.v 
# -- Compiling module lab62_soc_mm_interconnect_0_avalon_st_adapter_004
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_avalon_st_adapter_004
# End time: 22:54:21 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:21 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module lab62_soc_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_avalon_st_adapter
# End time: 22:54:21 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:21 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 22:54:21 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_usb_rst.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:21 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_usb_rst.v 
# -- Compiling module lab62_soc_usb_rst
# 
# Top level modules:
# 	lab62_soc_usb_rst
# End time: 22:54:21 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_usb_gpx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:21 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_usb_gpx.v 
# -- Compiling module lab62_soc_usb_gpx
# 
# Top level modules:
# 	lab62_soc_usb_gpx
# End time: 22:54:21 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_timer_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:21 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_timer_0.v 
# -- Compiling module lab62_soc_timer_0
# 
# Top level modules:
# 	lab62_soc_timer_0
# End time: 22:54:21 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_sysid_qsys_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:21 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_sysid_qsys_0.v 
# -- Compiling module lab62_soc_sysid_qsys_0
# 
# Top level modules:
# 	lab62_soc_sysid_qsys_0
# End time: 22:54:21 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_spi_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:21 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_spi_0.v 
# -- Compiling module lab62_soc_spi_0
# 
# Top level modules:
# 	lab62_soc_spi_0
# End time: 22:54:21 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:21 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v 
# -- Compiling module lab62_soc_sdram_pll_dffpipe_l2c
# -- Compiling module lab62_soc_sdram_pll_stdsync_sv6
# -- Compiling module lab62_soc_sdram_pll_altpll_vg92
# -- Compiling module lab62_soc_sdram_pll
# 
# Top level modules:
# 	lab62_soc_sdram_pll
# End time: 22:54:21 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:21 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v 
# -- Compiling module lab62_soc_onchip_memory2_0
# 
# Top level modules:
# 	lab62_soc_onchip_memory2_0
# End time: 22:54:22 on May 12,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:22 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0.v 
# -- Compiling module lab62_soc_nios2_gen2_0
# 
# Top level modules:
# 	lab62_soc_nios2_gen2_0
# End time: 22:54:22 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:22 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v 
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_register_bank_a_module
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_register_bank_b_module
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_break
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_im
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_performance_monitors
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_ocimem
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci
# -- Compiling module lab62_soc_nios2_gen2_0_cpu
# 
# Top level modules:
# 	lab62_soc_nios2_gen2_0_cpu_nios2_performance_monitors
# 	lab62_soc_nios2_gen2_0_cpu
# End time: 22:54:22 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:22 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk
# End time: 22:54:22 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_tck.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:22 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_tck.v 
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_debug_slave_tck
# 
# Top level modules:
# 	lab62_soc_nios2_gen2_0_cpu_debug_slave_tck
# End time: 22:54:22 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:22 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper
# End time: 22:54:22 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_test_bench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:22 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_test_bench.v 
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_test_bench
# 
# Top level modules:
# 	lab62_soc_nios2_gen2_0_cpu_test_bench
# End time: 22:54:22 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_leds_pio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:22 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_leds_pio.v 
# -- Compiling module lab62_soc_leds_pio
# 
# Top level modules:
# 	lab62_soc_leds_pio
# End time: 22:54:22 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_keycode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:22 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_keycode.v 
# -- Compiling module lab62_soc_keycode
# 
# Top level modules:
# 	lab62_soc_keycode
# End time: 22:54:22 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_key.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:22 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_key.v 
# -- Compiling module lab62_soc_key
# 
# Top level modules:
# 	lab62_soc_key
# End time: 22:54:22 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:22 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v 
# -- Compiling module lab62_soc_jtag_uart_0_sim_scfifo_w
# -- Compiling module lab62_soc_jtag_uart_0_scfifo_w
# -- Compiling module lab62_soc_jtag_uart_0_sim_scfifo_r
# -- Compiling module lab62_soc_jtag_uart_0_scfifo_r
# -- Compiling module lab62_soc_jtag_uart_0
# 
# Top level modules:
# 	lab62_soc_jtag_uart_0
# End time: 22:54:22 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_hex_digits_pio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:23 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_hex_digits_pio.v 
# -- Compiling module lab62_soc_hex_digits_pio
# 
# Top level modules:
# 	lab62_soc_hex_digits_pio
# End time: 22:54:23 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_SDRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:23 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_SDRAM.v 
# -- Compiling module lab62_soc_SDRAM_input_efifo_module
# -- Compiling module lab62_soc_SDRAM
# 
# Top level modules:
# 	lab62_soc_SDRAM
# End time: 22:54:23 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/warri/Desktop/ece_385/lab6 {C:/Users/warri/Desktop/ece_385/lab6/font_rom.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:23 on May 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/warri/Desktop/ece_385/lab6" C:/Users/warri/Desktop/ece_385/lab6/font_rom.sv 
# -- Compiling module font_rom
# 
# Top level modules:
# 	font_rom
# End time: 22:54:23 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/warri/Desktop/ece_385/lab6 {C:/Users/warri/Desktop/ece_385/lab6/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:23 on May 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/warri/Desktop/ece_385/lab6" C:/Users/warri/Desktop/ece_385/lab6/VGA_controller.sv 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 22:54:23 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/warri/Desktop/ece_385/lab6 {C:/Users/warri/Desktop/ece_385/lab6/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:23 on May 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/warri/Desktop/ece_385/lab6" C:/Users/warri/Desktop/ece_385/lab6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 22:54:23 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/warri/Desktop/ece_385/lab6 {C:/Users/warri/Desktop/ece_385/lab6/Color_Mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:23 on May 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/warri/Desktop/ece_385/lab6" C:/Users/warri/Desktop/ece_385/lab6/Color_Mapper.sv 
# -- Compiling module color_mapper
# 
# Top level modules:
# 	color_mapper
# End time: 22:54:23 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/warri/Desktop/ece_385/lab6 {C:/Users/warri/Desktop/ece_385/lab6/ball.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:23 on May 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/warri/Desktop/ece_385/lab6" C:/Users/warri/Desktop/ece_385/lab6/ball.sv 
# -- Compiling module ball
# 
# Top level modules:
# 	ball
# End time: 22:54:23 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/warri/Desktop/ece_385/lab6 {C:/Users/warri/Desktop/ece_385/lab6/obstacle.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:23 on May 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/warri/Desktop/ece_385/lab6" C:/Users/warri/Desktop/ece_385/lab6/obstacle.sv 
# -- Compiling module obstacle
# 
# Top level modules:
# 	obstacle
# End time: 22:54:23 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/warri/Desktop/ece_385/lab6 {C:/Users/warri/Desktop/ece_385/lab6/bullet.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:23 on May 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/warri/Desktop/ece_385/lab6" C:/Users/warri/Desktop/ece_385/lab6/bullet.sv 
# -- Compiling module bullet
# 
# Top level modules:
# 	bullet
# End time: 22:54:23 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/warri/Desktop/ece_385/lab6 {C:/Users/warri/Desktop/ece_385/lab6/ball2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:23 on May 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/warri/Desktop/ece_385/lab6" C:/Users/warri/Desktop/ece_385/lab6/ball2.sv 
# -- Compiling module ball2
# 
# Top level modules:
# 	ball2
# End time: 22:54:23 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/warri/Desktop/ece_385/lab6 {C:/Users/warri/Desktop/ece_385/lab6/bullet2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:23 on May 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/warri/Desktop/ece_385/lab6" C:/Users/warri/Desktop/ece_385/lab6/bullet2.sv 
# -- Compiling module bullet2
# 
# Top level modules:
# 	bullet2
# End time: 22:54:23 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/warri/Desktop/ece_385/lab6 {C:/Users/warri/Desktop/ece_385/lab6/game_sm.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:23 on May 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/warri/Desktop/ece_385/lab6" C:/Users/warri/Desktop/ece_385/lab6/game_sm.sv 
# -- Compiling module game_sm
# 
# Top level modules:
# 	game_sm
# End time: 22:54:23 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_irq_mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:23 on May 12,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_irq_mapper.sv 
# -- Compiling module lab62_soc_irq_mapper
# 
# Top level modules:
# 	lab62_soc_irq_mapper
# End time: 22:54:24 on May 12,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:24 on May 12,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 
# -- Compiling module lab62_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0
# End time: 22:54:24 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:24 on May 12,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 22:54:24 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:24 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 
# -- Compiling module altera_avalon_st_handshake_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_handshake_clock_crosser
# End time: 22:54:24 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:24 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 
# -- Compiling module altera_avalon_st_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_clock_crosser
# End time: 22:54:24 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_std_synchronizer_nocut.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:24 on May 12,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 
# -- Compiling module altera_std_synchronizer_nocut
# 
# Top level modules:
# 	altera_std_synchronizer_nocut
# End time: 22:54:24 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:24 on May 12,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 22:54:24 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:24 on May 12,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 22:54:24 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:24 on May 12,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module lab62_soc_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_rsp_mux
# End time: 22:54:24 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:24 on May 12,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 22:54:24 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:24 on May 12,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module lab62_soc_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_rsp_demux
# End time: 22:54:24 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:24 on May 12,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module lab62_soc_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_cmd_mux
# End time: 22:54:24 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:24 on May 12,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module lab62_soc_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_cmd_demux
# End time: 22:54:25 on May 12,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:25 on May 12,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 22:54:25 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:25 on May 12,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 22:54:25 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_006.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:25 on May 12,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_006.sv 
# -- Compiling module lab62_soc_mm_interconnect_0_router_006_default_decode
# -- Compiling module lab62_soc_mm_interconnect_0_router_006
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_router_006
# End time: 22:54:25 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:25 on May 12,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv 
# -- Compiling module lab62_soc_mm_interconnect_0_router_002_default_decode
# -- Compiling module lab62_soc_mm_interconnect_0_router_002
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_router_002
# End time: 22:54:25 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:25 on May 12,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv 
# -- Compiling module lab62_soc_mm_interconnect_0_router_default_decode
# -- Compiling module lab62_soc_mm_interconnect_0_router
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_router
# End time: 22:54:25 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:25 on May 12,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 22:54:25 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:25 on May 12,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 22:54:25 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:25 on May 12,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 22:54:25 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules {C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:25 on May 12,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules" C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 22:54:25 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/warri/Desktop/ece_385/lab6 {C:/Users/warri/Desktop/ece_385/lab6/lab62.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:25 on May 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/warri/Desktop/ece_385/lab6" C:/Users/warri/Desktop/ece_385/lab6/lab62.sv 
# -- Compiling module lab62
# 
# Top level modules:
# 	lab62
# End time: 22:54:25 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/warri/Desktop/ece_385/lab6/output_files {C:/Users/warri/Desktop/ece_385/lab6/output_files/testbench2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:26 on May 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/warri/Desktop/ece_385/lab6/output_files" C:/Users/warri/Desktop/ece_385/lab6/output_files/testbench2.sv 
# -- Compiling module testbench2
# 
# Top level modules:
# 	testbench2
# End time: 22:54:26 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -L lab62_soc -voptargs="+acc"  testbench2
# End time: 22:54:27 on May 12,2021, Elapsed time: 0:17:19
# Errors: 0, Warnings: 6
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -L lab62_soc -voptargs=""+acc"" testbench2 
# Start time: 22:54:27 on May 12,2021
# Loading sv_std.std
# Loading work.testbench2
# Loading work.game_sm
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10000 ns
add wave -position insertpoint  \
sim:/testbench2/gsm/state
add wave -position insertpoint  \
sim:/testbench2/gsm/next_state
restart
run 1000 ns
force -freeze sim:/testbench2/tank_powerup 1 0
# End time: 01:32:36 on May 13,2021, Elapsed time: 2:38:09
# Errors: 0, Warnings: 0
