synthesis:  version Radiant (64-bit) 1.0.0.350.6

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2018 Lattice Semiconductor Corporation,  All rights reserved.
Wed Apr 24 20:04:21 2019


Command Line:  C:\lscc\radiant\1.0\ispfpga\bin\nt64\synthesis.exe -f gamerender_impl_1_lattice.synproj -gui -msgset //vs-home/gdiaz01/gamerender/promote.xml 

Synthesis options:
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.
                                                          


##########################################################


### Lattice Family : iCE40UP


### Device  : iCE40UP5K


### Package : SG48


### Speed   : High-Performance_1.2V


                                                         


INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Area
Top-level module name = top.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1


Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output HDL file name = gamerender_impl_1.vm.
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-vh2008

-path //vs-home/gdiaz01/gamerender (searchpath added)
-path //vs-home/gdiaz01/gamerender/impl_1 (searchpath added)
-path //vs-home/gdiaz01/gamerender/pll (searchpath added)
-path C:/lscc/radiant/1.0/ispfpga/ice40tp/data (searchpath added)
Mixed language design
Verilog design file = C:/lscc/radiant/1.0/ip/pmi/pmi.v
Verilog design file = //vs-home/gdiaz01/gamerender/pll/rtl/pll.v
VHDL library = pmi
VHDL design file = C:/lscc/radiant/1.0/ip/pmi/pmi.vhd
VHDL library = work
VHDL design file = //vs-home/gdiaz01/gamerender/top.vhd
VHDL library = work
VHDL design file = //vs-home/gdiaz01/gamerender/testpattern.vhd
VHDL library = work
VHDL design file = //vs-home/gdiaz01/gamerender/vga.vhd
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Compile design.
Compile Design Begin
Analyzing Verilog file c:/lscc/radiant/1.0/ip/pmi/pmi.v. VERI-1482
INFO - synthesis: c:/lscc/radiant/1.0/ip/pmi/pmi.v(1): analyzing included file c:/lscc/radiant/1.0/ip/pmi/pmi_add.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.0/ip/pmi/pmi_add.v(50): analyzing included file c:/lscc/radiant/1.0/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.0/ip/pmi/pmi.v(2): analyzing included file c:/lscc/radiant/1.0/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.0/ip/pmi/pmi_complex_mult.v(52): analyzing included file c:/lscc/radiant/1.0/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.0/ip/pmi/pmi.v(3): analyzing included file c:/lscc/radiant/1.0/ip/pmi/pmi_dsp.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.0/ip/pmi/pmi.v(4): analyzing included file c:/lscc/radiant/1.0/ip/pmi/pmi_mac.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.0/ip/pmi/pmi_mac.v(52): analyzing included file c:/lscc/radiant/1.0/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.0/ip/pmi/pmi.v(5): analyzing included file c:/lscc/radiant/1.0/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.0/ip/pmi/pmi_multaddsub.v(52): analyzing included file c:/lscc/radiant/1.0/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.0/ip/pmi/pmi.v(6): analyzing included file c:/lscc/radiant/1.0/ip/pmi/pmi_mult.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.0/ip/pmi/pmi_mult.v(51): analyzing included file c:/lscc/radiant/1.0/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.0/ip/pmi/pmi.v(7): analyzing included file c:/lscc/radiant/1.0/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.0/ip/pmi/pmi_ram_dp.v(47): analyzing included file c:/lscc/radiant/1.0/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.0/ip/pmi/pmi.v(8): analyzing included file c:/lscc/radiant/1.0/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.0/ip/pmi/pmi_ram_dq.v(45): analyzing included file c:/lscc/radiant/1.0/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.0/ip/pmi/pmi.v(9): analyzing included file c:/lscc/radiant/1.0/ip/pmi/pmi_sub.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.0/ip/pmi/pmi_sub.v(50): analyzing included file c:/lscc/radiant/1.0/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
Analyzing Verilog file //vs-home/gdiaz01/gamerender/pll/rtl/pll.v. VERI-1482
INFO - synthesis: //vs-home/gdiaz01/gamerender/pll/rtl/pll.v(9): analyzing included file //vs-home/gdiaz01/gamerender/pll/rtl/core/lscc_pll.v. VERI-1328
Analyzing VHDL file c:/lscc/radiant/1.0/ip/pmi/pmi.vhd. VHDL-1481
INFO - synthesis: c:/lscc/radiant/1.0/ip/pmi/pmi.vhd(4): analyzing package components. VHDL-1014
Analyzing VHDL file //vs-home/gdiaz01/gamerender/top.vhd. VHDL-1481
INFO - synthesis: //vs-home/gdiaz01/gamerender/top.vhd(5): analyzing entity top. VHDL-1012
INFO - synthesis: //vs-home/gdiaz01/gamerender/top.vhd(14): analyzing architecture synth. VHDL-1010
Analyzing VHDL file //vs-home/gdiaz01/gamerender/testpattern.vhd. VHDL-1481
INFO - synthesis: //vs-home/gdiaz01/gamerender/testpattern.vhd(5): analyzing entity testpattern. VHDL-1012
INFO - synthesis: //vs-home/gdiaz01/gamerender/testpattern.vhd(16): analyzing architecture synth. VHDL-1010
Analyzing VHDL file //vs-home/gdiaz01/gamerender/vga.vhd. VHDL-1481
INFO - synthesis: //vs-home/gdiaz01/gamerender/vga.vhd(5): analyzing entity vga. VHDL-1012
INFO - synthesis: //vs-home/gdiaz01/gamerender/vga.vhd(18): analyzing architecture synth. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "//vs-home/gdiaz01/gamerender/impl_1". VHDL-1504
Top module language type = VHDL.
unit top is not yet analyzed. VHDL-1485
//vs-home/gdiaz01/gamerender/top.vhd(5): executing top(synth)

INFO - synthesis: //vs-home/gdiaz01/gamerender/top.vhd(72): going to verilog side to elaborate module HSOSC. VHDL-1399
INFO - synthesis: //vs-home/gdiaz01/gamerender/top.vhd(72): back to VHDL to continue elaboration. VHDL-1400
INFO - synthesis: //vs-home/gdiaz01/gamerender/top.vhd(81): going to verilog side to elaborate module pll. VHDL-1399
INFO - synthesis: //vs-home/gdiaz01/gamerender/top.vhd(81): back to VHDL to continue elaboration. VHDL-1400
WARNING - synthesis: //vs-home/gdiaz01/gamerender/top.vhd(12): replacing existing netlist top(synth). VHDL-1205
Top module name (VHDL, mixed language): top
Loading device for application lse from file 'itpa08.nph' in environment: C:/lscc/radiant/1.0/ispfpga.
                                                         


### Number of Logic Cells: 5280


### Number of RAM Blocks: 30


### Number of DSP Blocks: 8


### Number of PLLs: 1


### Number of IO Pins: 56


##########################################################


                                                         


WARNING - synthesis: Initial value found on net valid will be ignored due to unrecognized driver type
WARNING - synthesis: //vs-home/gdiaz01/gamerender/pll/rtl/pll.v(47): input port sclk_i is not connected on this instance. VDB-1013
WARNING - synthesis: //vs-home/gdiaz01/gamerender/pll/rtl/pll.v(47): input port sdi_i is not connected on this instance. VDB-1013
WARNING - synthesis: //vs-home/gdiaz01/gamerender/pll/rtl/core/lscc_pll.v(95): net \pll_inst/lscc_pll_inst/sclk_i does not have a driver. VDB-1002
WARNING - synthesis: //vs-home/gdiaz01/gamerender/pll/rtl/core/lscc_pll.v(96): net \pll_inst/lscc_pll_inst/sdi_i does not have a driver. VDB-1002
######## Missing driver on net \pll_inst/lscc_pll_inst/sclk_i. Patching with GND.
######## Missing driver on net \pll_inst/lscc_pll_inst/sdi_i. Patching with GND.



Applying 1.000000 MHz constraint to all clocks


Starting design annotation....


WARNING - synthesis: User constraint/setting (may come from constraint file or attribute in HDL) overrides device constraint for port 'OUTGLOBAL' of PLL '\pll_inst/lscc_pll_inst/u_PLL_B'.

Starting full timing analysis...
WARNING - synthesis: The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.
WARNING - synthesis: The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.

################### Begin Area Report (top)######################
Number of register bits => 20 of 5280 (0 % )
CCU2 => 12
FD1P3XZ => 20
HSOSC_CORE => 1
LUT4 => 18
OB => 9
PLL_B => 1
################### End Area Report ##################
Number of odd-length carry chains : 0
Number of even-length carry chains : 2

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 3
  Net : clk, loads : 1
  Net : pll_inst/lscc_pll_inst/PLL_out_c, loads : 1
  Net : pll_inst/lscc_pll_inst/clk2, loads : 0
Clock Enable Nets
Number of Clock Enables: 1
Top 1 highest fanout Clock Enables:
  Net : vga_inst/n232, loads : 21
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : vga_inst/n232, loads : 21
  Net : vga_inst/n387, loads : 10
  Net : vga_inst/row_num[9], loads : 5
  Net : vga_inst/col_num[5], loads : 5
  Net : vga_inst/col_num[6], loads : 5
  Net : vga_inst/col_num[7], loads : 5
  Net : vga_inst/col_num[9], loads : 4
  Net : vga_inst/row_num[1], loads : 4
  Net : vga_inst/col_num[8], loads : 4
  Net : vga_inst/row_num[5], loads : 3
################### End Clock Report ##################

Peak Memory Usage: 135.918  MB

--------------------------------------------------------------
Total CPU time for LSE flow : 2.828  secs
Total REAL time for LSE flow : 4.000  secs
--------------------------------------------------------------
