-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity nn_inference is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_img_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    input_img_ce0 : OUT STD_LOGIC;
    input_img_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of nn_inference is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "nn_inference_nn_inference,hls_ip_2021_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.256000,HLS_SYN_LAT=19643,HLS_SYN_TPT=none,HLS_SYN_MEM=10,HLS_SYN_DSP=0,HLS_SYN_FF=20334,HLS_SYN_LUT=26730,HLS_VERSION=2021_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (39 downto 0) := "0000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (39 downto 0) := "0000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (39 downto 0) := "0000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (39 downto 0) := "0000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (39 downto 0) := "0000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (39 downto 0) := "0000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (39 downto 0) := "0001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (39 downto 0) := "0010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (39 downto 0) := "0100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (39 downto 0) := "1000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv64_8 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000";
    constant ap_const_lv64_9 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001001";
    constant ap_const_lv64_A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001010";
    constant ap_const_lv64_B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001011";
    constant ap_const_lv64_C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001100";
    constant ap_const_lv64_D : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001101";
    constant ap_const_lv64_E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001110";
    constant ap_const_lv64_F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001111";
    constant ap_const_lv64_10 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010000";
    constant ap_const_lv64_11 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010001";
    constant ap_const_lv64_12 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010010";
    constant ap_const_lv64_13 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010011";
    constant ap_const_lv64_14 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010100";
    constant ap_const_lv64_15 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010101";
    constant ap_const_lv64_16 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010110";
    constant ap_const_lv64_17 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010111";
    constant ap_const_lv64_18 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011000";
    constant ap_const_lv64_19 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011001";
    constant ap_const_lv64_1A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011010";
    constant ap_const_lv64_1B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011011";
    constant ap_const_lv64_1C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011100";
    constant ap_const_lv64_1D : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011101";
    constant ap_const_lv64_1E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011110";
    constant ap_const_lv64_1F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011111";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_3F800000 : STD_LOGIC_VECTOR (31 downto 0) := "00111111100000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal temp_output_0_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_output_0_load_reg_854 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal temp_output_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_output_0_load_1_reg_859 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_output_0_load_2_reg_874 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal temp_output_0_load_3_reg_879 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_output_0_load_4_reg_894 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal temp_output_0_load_5_reg_899 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_output_0_load_6_reg_914 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal temp_output_0_load_7_reg_919 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_output_0_load_8_reg_934 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal temp_output_0_load_9_reg_939 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_output_0_load_10_reg_954 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal temp_output_0_load_11_reg_959 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_output_0_load_12_reg_974 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal temp_output_0_load_13_reg_979 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_output_0_load_14_reg_994 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal temp_output_0_load_15_reg_999 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_output_0_load_16_reg_1014 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal temp_output_0_load_17_reg_1019 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_output_0_load_18_reg_1034 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal temp_output_0_load_19_reg_1039 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_output_0_load_20_reg_1054 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal temp_output_0_load_21_reg_1059 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_output_0_load_22_reg_1074 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal temp_output_0_load_23_reg_1079 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_output_0_load_24_reg_1094 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal temp_output_0_load_25_reg_1099 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_output_0_load_26_reg_1114 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal temp_output_0_load_27_reg_1119 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal temp_output_0_load_28_reg_1139 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_output_0_load_29_reg_1144 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_output_0_load_30_reg_1159 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal temp_output_0_load_31_reg_1164 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal temp_output2_0_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_output2_0_load_reg_1174 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal temp_output2_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_output2_0_load_1_reg_1179 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_output2_0_load_2_reg_1194 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal temp_output2_0_load_3_reg_1199 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_output2_0_load_4_reg_1214 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal temp_output2_0_load_5_reg_1219 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_output2_0_load_6_reg_1234 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal temp_output2_0_load_7_reg_1239 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_output2_0_load_8_reg_1254 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal temp_output2_0_load_9_reg_1259 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_output2_0_load_10_reg_1274 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal temp_output2_0_load_11_reg_1279 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_output2_0_load_12_reg_1294 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal temp_output2_0_load_13_reg_1299 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_output2_0_load_14_reg_1314 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal temp_output2_0_load_15_reg_1319 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_output_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal temp_output_0_ce0 : STD_LOGIC;
    signal temp_output_0_we0 : STD_LOGIC;
    signal temp_output_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_output_0_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal temp_output_0_ce1 : STD_LOGIC;
    signal temp_output2_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal temp_output2_0_ce0 : STD_LOGIC;
    signal temp_output2_0_we0 : STD_LOGIC;
    signal temp_output2_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_output2_0_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal temp_output2_0_ce1 : STD_LOGIC;
    signal temp_output3_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal temp_output3_0_ce0 : STD_LOGIC;
    signal temp_output3_0_we0 : STD_LOGIC;
    signal temp_output3_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_output3_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_1_fu_634_ap_start : STD_LOGIC;
    signal grp_nn_inference_Pipeline_1_fu_634_ap_done : STD_LOGIC;
    signal grp_nn_inference_Pipeline_1_fu_634_ap_idle : STD_LOGIC;
    signal grp_nn_inference_Pipeline_1_fu_634_ap_ready : STD_LOGIC;
    signal grp_nn_inference_Pipeline_1_fu_634_temp_output_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_nn_inference_Pipeline_1_fu_634_temp_output_0_ce0 : STD_LOGIC;
    signal grp_nn_inference_Pipeline_1_fu_634_temp_output_0_we0 : STD_LOGIC;
    signal grp_nn_inference_Pipeline_1_fu_634_temp_output_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_2_fu_640_ap_start : STD_LOGIC;
    signal grp_nn_inference_Pipeline_2_fu_640_ap_done : STD_LOGIC;
    signal grp_nn_inference_Pipeline_2_fu_640_ap_idle : STD_LOGIC;
    signal grp_nn_inference_Pipeline_2_fu_640_ap_ready : STD_LOGIC;
    signal grp_nn_inference_Pipeline_2_fu_640_temp_output2_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_nn_inference_Pipeline_2_fu_640_temp_output2_0_ce0 : STD_LOGIC;
    signal grp_nn_inference_Pipeline_2_fu_640_temp_output2_0_we0 : STD_LOGIC;
    signal grp_nn_inference_Pipeline_2_fu_640_temp_output2_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_3_fu_646_ap_start : STD_LOGIC;
    signal grp_nn_inference_Pipeline_3_fu_646_ap_done : STD_LOGIC;
    signal grp_nn_inference_Pipeline_3_fu_646_ap_idle : STD_LOGIC;
    signal grp_nn_inference_Pipeline_3_fu_646_ap_ready : STD_LOGIC;
    signal grp_nn_inference_Pipeline_3_fu_646_temp_output3_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_nn_inference_Pipeline_3_fu_646_temp_output3_0_ce0 : STD_LOGIC;
    signal grp_nn_inference_Pipeline_3_fu_646_temp_output3_0_we0 : STD_LOGIC;
    signal grp_nn_inference_Pipeline_3_fu_646_temp_output3_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_prod_fu_652_ap_start : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_prod_fu_652_ap_done : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_prod_fu_652_ap_idle : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_prod_fu_652_ap_ready : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_prod_fu_652_input_img_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_nn_inference_Pipeline_col_prod_fu_652_input_img_ce0 : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_prod_fu_652_temp_output_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_nn_inference_Pipeline_col_prod_fu_652_temp_output_0_ce0 : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_prod_fu_652_temp_output_0_we0 : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_prod_fu_652_temp_output_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_prod_fu_652_grp_fu_1324_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_prod_fu_652_grp_fu_1324_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_prod_fu_652_grp_fu_1324_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_nn_inference_Pipeline_col_prod_fu_652_grp_fu_1324_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_prod_fu_652_grp_fu_1328_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_prod_fu_652_grp_fu_1328_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_prod_fu_652_grp_fu_1328_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_loop1_fu_661_ap_start : STD_LOGIC;
    signal grp_nn_inference_Pipeline_loop1_fu_661_ap_done : STD_LOGIC;
    signal grp_nn_inference_Pipeline_loop1_fu_661_ap_idle : STD_LOGIC;
    signal grp_nn_inference_Pipeline_loop1_fu_661_ap_ready : STD_LOGIC;
    signal grp_nn_inference_Pipeline_loop1_fu_661_temp_output_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_nn_inference_Pipeline_loop1_fu_661_temp_output_0_ce0 : STD_LOGIC;
    signal grp_nn_inference_Pipeline_loop1_fu_661_temp_output_0_we0 : STD_LOGIC;
    signal grp_nn_inference_Pipeline_loop1_fu_661_temp_output_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_loop1_fu_661_temp_output_0_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_nn_inference_Pipeline_loop1_fu_661_temp_output_0_ce1 : STD_LOGIC;
    signal grp_nn_inference_Pipeline_loop1_fu_661_grp_fu_1332_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_loop1_fu_661_grp_fu_1332_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_loop1_fu_661_grp_fu_1332_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_nn_inference_Pipeline_loop1_fu_661_grp_fu_1332_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_ap_start : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_ap_done : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_ap_idle : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_ap_ready : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_temp_output2_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_temp_output2_0_ce0 : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_temp_output2_0_we0 : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_temp_output2_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1324_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1324_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1324_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1324_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1336_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1336_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1336_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1336_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1340_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1340_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1340_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1340_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1344_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1344_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1344_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1344_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1348_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1348_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1348_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1348_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1352_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1352_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1352_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1352_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1356_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1356_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1356_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1356_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1360_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1360_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1360_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1360_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1364_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1364_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1364_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1364_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1368_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1368_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1368_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1368_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1372_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1372_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1372_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1372_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1376_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1376_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1376_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1376_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1380_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1380_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1380_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1380_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1384_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1384_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1384_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1384_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1388_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1388_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1388_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1388_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1392_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1392_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1392_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1392_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1396_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1396_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1396_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1396_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1400_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1400_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1400_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1400_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1404_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1404_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1404_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1404_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1408_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1408_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1408_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1408_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1412_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1412_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1412_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1412_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1416_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1416_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1416_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1416_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1420_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1420_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1420_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1420_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1424_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1424_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1424_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1424_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1428_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1428_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1428_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1428_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1432_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1432_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1432_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1432_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1436_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1436_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1436_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1436_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1440_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1440_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1440_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1440_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1444_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1444_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1444_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1444_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1448_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1448_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1448_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1448_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1452_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1452_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1452_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1452_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1456_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1456_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1456_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1456_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1328_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1328_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1328_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1460_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1460_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1460_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1464_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1464_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1464_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1468_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1468_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1468_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1472_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1472_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1472_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1476_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1476_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1476_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1480_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1480_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1480_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1484_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1484_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1484_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1488_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1488_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1488_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1492_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1492_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1492_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1496_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1496_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1496_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1500_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1500_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1500_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1504_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1504_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1504_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1508_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1508_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1508_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1512_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1512_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1512_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1516_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1516_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1516_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1520_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1520_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1520_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1524_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1524_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1524_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1528_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1528_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1528_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1532_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1532_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1532_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1536_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1536_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1536_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1540_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1540_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1540_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1544_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1544_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1544_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1548_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1548_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1548_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1552_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1552_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1552_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1556_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1556_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1556_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1560_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1560_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1560_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1564_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1564_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1564_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1568_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1568_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1568_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1572_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1572_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1572_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1576_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1576_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1576_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1580_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1580_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col_fu_666_grp_fu_1580_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_loop11_fu_769_ap_start : STD_LOGIC;
    signal grp_nn_inference_Pipeline_loop11_fu_769_ap_done : STD_LOGIC;
    signal grp_nn_inference_Pipeline_loop11_fu_769_ap_idle : STD_LOGIC;
    signal grp_nn_inference_Pipeline_loop11_fu_769_ap_ready : STD_LOGIC;
    signal grp_nn_inference_Pipeline_loop11_fu_769_temp_output2_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_nn_inference_Pipeline_loop11_fu_769_temp_output2_0_ce0 : STD_LOGIC;
    signal grp_nn_inference_Pipeline_loop11_fu_769_temp_output2_0_we0 : STD_LOGIC;
    signal grp_nn_inference_Pipeline_loop11_fu_769_temp_output2_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_loop11_fu_769_temp_output2_0_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_nn_inference_Pipeline_loop11_fu_769_temp_output2_0_ce1 : STD_LOGIC;
    signal grp_nn_inference_Pipeline_loop11_fu_769_grp_fu_1332_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_loop11_fu_769_grp_fu_1332_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_loop11_fu_769_grp_fu_1332_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_nn_inference_Pipeline_loop11_fu_769_grp_fu_1332_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col2_fu_774_ap_start : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col2_fu_774_ap_done : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col2_fu_774_ap_idle : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col2_fu_774_ap_ready : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col2_fu_774_temp_output3_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_temp_output3_0_ce0 : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col2_fu_774_temp_output3_0_we0 : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col2_fu_774_temp_output3_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1324_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1324_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1324_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1324_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1336_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1336_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1336_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1336_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1340_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1340_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1340_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1340_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1344_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1344_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1344_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1344_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1348_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1348_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1348_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1348_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1352_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1352_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1352_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1352_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1356_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1356_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1356_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1356_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1360_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1360_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1360_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1360_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1364_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1364_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1364_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1364_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1368_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1368_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1368_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1368_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1372_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1372_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1372_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1372_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1376_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1376_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1376_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1376_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1380_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1380_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1380_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1380_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1384_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1384_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1384_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1384_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1388_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1388_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1388_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1388_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1392_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1392_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1392_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1392_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1328_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1328_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1328_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1460_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1460_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1460_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1464_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1464_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1464_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1468_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1468_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1468_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1472_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1472_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1472_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1476_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1476_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1476_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1480_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1480_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1480_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1484_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1484_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1484_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1488_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1488_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1488_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1492_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1492_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1492_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1496_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1496_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1496_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1500_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1500_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1500_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1504_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1504_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1504_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1508_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1508_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1508_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1512_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1512_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1512_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1516_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1516_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1516_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_loop13_fu_829_ap_start : STD_LOGIC;
    signal grp_nn_inference_Pipeline_loop13_fu_829_ap_done : STD_LOGIC;
    signal grp_nn_inference_Pipeline_loop13_fu_829_ap_idle : STD_LOGIC;
    signal grp_nn_inference_Pipeline_loop13_fu_829_ap_ready : STD_LOGIC;
    signal grp_nn_inference_Pipeline_loop13_fu_829_temp_output3_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_nn_inference_Pipeline_loop13_fu_829_temp_output3_0_ce0 : STD_LOGIC;
    signal grp_nn_inference_Pipeline_loop13_fu_829_max_idx_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_loop13_fu_829_max_idx_out_ap_vld : STD_LOGIC;
    signal grp_nn_inference_Pipeline_loop13_fu_829_grp_fu_1332_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_loop13_fu_829_grp_fu_1332_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nn_inference_Pipeline_loop13_fu_829_grp_fu_1332_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_nn_inference_Pipeline_loop13_fu_829_grp_fu_1332_p_ce : STD_LOGIC;
    signal grp_nn_inference_Pipeline_1_fu_634_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_nn_inference_Pipeline_2_fu_640_ap_start_reg : STD_LOGIC := '0';
    signal grp_nn_inference_Pipeline_3_fu_646_ap_start_reg : STD_LOGIC := '0';
    signal grp_nn_inference_Pipeline_col_prod_fu_652_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_nn_inference_Pipeline_loop1_fu_661_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_nn_inference_Pipeline_col_fu_666_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal grp_nn_inference_Pipeline_loop11_fu_769_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal grp_nn_inference_Pipeline_col2_fu_774_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal grp_nn_inference_Pipeline_loop13_fu_829_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal grp_fu_1324_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1324_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1324_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1324_ce : STD_LOGIC;
    signal grp_fu_1328_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1328_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1328_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1328_ce : STD_LOGIC;
    signal grp_fu_1332_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1332_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1332_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1332_ce : STD_LOGIC;
    signal grp_fu_1332_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_1336_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1336_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1336_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1336_ce : STD_LOGIC;
    signal grp_fu_1340_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1340_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1340_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1340_ce : STD_LOGIC;
    signal grp_fu_1344_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1344_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1344_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1344_ce : STD_LOGIC;
    signal grp_fu_1348_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1348_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1348_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1348_ce : STD_LOGIC;
    signal grp_fu_1352_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1352_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1352_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1352_ce : STD_LOGIC;
    signal grp_fu_1356_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1356_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1356_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1356_ce : STD_LOGIC;
    signal grp_fu_1360_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1360_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1360_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1360_ce : STD_LOGIC;
    signal grp_fu_1364_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1364_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1364_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1364_ce : STD_LOGIC;
    signal grp_fu_1368_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1368_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1368_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1368_ce : STD_LOGIC;
    signal grp_fu_1372_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1372_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1372_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1372_ce : STD_LOGIC;
    signal grp_fu_1376_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1376_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1376_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1376_ce : STD_LOGIC;
    signal grp_fu_1380_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1380_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1380_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1380_ce : STD_LOGIC;
    signal grp_fu_1384_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1384_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1384_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1384_ce : STD_LOGIC;
    signal grp_fu_1388_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1388_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1388_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1388_ce : STD_LOGIC;
    signal grp_fu_1392_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1392_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1392_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1392_ce : STD_LOGIC;
    signal grp_fu_1396_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1396_ce : STD_LOGIC;
    signal grp_fu_1400_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1400_ce : STD_LOGIC;
    signal grp_fu_1404_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1404_ce : STD_LOGIC;
    signal grp_fu_1408_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1408_ce : STD_LOGIC;
    signal grp_fu_1412_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1412_ce : STD_LOGIC;
    signal grp_fu_1416_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1416_ce : STD_LOGIC;
    signal grp_fu_1420_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1420_ce : STD_LOGIC;
    signal grp_fu_1424_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1424_ce : STD_LOGIC;
    signal grp_fu_1428_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1428_ce : STD_LOGIC;
    signal grp_fu_1432_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1432_ce : STD_LOGIC;
    signal grp_fu_1436_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1436_ce : STD_LOGIC;
    signal grp_fu_1440_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1440_ce : STD_LOGIC;
    signal grp_fu_1444_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1444_ce : STD_LOGIC;
    signal grp_fu_1448_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1448_ce : STD_LOGIC;
    signal grp_fu_1452_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1452_ce : STD_LOGIC;
    signal grp_fu_1456_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1456_ce : STD_LOGIC;
    signal grp_fu_1460_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1460_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1460_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1460_ce : STD_LOGIC;
    signal grp_fu_1464_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1464_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1464_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1464_ce : STD_LOGIC;
    signal grp_fu_1468_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1468_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1468_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1468_ce : STD_LOGIC;
    signal grp_fu_1472_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1472_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1472_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1472_ce : STD_LOGIC;
    signal grp_fu_1476_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1476_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1476_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1476_ce : STD_LOGIC;
    signal grp_fu_1480_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1480_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1480_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1480_ce : STD_LOGIC;
    signal grp_fu_1484_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1484_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1484_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1484_ce : STD_LOGIC;
    signal grp_fu_1488_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1488_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1488_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1488_ce : STD_LOGIC;
    signal grp_fu_1492_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1492_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1492_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1492_ce : STD_LOGIC;
    signal grp_fu_1496_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1496_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1496_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1496_ce : STD_LOGIC;
    signal grp_fu_1500_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1500_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1500_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1500_ce : STD_LOGIC;
    signal grp_fu_1504_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1504_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1504_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1504_ce : STD_LOGIC;
    signal grp_fu_1508_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1508_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1508_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1508_ce : STD_LOGIC;
    signal grp_fu_1512_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1512_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1512_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1512_ce : STD_LOGIC;
    signal grp_fu_1516_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1516_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1516_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1516_ce : STD_LOGIC;
    signal grp_fu_1520_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1520_ce : STD_LOGIC;
    signal grp_fu_1524_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1524_ce : STD_LOGIC;
    signal grp_fu_1528_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1528_ce : STD_LOGIC;
    signal grp_fu_1532_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1532_ce : STD_LOGIC;
    signal grp_fu_1536_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1536_ce : STD_LOGIC;
    signal grp_fu_1540_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1540_ce : STD_LOGIC;
    signal grp_fu_1544_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1544_ce : STD_LOGIC;
    signal grp_fu_1548_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1548_ce : STD_LOGIC;
    signal grp_fu_1552_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1552_ce : STD_LOGIC;
    signal grp_fu_1556_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1556_ce : STD_LOGIC;
    signal grp_fu_1560_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1560_ce : STD_LOGIC;
    signal grp_fu_1564_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1564_ce : STD_LOGIC;
    signal grp_fu_1568_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1568_ce : STD_LOGIC;
    signal grp_fu_1572_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1572_ce : STD_LOGIC;
    signal grp_fu_1576_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1576_ce : STD_LOGIC;
    signal grp_fu_1580_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1580_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (39 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component nn_inference_nn_inference_Pipeline_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        temp_output_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        temp_output_0_ce0 : OUT STD_LOGIC;
        temp_output_0_we0 : OUT STD_LOGIC;
        temp_output_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component nn_inference_nn_inference_Pipeline_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        temp_output2_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        temp_output2_0_ce0 : OUT STD_LOGIC;
        temp_output2_0_we0 : OUT STD_LOGIC;
        temp_output2_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component nn_inference_nn_inference_Pipeline_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        temp_output3_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        temp_output3_0_ce0 : OUT STD_LOGIC;
        temp_output3_0_we0 : OUT STD_LOGIC;
        temp_output3_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component nn_inference_nn_inference_Pipeline_col_prod IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_img_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_img_ce0 : OUT STD_LOGIC;
        input_img_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_output_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        temp_output_0_ce0 : OUT STD_LOGIC;
        temp_output_0_we0 : OUT STD_LOGIC;
        temp_output_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1324_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1324_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1324_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1324_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1324_p_ce : OUT STD_LOGIC;
        grp_fu_1328_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1328_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1328_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1328_p_ce : OUT STD_LOGIC );
    end component;


    component nn_inference_nn_inference_Pipeline_loop1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        temp_output_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        temp_output_0_ce0 : OUT STD_LOGIC;
        temp_output_0_we0 : OUT STD_LOGIC;
        temp_output_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_output_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        temp_output_0_ce1 : OUT STD_LOGIC;
        temp_output_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1332_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1332_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1332_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_1332_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1332_p_ce : OUT STD_LOGIC );
    end component;


    component nn_inference_nn_inference_Pipeline_col IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        temp_output_0_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_output_0_load_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_output_0_load_3 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_output_0_load_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_output_0_load_5 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_output_0_load_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_output_0_load_7 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_output_0_load_8 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_output_0_load_9 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_output_0_load_10 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_output_0_load_11 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_output_0_load_12 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_output_0_load_13 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_output_0_load_14 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_output_0_load_15 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_output_0_load_16 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_output_0_load_17 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_output_0_load_18 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_output_0_load_19 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_output_0_load_20 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_output_0_load_21 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_output_0_load_22 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_output_0_load_23 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_output_0_load_24 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_output_0_load_25 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_output_0_load_26 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_output_0_load_27 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_output_0_load_28 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_output_0_load_29 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_output_0_load_30 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_output_0_load_31 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_output_0_load_32 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_output2_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        temp_output2_0_ce0 : OUT STD_LOGIC;
        temp_output2_0_we0 : OUT STD_LOGIC;
        temp_output2_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1324_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1324_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1324_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1324_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1324_p_ce : OUT STD_LOGIC;
        grp_fu_1336_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1336_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1336_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1336_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1336_p_ce : OUT STD_LOGIC;
        grp_fu_1340_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1340_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1340_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1340_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1340_p_ce : OUT STD_LOGIC;
        grp_fu_1344_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1344_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1344_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1344_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1344_p_ce : OUT STD_LOGIC;
        grp_fu_1348_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1348_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1348_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1348_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1348_p_ce : OUT STD_LOGIC;
        grp_fu_1352_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1352_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1352_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1352_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1352_p_ce : OUT STD_LOGIC;
        grp_fu_1356_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1356_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1356_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1356_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1356_p_ce : OUT STD_LOGIC;
        grp_fu_1360_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1360_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1360_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1360_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1360_p_ce : OUT STD_LOGIC;
        grp_fu_1364_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1364_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1364_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1364_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1364_p_ce : OUT STD_LOGIC;
        grp_fu_1368_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1368_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1368_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1368_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1368_p_ce : OUT STD_LOGIC;
        grp_fu_1372_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1372_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1372_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1372_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1372_p_ce : OUT STD_LOGIC;
        grp_fu_1376_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1376_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1376_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1376_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1376_p_ce : OUT STD_LOGIC;
        grp_fu_1380_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1380_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1380_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1380_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1380_p_ce : OUT STD_LOGIC;
        grp_fu_1384_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1384_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1384_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1384_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1384_p_ce : OUT STD_LOGIC;
        grp_fu_1388_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1388_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1388_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1388_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1388_p_ce : OUT STD_LOGIC;
        grp_fu_1392_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1392_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1392_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1392_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1392_p_ce : OUT STD_LOGIC;
        grp_fu_1396_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1396_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1396_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1396_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1396_p_ce : OUT STD_LOGIC;
        grp_fu_1400_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1400_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1400_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1400_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1400_p_ce : OUT STD_LOGIC;
        grp_fu_1404_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1404_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1404_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1404_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1404_p_ce : OUT STD_LOGIC;
        grp_fu_1408_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1408_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1408_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1408_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1408_p_ce : OUT STD_LOGIC;
        grp_fu_1412_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1412_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1412_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1412_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1412_p_ce : OUT STD_LOGIC;
        grp_fu_1416_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1416_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1416_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1416_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1416_p_ce : OUT STD_LOGIC;
        grp_fu_1420_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1420_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1420_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1420_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1420_p_ce : OUT STD_LOGIC;
        grp_fu_1424_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1424_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1424_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1424_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1424_p_ce : OUT STD_LOGIC;
        grp_fu_1428_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1428_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1428_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1428_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1428_p_ce : OUT STD_LOGIC;
        grp_fu_1432_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1432_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1432_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1432_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1432_p_ce : OUT STD_LOGIC;
        grp_fu_1436_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1436_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1436_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1436_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1436_p_ce : OUT STD_LOGIC;
        grp_fu_1440_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1440_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1440_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1440_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1440_p_ce : OUT STD_LOGIC;
        grp_fu_1444_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1444_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1444_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1444_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1444_p_ce : OUT STD_LOGIC;
        grp_fu_1448_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1448_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1448_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1448_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1448_p_ce : OUT STD_LOGIC;
        grp_fu_1452_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1452_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1452_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1452_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1452_p_ce : OUT STD_LOGIC;
        grp_fu_1456_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1456_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1456_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1456_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1456_p_ce : OUT STD_LOGIC;
        grp_fu_1328_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1328_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1328_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1328_p_ce : OUT STD_LOGIC;
        grp_fu_1460_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1460_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1460_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1460_p_ce : OUT STD_LOGIC;
        grp_fu_1464_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1464_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1464_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1464_p_ce : OUT STD_LOGIC;
        grp_fu_1468_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1468_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1468_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1468_p_ce : OUT STD_LOGIC;
        grp_fu_1472_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1472_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1472_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1472_p_ce : OUT STD_LOGIC;
        grp_fu_1476_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1476_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1476_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1476_p_ce : OUT STD_LOGIC;
        grp_fu_1480_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1480_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1480_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1480_p_ce : OUT STD_LOGIC;
        grp_fu_1484_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1484_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1484_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1484_p_ce : OUT STD_LOGIC;
        grp_fu_1488_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1488_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1488_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1488_p_ce : OUT STD_LOGIC;
        grp_fu_1492_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1492_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1492_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1492_p_ce : OUT STD_LOGIC;
        grp_fu_1496_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1496_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1496_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1496_p_ce : OUT STD_LOGIC;
        grp_fu_1500_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1500_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1500_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1500_p_ce : OUT STD_LOGIC;
        grp_fu_1504_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1504_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1504_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1504_p_ce : OUT STD_LOGIC;
        grp_fu_1508_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1508_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1508_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1508_p_ce : OUT STD_LOGIC;
        grp_fu_1512_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1512_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1512_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1512_p_ce : OUT STD_LOGIC;
        grp_fu_1516_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1516_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1516_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1516_p_ce : OUT STD_LOGIC;
        grp_fu_1520_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1520_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1520_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1520_p_ce : OUT STD_LOGIC;
        grp_fu_1524_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1524_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1524_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1524_p_ce : OUT STD_LOGIC;
        grp_fu_1528_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1528_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1528_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1528_p_ce : OUT STD_LOGIC;
        grp_fu_1532_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1532_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1532_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1532_p_ce : OUT STD_LOGIC;
        grp_fu_1536_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1536_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1536_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1536_p_ce : OUT STD_LOGIC;
        grp_fu_1540_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1540_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1540_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1540_p_ce : OUT STD_LOGIC;
        grp_fu_1544_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1544_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1544_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1544_p_ce : OUT STD_LOGIC;
        grp_fu_1548_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1548_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1548_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1548_p_ce : OUT STD_LOGIC;
        grp_fu_1552_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1552_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1552_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1552_p_ce : OUT STD_LOGIC;
        grp_fu_1556_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1556_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1556_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1556_p_ce : OUT STD_LOGIC;
        grp_fu_1560_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1560_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1560_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1560_p_ce : OUT STD_LOGIC;
        grp_fu_1564_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1564_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1564_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1564_p_ce : OUT STD_LOGIC;
        grp_fu_1568_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1568_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1568_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1568_p_ce : OUT STD_LOGIC;
        grp_fu_1572_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1572_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1572_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1572_p_ce : OUT STD_LOGIC;
        grp_fu_1576_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1576_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1576_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1576_p_ce : OUT STD_LOGIC;
        grp_fu_1580_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1580_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1580_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1580_p_ce : OUT STD_LOGIC );
    end component;


    component nn_inference_nn_inference_Pipeline_loop11 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        temp_output2_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        temp_output2_0_ce0 : OUT STD_LOGIC;
        temp_output2_0_we0 : OUT STD_LOGIC;
        temp_output2_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_output2_0_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        temp_output2_0_ce1 : OUT STD_LOGIC;
        temp_output2_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1332_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1332_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1332_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_1332_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1332_p_ce : OUT STD_LOGIC );
    end component;


    component nn_inference_nn_inference_Pipeline_col2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        temp_output2_0_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_output2_0_load_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_output2_0_load_3 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_output2_0_load_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_output2_0_load_5 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_output2_0_load_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_output2_0_load_7 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_output2_0_load_8 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_output2_0_load_9 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_output2_0_load_10 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_output2_0_load_11 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_output2_0_load_12 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_output2_0_load_13 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_output2_0_load_14 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_output2_0_load_15 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_output2_0_load_16 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_output3_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        temp_output3_0_ce0 : OUT STD_LOGIC;
        temp_output3_0_we0 : OUT STD_LOGIC;
        temp_output3_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1324_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1324_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1324_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1324_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1324_p_ce : OUT STD_LOGIC;
        grp_fu_1336_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1336_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1336_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1336_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1336_p_ce : OUT STD_LOGIC;
        grp_fu_1340_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1340_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1340_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1340_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1340_p_ce : OUT STD_LOGIC;
        grp_fu_1344_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1344_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1344_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1344_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1344_p_ce : OUT STD_LOGIC;
        grp_fu_1348_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1348_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1348_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1348_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1348_p_ce : OUT STD_LOGIC;
        grp_fu_1352_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1352_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1352_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1352_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1352_p_ce : OUT STD_LOGIC;
        grp_fu_1356_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1356_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1356_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1356_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1356_p_ce : OUT STD_LOGIC;
        grp_fu_1360_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1360_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1360_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1360_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1360_p_ce : OUT STD_LOGIC;
        grp_fu_1364_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1364_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1364_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1364_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1364_p_ce : OUT STD_LOGIC;
        grp_fu_1368_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1368_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1368_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1368_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1368_p_ce : OUT STD_LOGIC;
        grp_fu_1372_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1372_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1372_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1372_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1372_p_ce : OUT STD_LOGIC;
        grp_fu_1376_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1376_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1376_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1376_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1376_p_ce : OUT STD_LOGIC;
        grp_fu_1380_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1380_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1380_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1380_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1380_p_ce : OUT STD_LOGIC;
        grp_fu_1384_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1384_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1384_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1384_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1384_p_ce : OUT STD_LOGIC;
        grp_fu_1388_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1388_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1388_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1388_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1388_p_ce : OUT STD_LOGIC;
        grp_fu_1392_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1392_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1392_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1392_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1392_p_ce : OUT STD_LOGIC;
        grp_fu_1328_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1328_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1328_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1328_p_ce : OUT STD_LOGIC;
        grp_fu_1460_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1460_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1460_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1460_p_ce : OUT STD_LOGIC;
        grp_fu_1464_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1464_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1464_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1464_p_ce : OUT STD_LOGIC;
        grp_fu_1468_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1468_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1468_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1468_p_ce : OUT STD_LOGIC;
        grp_fu_1472_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1472_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1472_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1472_p_ce : OUT STD_LOGIC;
        grp_fu_1476_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1476_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1476_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1476_p_ce : OUT STD_LOGIC;
        grp_fu_1480_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1480_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1480_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1480_p_ce : OUT STD_LOGIC;
        grp_fu_1484_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1484_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1484_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1484_p_ce : OUT STD_LOGIC;
        grp_fu_1488_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1488_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1488_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1488_p_ce : OUT STD_LOGIC;
        grp_fu_1492_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1492_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1492_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1492_p_ce : OUT STD_LOGIC;
        grp_fu_1496_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1496_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1496_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1496_p_ce : OUT STD_LOGIC;
        grp_fu_1500_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1500_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1500_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1500_p_ce : OUT STD_LOGIC;
        grp_fu_1504_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1504_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1504_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1504_p_ce : OUT STD_LOGIC;
        grp_fu_1508_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1508_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1508_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1508_p_ce : OUT STD_LOGIC;
        grp_fu_1512_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1512_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1512_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1512_p_ce : OUT STD_LOGIC;
        grp_fu_1516_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1516_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1516_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1516_p_ce : OUT STD_LOGIC );
    end component;


    component nn_inference_nn_inference_Pipeline_loop13 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        temp_output3_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        temp_output3_0_ce0 : OUT STD_LOGIC;
        temp_output3_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        max_idx_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        max_idx_out_ap_vld : OUT STD_LOGIC;
        grp_fu_1332_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1332_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1332_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_1332_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1332_p_ce : OUT STD_LOGIC );
    end component;


    component nn_inference_fadd_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component nn_inference_fmul_32ns_32ns_32_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component nn_inference_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component nn_inference_temp_output_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component nn_inference_temp_output2_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component nn_inference_temp_output3_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    temp_output_0_U : component nn_inference_temp_output_0
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => temp_output_0_address0,
        ce0 => temp_output_0_ce0,
        we0 => temp_output_0_we0,
        d0 => temp_output_0_d0,
        q0 => temp_output_0_q0,
        address1 => temp_output_0_address1,
        ce1 => temp_output_0_ce1,
        q1 => temp_output_0_q1);

    temp_output2_0_U : component nn_inference_temp_output2_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => temp_output2_0_address0,
        ce0 => temp_output2_0_ce0,
        we0 => temp_output2_0_we0,
        d0 => temp_output2_0_d0,
        q0 => temp_output2_0_q0,
        address1 => temp_output2_0_address1,
        ce1 => temp_output2_0_ce1,
        q1 => temp_output2_0_q1);

    temp_output3_0_U : component nn_inference_temp_output3_0
    generic map (
        DataWidth => 32,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => temp_output3_0_address0,
        ce0 => temp_output3_0_ce0,
        we0 => temp_output3_0_we0,
        d0 => temp_output3_0_d0,
        q0 => temp_output3_0_q0);

    grp_nn_inference_Pipeline_1_fu_634 : component nn_inference_nn_inference_Pipeline_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_nn_inference_Pipeline_1_fu_634_ap_start,
        ap_done => grp_nn_inference_Pipeline_1_fu_634_ap_done,
        ap_idle => grp_nn_inference_Pipeline_1_fu_634_ap_idle,
        ap_ready => grp_nn_inference_Pipeline_1_fu_634_ap_ready,
        temp_output_0_address0 => grp_nn_inference_Pipeline_1_fu_634_temp_output_0_address0,
        temp_output_0_ce0 => grp_nn_inference_Pipeline_1_fu_634_temp_output_0_ce0,
        temp_output_0_we0 => grp_nn_inference_Pipeline_1_fu_634_temp_output_0_we0,
        temp_output_0_d0 => grp_nn_inference_Pipeline_1_fu_634_temp_output_0_d0);

    grp_nn_inference_Pipeline_2_fu_640 : component nn_inference_nn_inference_Pipeline_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_nn_inference_Pipeline_2_fu_640_ap_start,
        ap_done => grp_nn_inference_Pipeline_2_fu_640_ap_done,
        ap_idle => grp_nn_inference_Pipeline_2_fu_640_ap_idle,
        ap_ready => grp_nn_inference_Pipeline_2_fu_640_ap_ready,
        temp_output2_0_address0 => grp_nn_inference_Pipeline_2_fu_640_temp_output2_0_address0,
        temp_output2_0_ce0 => grp_nn_inference_Pipeline_2_fu_640_temp_output2_0_ce0,
        temp_output2_0_we0 => grp_nn_inference_Pipeline_2_fu_640_temp_output2_0_we0,
        temp_output2_0_d0 => grp_nn_inference_Pipeline_2_fu_640_temp_output2_0_d0);

    grp_nn_inference_Pipeline_3_fu_646 : component nn_inference_nn_inference_Pipeline_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_nn_inference_Pipeline_3_fu_646_ap_start,
        ap_done => grp_nn_inference_Pipeline_3_fu_646_ap_done,
        ap_idle => grp_nn_inference_Pipeline_3_fu_646_ap_idle,
        ap_ready => grp_nn_inference_Pipeline_3_fu_646_ap_ready,
        temp_output3_0_address0 => grp_nn_inference_Pipeline_3_fu_646_temp_output3_0_address0,
        temp_output3_0_ce0 => grp_nn_inference_Pipeline_3_fu_646_temp_output3_0_ce0,
        temp_output3_0_we0 => grp_nn_inference_Pipeline_3_fu_646_temp_output3_0_we0,
        temp_output3_0_d0 => grp_nn_inference_Pipeline_3_fu_646_temp_output3_0_d0);

    grp_nn_inference_Pipeline_col_prod_fu_652 : component nn_inference_nn_inference_Pipeline_col_prod
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_nn_inference_Pipeline_col_prod_fu_652_ap_start,
        ap_done => grp_nn_inference_Pipeline_col_prod_fu_652_ap_done,
        ap_idle => grp_nn_inference_Pipeline_col_prod_fu_652_ap_idle,
        ap_ready => grp_nn_inference_Pipeline_col_prod_fu_652_ap_ready,
        input_img_address0 => grp_nn_inference_Pipeline_col_prod_fu_652_input_img_address0,
        input_img_ce0 => grp_nn_inference_Pipeline_col_prod_fu_652_input_img_ce0,
        input_img_q0 => input_img_q0,
        temp_output_0_address0 => grp_nn_inference_Pipeline_col_prod_fu_652_temp_output_0_address0,
        temp_output_0_ce0 => grp_nn_inference_Pipeline_col_prod_fu_652_temp_output_0_ce0,
        temp_output_0_we0 => grp_nn_inference_Pipeline_col_prod_fu_652_temp_output_0_we0,
        temp_output_0_d0 => grp_nn_inference_Pipeline_col_prod_fu_652_temp_output_0_d0,
        grp_fu_1324_p_din0 => grp_nn_inference_Pipeline_col_prod_fu_652_grp_fu_1324_p_din0,
        grp_fu_1324_p_din1 => grp_nn_inference_Pipeline_col_prod_fu_652_grp_fu_1324_p_din1,
        grp_fu_1324_p_opcode => grp_nn_inference_Pipeline_col_prod_fu_652_grp_fu_1324_p_opcode,
        grp_fu_1324_p_dout0 => grp_fu_1324_p2,
        grp_fu_1324_p_ce => grp_nn_inference_Pipeline_col_prod_fu_652_grp_fu_1324_p_ce,
        grp_fu_1328_p_din0 => grp_nn_inference_Pipeline_col_prod_fu_652_grp_fu_1328_p_din0,
        grp_fu_1328_p_din1 => grp_nn_inference_Pipeline_col_prod_fu_652_grp_fu_1328_p_din1,
        grp_fu_1328_p_dout0 => grp_fu_1328_p2,
        grp_fu_1328_p_ce => grp_nn_inference_Pipeline_col_prod_fu_652_grp_fu_1328_p_ce);

    grp_nn_inference_Pipeline_loop1_fu_661 : component nn_inference_nn_inference_Pipeline_loop1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_nn_inference_Pipeline_loop1_fu_661_ap_start,
        ap_done => grp_nn_inference_Pipeline_loop1_fu_661_ap_done,
        ap_idle => grp_nn_inference_Pipeline_loop1_fu_661_ap_idle,
        ap_ready => grp_nn_inference_Pipeline_loop1_fu_661_ap_ready,
        temp_output_0_address0 => grp_nn_inference_Pipeline_loop1_fu_661_temp_output_0_address0,
        temp_output_0_ce0 => grp_nn_inference_Pipeline_loop1_fu_661_temp_output_0_ce0,
        temp_output_0_we0 => grp_nn_inference_Pipeline_loop1_fu_661_temp_output_0_we0,
        temp_output_0_d0 => grp_nn_inference_Pipeline_loop1_fu_661_temp_output_0_d0,
        temp_output_0_address1 => grp_nn_inference_Pipeline_loop1_fu_661_temp_output_0_address1,
        temp_output_0_ce1 => grp_nn_inference_Pipeline_loop1_fu_661_temp_output_0_ce1,
        temp_output_0_q1 => temp_output_0_q1,
        grp_fu_1332_p_din0 => grp_nn_inference_Pipeline_loop1_fu_661_grp_fu_1332_p_din0,
        grp_fu_1332_p_din1 => grp_nn_inference_Pipeline_loop1_fu_661_grp_fu_1332_p_din1,
        grp_fu_1332_p_opcode => grp_nn_inference_Pipeline_loop1_fu_661_grp_fu_1332_p_opcode,
        grp_fu_1332_p_dout0 => grp_fu_1332_p2,
        grp_fu_1332_p_ce => grp_nn_inference_Pipeline_loop1_fu_661_grp_fu_1332_p_ce);

    grp_nn_inference_Pipeline_col_fu_666 : component nn_inference_nn_inference_Pipeline_col
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_nn_inference_Pipeline_col_fu_666_ap_start,
        ap_done => grp_nn_inference_Pipeline_col_fu_666_ap_done,
        ap_idle => grp_nn_inference_Pipeline_col_fu_666_ap_idle,
        ap_ready => grp_nn_inference_Pipeline_col_fu_666_ap_ready,
        temp_output_0_load_1 => temp_output_0_load_reg_854,
        temp_output_0_load_2 => temp_output_0_load_1_reg_859,
        temp_output_0_load_3 => temp_output_0_load_2_reg_874,
        temp_output_0_load_4 => temp_output_0_load_3_reg_879,
        temp_output_0_load_5 => temp_output_0_load_4_reg_894,
        temp_output_0_load_6 => temp_output_0_load_5_reg_899,
        temp_output_0_load_7 => temp_output_0_load_6_reg_914,
        temp_output_0_load_8 => temp_output_0_load_7_reg_919,
        temp_output_0_load_9 => temp_output_0_load_8_reg_934,
        temp_output_0_load_10 => temp_output_0_load_9_reg_939,
        temp_output_0_load_11 => temp_output_0_load_10_reg_954,
        temp_output_0_load_12 => temp_output_0_load_11_reg_959,
        temp_output_0_load_13 => temp_output_0_load_12_reg_974,
        temp_output_0_load_14 => temp_output_0_load_13_reg_979,
        temp_output_0_load_15 => temp_output_0_load_14_reg_994,
        temp_output_0_load_16 => temp_output_0_load_15_reg_999,
        temp_output_0_load_17 => temp_output_0_load_16_reg_1014,
        temp_output_0_load_18 => temp_output_0_load_17_reg_1019,
        temp_output_0_load_19 => temp_output_0_load_18_reg_1034,
        temp_output_0_load_20 => temp_output_0_load_19_reg_1039,
        temp_output_0_load_21 => temp_output_0_load_20_reg_1054,
        temp_output_0_load_22 => temp_output_0_load_21_reg_1059,
        temp_output_0_load_23 => temp_output_0_load_22_reg_1074,
        temp_output_0_load_24 => temp_output_0_load_23_reg_1079,
        temp_output_0_load_25 => temp_output_0_load_24_reg_1094,
        temp_output_0_load_26 => temp_output_0_load_25_reg_1099,
        temp_output_0_load_27 => temp_output_0_load_26_reg_1114,
        temp_output_0_load_28 => temp_output_0_load_27_reg_1119,
        temp_output_0_load_29 => temp_output_0_load_28_reg_1139,
        temp_output_0_load_30 => temp_output_0_load_29_reg_1144,
        temp_output_0_load_31 => temp_output_0_load_30_reg_1159,
        temp_output_0_load_32 => temp_output_0_load_31_reg_1164,
        temp_output2_0_address0 => grp_nn_inference_Pipeline_col_fu_666_temp_output2_0_address0,
        temp_output2_0_ce0 => grp_nn_inference_Pipeline_col_fu_666_temp_output2_0_ce0,
        temp_output2_0_we0 => grp_nn_inference_Pipeline_col_fu_666_temp_output2_0_we0,
        temp_output2_0_d0 => grp_nn_inference_Pipeline_col_fu_666_temp_output2_0_d0,
        grp_fu_1324_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1324_p_din0,
        grp_fu_1324_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1324_p_din1,
        grp_fu_1324_p_opcode => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1324_p_opcode,
        grp_fu_1324_p_dout0 => grp_fu_1324_p2,
        grp_fu_1324_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1324_p_ce,
        grp_fu_1336_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1336_p_din0,
        grp_fu_1336_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1336_p_din1,
        grp_fu_1336_p_opcode => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1336_p_opcode,
        grp_fu_1336_p_dout0 => grp_fu_1336_p2,
        grp_fu_1336_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1336_p_ce,
        grp_fu_1340_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1340_p_din0,
        grp_fu_1340_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1340_p_din1,
        grp_fu_1340_p_opcode => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1340_p_opcode,
        grp_fu_1340_p_dout0 => grp_fu_1340_p2,
        grp_fu_1340_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1340_p_ce,
        grp_fu_1344_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1344_p_din0,
        grp_fu_1344_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1344_p_din1,
        grp_fu_1344_p_opcode => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1344_p_opcode,
        grp_fu_1344_p_dout0 => grp_fu_1344_p2,
        grp_fu_1344_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1344_p_ce,
        grp_fu_1348_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1348_p_din0,
        grp_fu_1348_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1348_p_din1,
        grp_fu_1348_p_opcode => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1348_p_opcode,
        grp_fu_1348_p_dout0 => grp_fu_1348_p2,
        grp_fu_1348_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1348_p_ce,
        grp_fu_1352_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1352_p_din0,
        grp_fu_1352_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1352_p_din1,
        grp_fu_1352_p_opcode => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1352_p_opcode,
        grp_fu_1352_p_dout0 => grp_fu_1352_p2,
        grp_fu_1352_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1352_p_ce,
        grp_fu_1356_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1356_p_din0,
        grp_fu_1356_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1356_p_din1,
        grp_fu_1356_p_opcode => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1356_p_opcode,
        grp_fu_1356_p_dout0 => grp_fu_1356_p2,
        grp_fu_1356_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1356_p_ce,
        grp_fu_1360_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1360_p_din0,
        grp_fu_1360_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1360_p_din1,
        grp_fu_1360_p_opcode => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1360_p_opcode,
        grp_fu_1360_p_dout0 => grp_fu_1360_p2,
        grp_fu_1360_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1360_p_ce,
        grp_fu_1364_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1364_p_din0,
        grp_fu_1364_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1364_p_din1,
        grp_fu_1364_p_opcode => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1364_p_opcode,
        grp_fu_1364_p_dout0 => grp_fu_1364_p2,
        grp_fu_1364_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1364_p_ce,
        grp_fu_1368_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1368_p_din0,
        grp_fu_1368_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1368_p_din1,
        grp_fu_1368_p_opcode => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1368_p_opcode,
        grp_fu_1368_p_dout0 => grp_fu_1368_p2,
        grp_fu_1368_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1368_p_ce,
        grp_fu_1372_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1372_p_din0,
        grp_fu_1372_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1372_p_din1,
        grp_fu_1372_p_opcode => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1372_p_opcode,
        grp_fu_1372_p_dout0 => grp_fu_1372_p2,
        grp_fu_1372_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1372_p_ce,
        grp_fu_1376_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1376_p_din0,
        grp_fu_1376_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1376_p_din1,
        grp_fu_1376_p_opcode => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1376_p_opcode,
        grp_fu_1376_p_dout0 => grp_fu_1376_p2,
        grp_fu_1376_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1376_p_ce,
        grp_fu_1380_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1380_p_din0,
        grp_fu_1380_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1380_p_din1,
        grp_fu_1380_p_opcode => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1380_p_opcode,
        grp_fu_1380_p_dout0 => grp_fu_1380_p2,
        grp_fu_1380_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1380_p_ce,
        grp_fu_1384_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1384_p_din0,
        grp_fu_1384_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1384_p_din1,
        grp_fu_1384_p_opcode => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1384_p_opcode,
        grp_fu_1384_p_dout0 => grp_fu_1384_p2,
        grp_fu_1384_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1384_p_ce,
        grp_fu_1388_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1388_p_din0,
        grp_fu_1388_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1388_p_din1,
        grp_fu_1388_p_opcode => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1388_p_opcode,
        grp_fu_1388_p_dout0 => grp_fu_1388_p2,
        grp_fu_1388_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1388_p_ce,
        grp_fu_1392_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1392_p_din0,
        grp_fu_1392_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1392_p_din1,
        grp_fu_1392_p_opcode => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1392_p_opcode,
        grp_fu_1392_p_dout0 => grp_fu_1392_p2,
        grp_fu_1392_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1392_p_ce,
        grp_fu_1396_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1396_p_din0,
        grp_fu_1396_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1396_p_din1,
        grp_fu_1396_p_opcode => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1396_p_opcode,
        grp_fu_1396_p_dout0 => grp_fu_1396_p2,
        grp_fu_1396_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1396_p_ce,
        grp_fu_1400_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1400_p_din0,
        grp_fu_1400_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1400_p_din1,
        grp_fu_1400_p_opcode => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1400_p_opcode,
        grp_fu_1400_p_dout0 => grp_fu_1400_p2,
        grp_fu_1400_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1400_p_ce,
        grp_fu_1404_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1404_p_din0,
        grp_fu_1404_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1404_p_din1,
        grp_fu_1404_p_opcode => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1404_p_opcode,
        grp_fu_1404_p_dout0 => grp_fu_1404_p2,
        grp_fu_1404_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1404_p_ce,
        grp_fu_1408_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1408_p_din0,
        grp_fu_1408_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1408_p_din1,
        grp_fu_1408_p_opcode => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1408_p_opcode,
        grp_fu_1408_p_dout0 => grp_fu_1408_p2,
        grp_fu_1408_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1408_p_ce,
        grp_fu_1412_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1412_p_din0,
        grp_fu_1412_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1412_p_din1,
        grp_fu_1412_p_opcode => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1412_p_opcode,
        grp_fu_1412_p_dout0 => grp_fu_1412_p2,
        grp_fu_1412_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1412_p_ce,
        grp_fu_1416_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1416_p_din0,
        grp_fu_1416_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1416_p_din1,
        grp_fu_1416_p_opcode => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1416_p_opcode,
        grp_fu_1416_p_dout0 => grp_fu_1416_p2,
        grp_fu_1416_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1416_p_ce,
        grp_fu_1420_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1420_p_din0,
        grp_fu_1420_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1420_p_din1,
        grp_fu_1420_p_opcode => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1420_p_opcode,
        grp_fu_1420_p_dout0 => grp_fu_1420_p2,
        grp_fu_1420_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1420_p_ce,
        grp_fu_1424_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1424_p_din0,
        grp_fu_1424_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1424_p_din1,
        grp_fu_1424_p_opcode => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1424_p_opcode,
        grp_fu_1424_p_dout0 => grp_fu_1424_p2,
        grp_fu_1424_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1424_p_ce,
        grp_fu_1428_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1428_p_din0,
        grp_fu_1428_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1428_p_din1,
        grp_fu_1428_p_opcode => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1428_p_opcode,
        grp_fu_1428_p_dout0 => grp_fu_1428_p2,
        grp_fu_1428_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1428_p_ce,
        grp_fu_1432_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1432_p_din0,
        grp_fu_1432_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1432_p_din1,
        grp_fu_1432_p_opcode => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1432_p_opcode,
        grp_fu_1432_p_dout0 => grp_fu_1432_p2,
        grp_fu_1432_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1432_p_ce,
        grp_fu_1436_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1436_p_din0,
        grp_fu_1436_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1436_p_din1,
        grp_fu_1436_p_opcode => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1436_p_opcode,
        grp_fu_1436_p_dout0 => grp_fu_1436_p2,
        grp_fu_1436_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1436_p_ce,
        grp_fu_1440_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1440_p_din0,
        grp_fu_1440_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1440_p_din1,
        grp_fu_1440_p_opcode => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1440_p_opcode,
        grp_fu_1440_p_dout0 => grp_fu_1440_p2,
        grp_fu_1440_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1440_p_ce,
        grp_fu_1444_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1444_p_din0,
        grp_fu_1444_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1444_p_din1,
        grp_fu_1444_p_opcode => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1444_p_opcode,
        grp_fu_1444_p_dout0 => grp_fu_1444_p2,
        grp_fu_1444_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1444_p_ce,
        grp_fu_1448_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1448_p_din0,
        grp_fu_1448_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1448_p_din1,
        grp_fu_1448_p_opcode => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1448_p_opcode,
        grp_fu_1448_p_dout0 => grp_fu_1448_p2,
        grp_fu_1448_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1448_p_ce,
        grp_fu_1452_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1452_p_din0,
        grp_fu_1452_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1452_p_din1,
        grp_fu_1452_p_opcode => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1452_p_opcode,
        grp_fu_1452_p_dout0 => grp_fu_1452_p2,
        grp_fu_1452_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1452_p_ce,
        grp_fu_1456_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1456_p_din0,
        grp_fu_1456_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1456_p_din1,
        grp_fu_1456_p_opcode => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1456_p_opcode,
        grp_fu_1456_p_dout0 => grp_fu_1456_p2,
        grp_fu_1456_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1456_p_ce,
        grp_fu_1328_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1328_p_din0,
        grp_fu_1328_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1328_p_din1,
        grp_fu_1328_p_dout0 => grp_fu_1328_p2,
        grp_fu_1328_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1328_p_ce,
        grp_fu_1460_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1460_p_din0,
        grp_fu_1460_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1460_p_din1,
        grp_fu_1460_p_dout0 => grp_fu_1460_p2,
        grp_fu_1460_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1460_p_ce,
        grp_fu_1464_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1464_p_din0,
        grp_fu_1464_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1464_p_din1,
        grp_fu_1464_p_dout0 => grp_fu_1464_p2,
        grp_fu_1464_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1464_p_ce,
        grp_fu_1468_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1468_p_din0,
        grp_fu_1468_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1468_p_din1,
        grp_fu_1468_p_dout0 => grp_fu_1468_p2,
        grp_fu_1468_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1468_p_ce,
        grp_fu_1472_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1472_p_din0,
        grp_fu_1472_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1472_p_din1,
        grp_fu_1472_p_dout0 => grp_fu_1472_p2,
        grp_fu_1472_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1472_p_ce,
        grp_fu_1476_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1476_p_din0,
        grp_fu_1476_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1476_p_din1,
        grp_fu_1476_p_dout0 => grp_fu_1476_p2,
        grp_fu_1476_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1476_p_ce,
        grp_fu_1480_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1480_p_din0,
        grp_fu_1480_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1480_p_din1,
        grp_fu_1480_p_dout0 => grp_fu_1480_p2,
        grp_fu_1480_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1480_p_ce,
        grp_fu_1484_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1484_p_din0,
        grp_fu_1484_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1484_p_din1,
        grp_fu_1484_p_dout0 => grp_fu_1484_p2,
        grp_fu_1484_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1484_p_ce,
        grp_fu_1488_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1488_p_din0,
        grp_fu_1488_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1488_p_din1,
        grp_fu_1488_p_dout0 => grp_fu_1488_p2,
        grp_fu_1488_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1488_p_ce,
        grp_fu_1492_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1492_p_din0,
        grp_fu_1492_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1492_p_din1,
        grp_fu_1492_p_dout0 => grp_fu_1492_p2,
        grp_fu_1492_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1492_p_ce,
        grp_fu_1496_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1496_p_din0,
        grp_fu_1496_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1496_p_din1,
        grp_fu_1496_p_dout0 => grp_fu_1496_p2,
        grp_fu_1496_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1496_p_ce,
        grp_fu_1500_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1500_p_din0,
        grp_fu_1500_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1500_p_din1,
        grp_fu_1500_p_dout0 => grp_fu_1500_p2,
        grp_fu_1500_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1500_p_ce,
        grp_fu_1504_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1504_p_din0,
        grp_fu_1504_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1504_p_din1,
        grp_fu_1504_p_dout0 => grp_fu_1504_p2,
        grp_fu_1504_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1504_p_ce,
        grp_fu_1508_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1508_p_din0,
        grp_fu_1508_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1508_p_din1,
        grp_fu_1508_p_dout0 => grp_fu_1508_p2,
        grp_fu_1508_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1508_p_ce,
        grp_fu_1512_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1512_p_din0,
        grp_fu_1512_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1512_p_din1,
        grp_fu_1512_p_dout0 => grp_fu_1512_p2,
        grp_fu_1512_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1512_p_ce,
        grp_fu_1516_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1516_p_din0,
        grp_fu_1516_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1516_p_din1,
        grp_fu_1516_p_dout0 => grp_fu_1516_p2,
        grp_fu_1516_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1516_p_ce,
        grp_fu_1520_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1520_p_din0,
        grp_fu_1520_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1520_p_din1,
        grp_fu_1520_p_dout0 => grp_fu_1520_p2,
        grp_fu_1520_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1520_p_ce,
        grp_fu_1524_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1524_p_din0,
        grp_fu_1524_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1524_p_din1,
        grp_fu_1524_p_dout0 => grp_fu_1524_p2,
        grp_fu_1524_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1524_p_ce,
        grp_fu_1528_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1528_p_din0,
        grp_fu_1528_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1528_p_din1,
        grp_fu_1528_p_dout0 => grp_fu_1528_p2,
        grp_fu_1528_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1528_p_ce,
        grp_fu_1532_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1532_p_din0,
        grp_fu_1532_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1532_p_din1,
        grp_fu_1532_p_dout0 => grp_fu_1532_p2,
        grp_fu_1532_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1532_p_ce,
        grp_fu_1536_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1536_p_din0,
        grp_fu_1536_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1536_p_din1,
        grp_fu_1536_p_dout0 => grp_fu_1536_p2,
        grp_fu_1536_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1536_p_ce,
        grp_fu_1540_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1540_p_din0,
        grp_fu_1540_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1540_p_din1,
        grp_fu_1540_p_dout0 => grp_fu_1540_p2,
        grp_fu_1540_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1540_p_ce,
        grp_fu_1544_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1544_p_din0,
        grp_fu_1544_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1544_p_din1,
        grp_fu_1544_p_dout0 => grp_fu_1544_p2,
        grp_fu_1544_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1544_p_ce,
        grp_fu_1548_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1548_p_din0,
        grp_fu_1548_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1548_p_din1,
        grp_fu_1548_p_dout0 => grp_fu_1548_p2,
        grp_fu_1548_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1548_p_ce,
        grp_fu_1552_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1552_p_din0,
        grp_fu_1552_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1552_p_din1,
        grp_fu_1552_p_dout0 => grp_fu_1552_p2,
        grp_fu_1552_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1552_p_ce,
        grp_fu_1556_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1556_p_din0,
        grp_fu_1556_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1556_p_din1,
        grp_fu_1556_p_dout0 => grp_fu_1556_p2,
        grp_fu_1556_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1556_p_ce,
        grp_fu_1560_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1560_p_din0,
        grp_fu_1560_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1560_p_din1,
        grp_fu_1560_p_dout0 => grp_fu_1560_p2,
        grp_fu_1560_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1560_p_ce,
        grp_fu_1564_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1564_p_din0,
        grp_fu_1564_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1564_p_din1,
        grp_fu_1564_p_dout0 => grp_fu_1564_p2,
        grp_fu_1564_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1564_p_ce,
        grp_fu_1568_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1568_p_din0,
        grp_fu_1568_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1568_p_din1,
        grp_fu_1568_p_dout0 => grp_fu_1568_p2,
        grp_fu_1568_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1568_p_ce,
        grp_fu_1572_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1572_p_din0,
        grp_fu_1572_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1572_p_din1,
        grp_fu_1572_p_dout0 => grp_fu_1572_p2,
        grp_fu_1572_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1572_p_ce,
        grp_fu_1576_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1576_p_din0,
        grp_fu_1576_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1576_p_din1,
        grp_fu_1576_p_dout0 => grp_fu_1576_p2,
        grp_fu_1576_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1576_p_ce,
        grp_fu_1580_p_din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1580_p_din0,
        grp_fu_1580_p_din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1580_p_din1,
        grp_fu_1580_p_dout0 => grp_fu_1580_p2,
        grp_fu_1580_p_ce => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1580_p_ce);

    grp_nn_inference_Pipeline_loop11_fu_769 : component nn_inference_nn_inference_Pipeline_loop11
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_nn_inference_Pipeline_loop11_fu_769_ap_start,
        ap_done => grp_nn_inference_Pipeline_loop11_fu_769_ap_done,
        ap_idle => grp_nn_inference_Pipeline_loop11_fu_769_ap_idle,
        ap_ready => grp_nn_inference_Pipeline_loop11_fu_769_ap_ready,
        temp_output2_0_address0 => grp_nn_inference_Pipeline_loop11_fu_769_temp_output2_0_address0,
        temp_output2_0_ce0 => grp_nn_inference_Pipeline_loop11_fu_769_temp_output2_0_ce0,
        temp_output2_0_we0 => grp_nn_inference_Pipeline_loop11_fu_769_temp_output2_0_we0,
        temp_output2_0_d0 => grp_nn_inference_Pipeline_loop11_fu_769_temp_output2_0_d0,
        temp_output2_0_address1 => grp_nn_inference_Pipeline_loop11_fu_769_temp_output2_0_address1,
        temp_output2_0_ce1 => grp_nn_inference_Pipeline_loop11_fu_769_temp_output2_0_ce1,
        temp_output2_0_q1 => temp_output2_0_q1,
        grp_fu_1332_p_din0 => grp_nn_inference_Pipeline_loop11_fu_769_grp_fu_1332_p_din0,
        grp_fu_1332_p_din1 => grp_nn_inference_Pipeline_loop11_fu_769_grp_fu_1332_p_din1,
        grp_fu_1332_p_opcode => grp_nn_inference_Pipeline_loop11_fu_769_grp_fu_1332_p_opcode,
        grp_fu_1332_p_dout0 => grp_fu_1332_p2,
        grp_fu_1332_p_ce => grp_nn_inference_Pipeline_loop11_fu_769_grp_fu_1332_p_ce);

    grp_nn_inference_Pipeline_col2_fu_774 : component nn_inference_nn_inference_Pipeline_col2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_nn_inference_Pipeline_col2_fu_774_ap_start,
        ap_done => grp_nn_inference_Pipeline_col2_fu_774_ap_done,
        ap_idle => grp_nn_inference_Pipeline_col2_fu_774_ap_idle,
        ap_ready => grp_nn_inference_Pipeline_col2_fu_774_ap_ready,
        temp_output2_0_load_1 => temp_output2_0_load_reg_1174,
        temp_output2_0_load_2 => temp_output2_0_load_1_reg_1179,
        temp_output2_0_load_3 => temp_output2_0_load_2_reg_1194,
        temp_output2_0_load_4 => temp_output2_0_load_3_reg_1199,
        temp_output2_0_load_5 => temp_output2_0_load_4_reg_1214,
        temp_output2_0_load_6 => temp_output2_0_load_5_reg_1219,
        temp_output2_0_load_7 => temp_output2_0_load_6_reg_1234,
        temp_output2_0_load_8 => temp_output2_0_load_7_reg_1239,
        temp_output2_0_load_9 => temp_output2_0_load_8_reg_1254,
        temp_output2_0_load_10 => temp_output2_0_load_9_reg_1259,
        temp_output2_0_load_11 => temp_output2_0_load_10_reg_1274,
        temp_output2_0_load_12 => temp_output2_0_load_11_reg_1279,
        temp_output2_0_load_13 => temp_output2_0_load_12_reg_1294,
        temp_output2_0_load_14 => temp_output2_0_load_13_reg_1299,
        temp_output2_0_load_15 => temp_output2_0_load_14_reg_1314,
        temp_output2_0_load_16 => temp_output2_0_load_15_reg_1319,
        temp_output3_0_address0 => grp_nn_inference_Pipeline_col2_fu_774_temp_output3_0_address0,
        temp_output3_0_ce0 => grp_nn_inference_Pipeline_col2_fu_774_temp_output3_0_ce0,
        temp_output3_0_we0 => grp_nn_inference_Pipeline_col2_fu_774_temp_output3_0_we0,
        temp_output3_0_d0 => grp_nn_inference_Pipeline_col2_fu_774_temp_output3_0_d0,
        grp_fu_1324_p_din0 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1324_p_din0,
        grp_fu_1324_p_din1 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1324_p_din1,
        grp_fu_1324_p_opcode => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1324_p_opcode,
        grp_fu_1324_p_dout0 => grp_fu_1324_p2,
        grp_fu_1324_p_ce => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1324_p_ce,
        grp_fu_1336_p_din0 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1336_p_din0,
        grp_fu_1336_p_din1 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1336_p_din1,
        grp_fu_1336_p_opcode => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1336_p_opcode,
        grp_fu_1336_p_dout0 => grp_fu_1336_p2,
        grp_fu_1336_p_ce => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1336_p_ce,
        grp_fu_1340_p_din0 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1340_p_din0,
        grp_fu_1340_p_din1 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1340_p_din1,
        grp_fu_1340_p_opcode => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1340_p_opcode,
        grp_fu_1340_p_dout0 => grp_fu_1340_p2,
        grp_fu_1340_p_ce => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1340_p_ce,
        grp_fu_1344_p_din0 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1344_p_din0,
        grp_fu_1344_p_din1 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1344_p_din1,
        grp_fu_1344_p_opcode => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1344_p_opcode,
        grp_fu_1344_p_dout0 => grp_fu_1344_p2,
        grp_fu_1344_p_ce => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1344_p_ce,
        grp_fu_1348_p_din0 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1348_p_din0,
        grp_fu_1348_p_din1 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1348_p_din1,
        grp_fu_1348_p_opcode => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1348_p_opcode,
        grp_fu_1348_p_dout0 => grp_fu_1348_p2,
        grp_fu_1348_p_ce => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1348_p_ce,
        grp_fu_1352_p_din0 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1352_p_din0,
        grp_fu_1352_p_din1 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1352_p_din1,
        grp_fu_1352_p_opcode => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1352_p_opcode,
        grp_fu_1352_p_dout0 => grp_fu_1352_p2,
        grp_fu_1352_p_ce => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1352_p_ce,
        grp_fu_1356_p_din0 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1356_p_din0,
        grp_fu_1356_p_din1 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1356_p_din1,
        grp_fu_1356_p_opcode => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1356_p_opcode,
        grp_fu_1356_p_dout0 => grp_fu_1356_p2,
        grp_fu_1356_p_ce => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1356_p_ce,
        grp_fu_1360_p_din0 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1360_p_din0,
        grp_fu_1360_p_din1 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1360_p_din1,
        grp_fu_1360_p_opcode => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1360_p_opcode,
        grp_fu_1360_p_dout0 => grp_fu_1360_p2,
        grp_fu_1360_p_ce => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1360_p_ce,
        grp_fu_1364_p_din0 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1364_p_din0,
        grp_fu_1364_p_din1 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1364_p_din1,
        grp_fu_1364_p_opcode => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1364_p_opcode,
        grp_fu_1364_p_dout0 => grp_fu_1364_p2,
        grp_fu_1364_p_ce => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1364_p_ce,
        grp_fu_1368_p_din0 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1368_p_din0,
        grp_fu_1368_p_din1 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1368_p_din1,
        grp_fu_1368_p_opcode => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1368_p_opcode,
        grp_fu_1368_p_dout0 => grp_fu_1368_p2,
        grp_fu_1368_p_ce => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1368_p_ce,
        grp_fu_1372_p_din0 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1372_p_din0,
        grp_fu_1372_p_din1 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1372_p_din1,
        grp_fu_1372_p_opcode => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1372_p_opcode,
        grp_fu_1372_p_dout0 => grp_fu_1372_p2,
        grp_fu_1372_p_ce => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1372_p_ce,
        grp_fu_1376_p_din0 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1376_p_din0,
        grp_fu_1376_p_din1 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1376_p_din1,
        grp_fu_1376_p_opcode => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1376_p_opcode,
        grp_fu_1376_p_dout0 => grp_fu_1376_p2,
        grp_fu_1376_p_ce => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1376_p_ce,
        grp_fu_1380_p_din0 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1380_p_din0,
        grp_fu_1380_p_din1 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1380_p_din1,
        grp_fu_1380_p_opcode => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1380_p_opcode,
        grp_fu_1380_p_dout0 => grp_fu_1380_p2,
        grp_fu_1380_p_ce => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1380_p_ce,
        grp_fu_1384_p_din0 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1384_p_din0,
        grp_fu_1384_p_din1 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1384_p_din1,
        grp_fu_1384_p_opcode => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1384_p_opcode,
        grp_fu_1384_p_dout0 => grp_fu_1384_p2,
        grp_fu_1384_p_ce => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1384_p_ce,
        grp_fu_1388_p_din0 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1388_p_din0,
        grp_fu_1388_p_din1 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1388_p_din1,
        grp_fu_1388_p_opcode => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1388_p_opcode,
        grp_fu_1388_p_dout0 => grp_fu_1388_p2,
        grp_fu_1388_p_ce => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1388_p_ce,
        grp_fu_1392_p_din0 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1392_p_din0,
        grp_fu_1392_p_din1 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1392_p_din1,
        grp_fu_1392_p_opcode => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1392_p_opcode,
        grp_fu_1392_p_dout0 => grp_fu_1392_p2,
        grp_fu_1392_p_ce => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1392_p_ce,
        grp_fu_1328_p_din0 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1328_p_din0,
        grp_fu_1328_p_din1 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1328_p_din1,
        grp_fu_1328_p_dout0 => grp_fu_1328_p2,
        grp_fu_1328_p_ce => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1328_p_ce,
        grp_fu_1460_p_din0 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1460_p_din0,
        grp_fu_1460_p_din1 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1460_p_din1,
        grp_fu_1460_p_dout0 => grp_fu_1460_p2,
        grp_fu_1460_p_ce => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1460_p_ce,
        grp_fu_1464_p_din0 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1464_p_din0,
        grp_fu_1464_p_din1 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1464_p_din1,
        grp_fu_1464_p_dout0 => grp_fu_1464_p2,
        grp_fu_1464_p_ce => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1464_p_ce,
        grp_fu_1468_p_din0 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1468_p_din0,
        grp_fu_1468_p_din1 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1468_p_din1,
        grp_fu_1468_p_dout0 => grp_fu_1468_p2,
        grp_fu_1468_p_ce => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1468_p_ce,
        grp_fu_1472_p_din0 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1472_p_din0,
        grp_fu_1472_p_din1 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1472_p_din1,
        grp_fu_1472_p_dout0 => grp_fu_1472_p2,
        grp_fu_1472_p_ce => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1472_p_ce,
        grp_fu_1476_p_din0 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1476_p_din0,
        grp_fu_1476_p_din1 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1476_p_din1,
        grp_fu_1476_p_dout0 => grp_fu_1476_p2,
        grp_fu_1476_p_ce => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1476_p_ce,
        grp_fu_1480_p_din0 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1480_p_din0,
        grp_fu_1480_p_din1 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1480_p_din1,
        grp_fu_1480_p_dout0 => grp_fu_1480_p2,
        grp_fu_1480_p_ce => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1480_p_ce,
        grp_fu_1484_p_din0 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1484_p_din0,
        grp_fu_1484_p_din1 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1484_p_din1,
        grp_fu_1484_p_dout0 => grp_fu_1484_p2,
        grp_fu_1484_p_ce => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1484_p_ce,
        grp_fu_1488_p_din0 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1488_p_din0,
        grp_fu_1488_p_din1 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1488_p_din1,
        grp_fu_1488_p_dout0 => grp_fu_1488_p2,
        grp_fu_1488_p_ce => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1488_p_ce,
        grp_fu_1492_p_din0 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1492_p_din0,
        grp_fu_1492_p_din1 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1492_p_din1,
        grp_fu_1492_p_dout0 => grp_fu_1492_p2,
        grp_fu_1492_p_ce => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1492_p_ce,
        grp_fu_1496_p_din0 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1496_p_din0,
        grp_fu_1496_p_din1 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1496_p_din1,
        grp_fu_1496_p_dout0 => grp_fu_1496_p2,
        grp_fu_1496_p_ce => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1496_p_ce,
        grp_fu_1500_p_din0 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1500_p_din0,
        grp_fu_1500_p_din1 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1500_p_din1,
        grp_fu_1500_p_dout0 => grp_fu_1500_p2,
        grp_fu_1500_p_ce => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1500_p_ce,
        grp_fu_1504_p_din0 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1504_p_din0,
        grp_fu_1504_p_din1 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1504_p_din1,
        grp_fu_1504_p_dout0 => grp_fu_1504_p2,
        grp_fu_1504_p_ce => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1504_p_ce,
        grp_fu_1508_p_din0 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1508_p_din0,
        grp_fu_1508_p_din1 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1508_p_din1,
        grp_fu_1508_p_dout0 => grp_fu_1508_p2,
        grp_fu_1508_p_ce => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1508_p_ce,
        grp_fu_1512_p_din0 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1512_p_din0,
        grp_fu_1512_p_din1 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1512_p_din1,
        grp_fu_1512_p_dout0 => grp_fu_1512_p2,
        grp_fu_1512_p_ce => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1512_p_ce,
        grp_fu_1516_p_din0 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1516_p_din0,
        grp_fu_1516_p_din1 => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1516_p_din1,
        grp_fu_1516_p_dout0 => grp_fu_1516_p2,
        grp_fu_1516_p_ce => grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1516_p_ce);

    grp_nn_inference_Pipeline_loop13_fu_829 : component nn_inference_nn_inference_Pipeline_loop13
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_nn_inference_Pipeline_loop13_fu_829_ap_start,
        ap_done => grp_nn_inference_Pipeline_loop13_fu_829_ap_done,
        ap_idle => grp_nn_inference_Pipeline_loop13_fu_829_ap_idle,
        ap_ready => grp_nn_inference_Pipeline_loop13_fu_829_ap_ready,
        temp_output3_0_address0 => grp_nn_inference_Pipeline_loop13_fu_829_temp_output3_0_address0,
        temp_output3_0_ce0 => grp_nn_inference_Pipeline_loop13_fu_829_temp_output3_0_ce0,
        temp_output3_0_q0 => temp_output3_0_q0,
        max_idx_out => grp_nn_inference_Pipeline_loop13_fu_829_max_idx_out,
        max_idx_out_ap_vld => grp_nn_inference_Pipeline_loop13_fu_829_max_idx_out_ap_vld,
        grp_fu_1332_p_din0 => grp_nn_inference_Pipeline_loop13_fu_829_grp_fu_1332_p_din0,
        grp_fu_1332_p_din1 => grp_nn_inference_Pipeline_loop13_fu_829_grp_fu_1332_p_din1,
        grp_fu_1332_p_opcode => grp_nn_inference_Pipeline_loop13_fu_829_grp_fu_1332_p_opcode,
        grp_fu_1332_p_dout0 => grp_fu_1332_p2,
        grp_fu_1332_p_ce => grp_nn_inference_Pipeline_loop13_fu_829_grp_fu_1332_p_ce);

    fadd_32ns_32ns_32_5_full_dsp_1_U213 : component nn_inference_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1324_p0,
        din1 => grp_fu_1324_p1,
        ce => grp_fu_1324_ce,
        dout => grp_fu_1324_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U214 : component nn_inference_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1328_p0,
        din1 => grp_fu_1328_p1,
        ce => grp_fu_1328_ce,
        dout => grp_fu_1328_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U215 : component nn_inference_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1332_p0,
        din1 => grp_fu_1332_p1,
        ce => grp_fu_1332_ce,
        opcode => grp_fu_1332_opcode,
        dout => grp_fu_1332_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U216 : component nn_inference_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1336_p0,
        din1 => grp_fu_1336_p1,
        ce => grp_fu_1336_ce,
        dout => grp_fu_1336_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U217 : component nn_inference_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1340_p0,
        din1 => grp_fu_1340_p1,
        ce => grp_fu_1340_ce,
        dout => grp_fu_1340_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U218 : component nn_inference_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1344_p0,
        din1 => grp_fu_1344_p1,
        ce => grp_fu_1344_ce,
        dout => grp_fu_1344_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U219 : component nn_inference_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1348_p0,
        din1 => grp_fu_1348_p1,
        ce => grp_fu_1348_ce,
        dout => grp_fu_1348_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U220 : component nn_inference_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1352_p0,
        din1 => grp_fu_1352_p1,
        ce => grp_fu_1352_ce,
        dout => grp_fu_1352_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U221 : component nn_inference_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1356_p0,
        din1 => grp_fu_1356_p1,
        ce => grp_fu_1356_ce,
        dout => grp_fu_1356_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U222 : component nn_inference_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1360_p0,
        din1 => grp_fu_1360_p1,
        ce => grp_fu_1360_ce,
        dout => grp_fu_1360_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U223 : component nn_inference_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1364_p0,
        din1 => grp_fu_1364_p1,
        ce => grp_fu_1364_ce,
        dout => grp_fu_1364_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U224 : component nn_inference_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1368_p0,
        din1 => grp_fu_1368_p1,
        ce => grp_fu_1368_ce,
        dout => grp_fu_1368_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U225 : component nn_inference_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1372_p0,
        din1 => grp_fu_1372_p1,
        ce => grp_fu_1372_ce,
        dout => grp_fu_1372_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U226 : component nn_inference_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1376_p0,
        din1 => grp_fu_1376_p1,
        ce => grp_fu_1376_ce,
        dout => grp_fu_1376_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U227 : component nn_inference_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1380_p0,
        din1 => grp_fu_1380_p1,
        ce => grp_fu_1380_ce,
        dout => grp_fu_1380_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U228 : component nn_inference_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1384_p0,
        din1 => grp_fu_1384_p1,
        ce => grp_fu_1384_ce,
        dout => grp_fu_1384_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U229 : component nn_inference_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1388_p0,
        din1 => grp_fu_1388_p1,
        ce => grp_fu_1388_ce,
        dout => grp_fu_1388_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U230 : component nn_inference_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1392_p0,
        din1 => grp_fu_1392_p1,
        ce => grp_fu_1392_ce,
        dout => grp_fu_1392_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U231 : component nn_inference_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1396_p_din0,
        din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1396_p_din1,
        ce => grp_fu_1396_ce,
        dout => grp_fu_1396_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U232 : component nn_inference_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1400_p_din0,
        din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1400_p_din1,
        ce => grp_fu_1400_ce,
        dout => grp_fu_1400_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U233 : component nn_inference_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1404_p_din0,
        din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1404_p_din1,
        ce => grp_fu_1404_ce,
        dout => grp_fu_1404_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U234 : component nn_inference_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1408_p_din0,
        din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1408_p_din1,
        ce => grp_fu_1408_ce,
        dout => grp_fu_1408_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U235 : component nn_inference_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1412_p_din0,
        din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1412_p_din1,
        ce => grp_fu_1412_ce,
        dout => grp_fu_1412_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U236 : component nn_inference_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1416_p_din0,
        din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1416_p_din1,
        ce => grp_fu_1416_ce,
        dout => grp_fu_1416_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U237 : component nn_inference_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1420_p_din0,
        din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1420_p_din1,
        ce => grp_fu_1420_ce,
        dout => grp_fu_1420_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U238 : component nn_inference_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1424_p_din0,
        din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1424_p_din1,
        ce => grp_fu_1424_ce,
        dout => grp_fu_1424_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U239 : component nn_inference_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1428_p_din0,
        din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1428_p_din1,
        ce => grp_fu_1428_ce,
        dout => grp_fu_1428_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U240 : component nn_inference_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1432_p_din0,
        din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1432_p_din1,
        ce => grp_fu_1432_ce,
        dout => grp_fu_1432_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U241 : component nn_inference_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1436_p_din0,
        din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1436_p_din1,
        ce => grp_fu_1436_ce,
        dout => grp_fu_1436_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U242 : component nn_inference_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1440_p_din0,
        din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1440_p_din1,
        ce => grp_fu_1440_ce,
        dout => grp_fu_1440_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U243 : component nn_inference_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1444_p_din0,
        din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1444_p_din1,
        ce => grp_fu_1444_ce,
        dout => grp_fu_1444_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U244 : component nn_inference_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1448_p_din0,
        din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1448_p_din1,
        ce => grp_fu_1448_ce,
        dout => grp_fu_1448_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U245 : component nn_inference_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1452_p_din0,
        din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1452_p_din1,
        ce => grp_fu_1452_ce,
        dout => grp_fu_1452_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U246 : component nn_inference_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1456_p_din0,
        din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1456_p_din1,
        ce => grp_fu_1456_ce,
        dout => grp_fu_1456_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U247 : component nn_inference_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1460_p0,
        din1 => grp_fu_1460_p1,
        ce => grp_fu_1460_ce,
        dout => grp_fu_1460_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U248 : component nn_inference_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1464_p0,
        din1 => grp_fu_1464_p1,
        ce => grp_fu_1464_ce,
        dout => grp_fu_1464_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U249 : component nn_inference_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1468_p0,
        din1 => grp_fu_1468_p1,
        ce => grp_fu_1468_ce,
        dout => grp_fu_1468_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U250 : component nn_inference_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1472_p0,
        din1 => grp_fu_1472_p1,
        ce => grp_fu_1472_ce,
        dout => grp_fu_1472_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U251 : component nn_inference_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1476_p0,
        din1 => grp_fu_1476_p1,
        ce => grp_fu_1476_ce,
        dout => grp_fu_1476_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U252 : component nn_inference_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1480_p0,
        din1 => grp_fu_1480_p1,
        ce => grp_fu_1480_ce,
        dout => grp_fu_1480_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U253 : component nn_inference_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1484_p0,
        din1 => grp_fu_1484_p1,
        ce => grp_fu_1484_ce,
        dout => grp_fu_1484_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U254 : component nn_inference_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1488_p0,
        din1 => grp_fu_1488_p1,
        ce => grp_fu_1488_ce,
        dout => grp_fu_1488_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U255 : component nn_inference_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1492_p0,
        din1 => grp_fu_1492_p1,
        ce => grp_fu_1492_ce,
        dout => grp_fu_1492_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U256 : component nn_inference_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1496_p0,
        din1 => grp_fu_1496_p1,
        ce => grp_fu_1496_ce,
        dout => grp_fu_1496_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U257 : component nn_inference_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1500_p0,
        din1 => grp_fu_1500_p1,
        ce => grp_fu_1500_ce,
        dout => grp_fu_1500_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U258 : component nn_inference_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1504_p0,
        din1 => grp_fu_1504_p1,
        ce => grp_fu_1504_ce,
        dout => grp_fu_1504_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U259 : component nn_inference_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1508_p0,
        din1 => grp_fu_1508_p1,
        ce => grp_fu_1508_ce,
        dout => grp_fu_1508_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U260 : component nn_inference_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1512_p0,
        din1 => grp_fu_1512_p1,
        ce => grp_fu_1512_ce,
        dout => grp_fu_1512_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U261 : component nn_inference_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1516_p0,
        din1 => grp_fu_1516_p1,
        ce => grp_fu_1516_ce,
        dout => grp_fu_1516_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U262 : component nn_inference_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1520_p_din0,
        din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1520_p_din1,
        ce => grp_fu_1520_ce,
        dout => grp_fu_1520_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U263 : component nn_inference_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1524_p_din0,
        din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1524_p_din1,
        ce => grp_fu_1524_ce,
        dout => grp_fu_1524_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U264 : component nn_inference_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1528_p_din0,
        din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1528_p_din1,
        ce => grp_fu_1528_ce,
        dout => grp_fu_1528_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U265 : component nn_inference_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1532_p_din0,
        din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1532_p_din1,
        ce => grp_fu_1532_ce,
        dout => grp_fu_1532_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U266 : component nn_inference_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1536_p_din0,
        din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1536_p_din1,
        ce => grp_fu_1536_ce,
        dout => grp_fu_1536_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U267 : component nn_inference_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1540_p_din0,
        din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1540_p_din1,
        ce => grp_fu_1540_ce,
        dout => grp_fu_1540_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U268 : component nn_inference_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1544_p_din0,
        din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1544_p_din1,
        ce => grp_fu_1544_ce,
        dout => grp_fu_1544_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U269 : component nn_inference_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1548_p_din0,
        din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1548_p_din1,
        ce => grp_fu_1548_ce,
        dout => grp_fu_1548_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U270 : component nn_inference_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1552_p_din0,
        din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1552_p_din1,
        ce => grp_fu_1552_ce,
        dout => grp_fu_1552_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U271 : component nn_inference_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1556_p_din0,
        din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1556_p_din1,
        ce => grp_fu_1556_ce,
        dout => grp_fu_1556_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U272 : component nn_inference_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1560_p_din0,
        din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1560_p_din1,
        ce => grp_fu_1560_ce,
        dout => grp_fu_1560_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U273 : component nn_inference_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1564_p_din0,
        din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1564_p_din1,
        ce => grp_fu_1564_ce,
        dout => grp_fu_1564_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U274 : component nn_inference_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1568_p_din0,
        din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1568_p_din1,
        ce => grp_fu_1568_ce,
        dout => grp_fu_1568_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U275 : component nn_inference_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1572_p_din0,
        din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1572_p_din1,
        ce => grp_fu_1572_ce,
        dout => grp_fu_1572_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U276 : component nn_inference_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1576_p_din0,
        din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1576_p_din1,
        ce => grp_fu_1576_ce,
        dout => grp_fu_1576_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U277 : component nn_inference_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1580_p_din0,
        din1 => grp_nn_inference_Pipeline_col_fu_666_grp_fu_1580_p_din1,
        ce => grp_fu_1580_ce,
        dout => grp_fu_1580_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_nn_inference_Pipeline_1_fu_634_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_nn_inference_Pipeline_1_fu_634_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_nn_inference_Pipeline_1_fu_634_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_nn_inference_Pipeline_1_fu_634_ap_ready = ap_const_logic_1)) then 
                    grp_nn_inference_Pipeline_1_fu_634_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_nn_inference_Pipeline_2_fu_640_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_nn_inference_Pipeline_2_fu_640_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_nn_inference_Pipeline_2_fu_640_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_nn_inference_Pipeline_2_fu_640_ap_ready = ap_const_logic_1)) then 
                    grp_nn_inference_Pipeline_2_fu_640_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_nn_inference_Pipeline_3_fu_646_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_nn_inference_Pipeline_3_fu_646_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_nn_inference_Pipeline_3_fu_646_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_nn_inference_Pipeline_3_fu_646_ap_ready = ap_const_logic_1)) then 
                    grp_nn_inference_Pipeline_3_fu_646_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_nn_inference_Pipeline_col2_fu_774_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_nn_inference_Pipeline_col2_fu_774_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
                    grp_nn_inference_Pipeline_col2_fu_774_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_nn_inference_Pipeline_col2_fu_774_ap_ready = ap_const_logic_1)) then 
                    grp_nn_inference_Pipeline_col2_fu_774_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_nn_inference_Pipeline_col_fu_666_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_nn_inference_Pipeline_col_fu_666_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
                    grp_nn_inference_Pipeline_col_fu_666_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_nn_inference_Pipeline_col_fu_666_ap_ready = ap_const_logic_1)) then 
                    grp_nn_inference_Pipeline_col_fu_666_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_nn_inference_Pipeline_col_prod_fu_652_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_nn_inference_Pipeline_col_prod_fu_652_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_nn_inference_Pipeline_col_prod_fu_652_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_nn_inference_Pipeline_col_prod_fu_652_ap_ready = ap_const_logic_1)) then 
                    grp_nn_inference_Pipeline_col_prod_fu_652_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_nn_inference_Pipeline_loop11_fu_769_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_nn_inference_Pipeline_loop11_fu_769_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
                    grp_nn_inference_Pipeline_loop11_fu_769_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_nn_inference_Pipeline_loop11_fu_769_ap_ready = ap_const_logic_1)) then 
                    grp_nn_inference_Pipeline_loop11_fu_769_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_nn_inference_Pipeline_loop13_fu_829_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_nn_inference_Pipeline_loop13_fu_829_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
                    grp_nn_inference_Pipeline_loop13_fu_829_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_nn_inference_Pipeline_loop13_fu_829_ap_ready = ap_const_logic_1)) then 
                    grp_nn_inference_Pipeline_loop13_fu_829_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_nn_inference_Pipeline_loop1_fu_661_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_nn_inference_Pipeline_loop1_fu_661_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_nn_inference_Pipeline_loop1_fu_661_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_nn_inference_Pipeline_loop1_fu_661_ap_ready = ap_const_logic_1)) then 
                    grp_nn_inference_Pipeline_loop1_fu_661_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state34)) then
                temp_output2_0_load_10_reg_1274 <= temp_output2_0_q0;
                temp_output2_0_load_11_reg_1279 <= temp_output2_0_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state35)) then
                temp_output2_0_load_12_reg_1294 <= temp_output2_0_q0;
                temp_output2_0_load_13_reg_1299 <= temp_output2_0_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state36)) then
                temp_output2_0_load_14_reg_1314 <= temp_output2_0_q0;
                temp_output2_0_load_15_reg_1319 <= temp_output2_0_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state29)) then
                temp_output2_0_load_1_reg_1179 <= temp_output2_0_q0;
                temp_output2_0_load_reg_1174 <= temp_output2_0_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state30)) then
                temp_output2_0_load_2_reg_1194 <= temp_output2_0_q0;
                temp_output2_0_load_3_reg_1199 <= temp_output2_0_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state31)) then
                temp_output2_0_load_4_reg_1214 <= temp_output2_0_q0;
                temp_output2_0_load_5_reg_1219 <= temp_output2_0_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state32)) then
                temp_output2_0_load_6_reg_1234 <= temp_output2_0_q0;
                temp_output2_0_load_7_reg_1239 <= temp_output2_0_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state33)) then
                temp_output2_0_load_8_reg_1254 <= temp_output2_0_q0;
                temp_output2_0_load_9_reg_1259 <= temp_output2_0_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                temp_output_0_load_10_reg_954 <= temp_output_0_q0;
                temp_output_0_load_11_reg_959 <= temp_output_0_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                temp_output_0_load_12_reg_974 <= temp_output_0_q0;
                temp_output_0_load_13_reg_979 <= temp_output_0_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                temp_output_0_load_14_reg_994 <= temp_output_0_q0;
                temp_output_0_load_15_reg_999 <= temp_output_0_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                temp_output_0_load_16_reg_1014 <= temp_output_0_q0;
                temp_output_0_load_17_reg_1019 <= temp_output_0_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then
                temp_output_0_load_18_reg_1034 <= temp_output_0_q0;
                temp_output_0_load_19_reg_1039 <= temp_output_0_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                temp_output_0_load_1_reg_859 <= temp_output_0_q0;
                temp_output_0_load_reg_854 <= temp_output_0_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then
                temp_output_0_load_20_reg_1054 <= temp_output_0_q0;
                temp_output_0_load_21_reg_1059 <= temp_output_0_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then
                temp_output_0_load_22_reg_1074 <= temp_output_0_q0;
                temp_output_0_load_23_reg_1079 <= temp_output_0_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state21)) then
                temp_output_0_load_24_reg_1094 <= temp_output_0_q0;
                temp_output_0_load_25_reg_1099 <= temp_output_0_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state22)) then
                temp_output_0_load_26_reg_1114 <= temp_output_0_q0;
                temp_output_0_load_27_reg_1119 <= temp_output_0_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state23)) then
                temp_output_0_load_28_reg_1139 <= temp_output_0_q0;
                temp_output_0_load_29_reg_1144 <= temp_output_0_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                temp_output_0_load_2_reg_874 <= temp_output_0_q0;
                temp_output_0_load_3_reg_879 <= temp_output_0_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state24)) then
                temp_output_0_load_30_reg_1159 <= temp_output_0_q0;
                temp_output_0_load_31_reg_1164 <= temp_output_0_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                temp_output_0_load_4_reg_894 <= temp_output_0_q0;
                temp_output_0_load_5_reg_899 <= temp_output_0_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                temp_output_0_load_6_reg_914 <= temp_output_0_q0;
                temp_output_0_load_7_reg_919 <= temp_output_0_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                temp_output_0_load_8_reg_934 <= temp_output_0_q0;
                temp_output_0_load_9_reg_939 <= temp_output_0_q1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_nn_inference_Pipeline_col_prod_fu_652_ap_done, grp_nn_inference_Pipeline_loop1_fu_661_ap_done, grp_nn_inference_Pipeline_col_fu_666_ap_done, grp_nn_inference_Pipeline_loop11_fu_769_ap_done, grp_nn_inference_Pipeline_col2_fu_774_ap_done, grp_nn_inference_Pipeline_loop13_fu_829_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state25, ap_CS_fsm_state27, ap_CS_fsm_state37, ap_CS_fsm_state39, ap_block_state2_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_boolean_0 = ap_block_state2_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((grp_nn_inference_Pipeline_col_prod_fu_652_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((grp_nn_inference_Pipeline_loop1_fu_661_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                if (((grp_nn_inference_Pipeline_col_fu_666_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then
                    ap_NS_fsm <= ap_ST_fsm_state26;
                else
                    ap_NS_fsm <= ap_ST_fsm_state25;
                end if;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                if (((grp_nn_inference_Pipeline_loop11_fu_769_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state27))) then
                    ap_NS_fsm <= ap_ST_fsm_state28;
                else
                    ap_NS_fsm <= ap_ST_fsm_state27;
                end if;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                if (((grp_nn_inference_Pipeline_col2_fu_774_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state37))) then
                    ap_NS_fsm <= ap_ST_fsm_state38;
                else
                    ap_NS_fsm <= ap_ST_fsm_state37;
                end if;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                if (((grp_nn_inference_Pipeline_loop13_fu_829_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state39))) then
                    ap_NS_fsm <= ap_ST_fsm_state40;
                else
                    ap_NS_fsm <= ap_ST_fsm_state39;
                end if;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state38 <= ap_CS_fsm(37);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state40 <= ap_CS_fsm(39);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;

    ap_ST_fsm_state25_blk_assign_proc : process(grp_nn_inference_Pipeline_col_fu_666_ap_done)
    begin
        if ((grp_nn_inference_Pipeline_col_fu_666_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state25_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state25_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state26_blk <= ap_const_logic_0;

    ap_ST_fsm_state27_blk_assign_proc : process(grp_nn_inference_Pipeline_loop11_fu_769_ap_done)
    begin
        if ((grp_nn_inference_Pipeline_loop11_fu_769_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state27_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state27_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;

    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state2_on_subcall_done)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;
    ap_ST_fsm_state34_blk <= ap_const_logic_0;
    ap_ST_fsm_state35_blk <= ap_const_logic_0;
    ap_ST_fsm_state36_blk <= ap_const_logic_0;

    ap_ST_fsm_state37_blk_assign_proc : process(grp_nn_inference_Pipeline_col2_fu_774_ap_done)
    begin
        if ((grp_nn_inference_Pipeline_col2_fu_774_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state37_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state37_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state38_blk <= ap_const_logic_0;

    ap_ST_fsm_state39_blk_assign_proc : process(grp_nn_inference_Pipeline_loop13_fu_829_ap_done)
    begin
        if ((grp_nn_inference_Pipeline_loop13_fu_829_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state39_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state39_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state40_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_nn_inference_Pipeline_col_prod_fu_652_ap_done)
    begin
        if ((grp_nn_inference_Pipeline_col_prod_fu_652_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_nn_inference_Pipeline_loop1_fu_661_ap_done)
    begin
        if ((grp_nn_inference_Pipeline_loop1_fu_661_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state2_on_subcall_done_assign_proc : process(grp_nn_inference_Pipeline_1_fu_634_ap_done, grp_nn_inference_Pipeline_2_fu_640_ap_done, grp_nn_inference_Pipeline_3_fu_646_ap_done)
    begin
                ap_block_state2_on_subcall_done <= ((grp_nn_inference_Pipeline_3_fu_646_ap_done = ap_const_logic_0) or (grp_nn_inference_Pipeline_2_fu_640_ap_done = ap_const_logic_0) or (grp_nn_inference_Pipeline_1_fu_634_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state40)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state40)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= grp_nn_inference_Pipeline_loop13_fu_829_max_idx_out;

    grp_fu_1324_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_prod_fu_652_grp_fu_1324_p_ce, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1324_p_ce, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1324_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1324_ce <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1324_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1324_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1324_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            grp_fu_1324_ce <= grp_nn_inference_Pipeline_col_prod_fu_652_grp_fu_1324_p_ce;
        else 
            grp_fu_1324_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1324_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_prod_fu_652_grp_fu_1324_p_din0, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1324_p_din0, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1324_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1324_p0 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1324_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1324_p0 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1324_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            grp_fu_1324_p0 <= grp_nn_inference_Pipeline_col_prod_fu_652_grp_fu_1324_p_din0;
        else 
            grp_fu_1324_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1324_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_prod_fu_652_grp_fu_1324_p_din1, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1324_p_din1, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1324_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1324_p1 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1324_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1324_p1 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1324_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            grp_fu_1324_p1 <= grp_nn_inference_Pipeline_col_prod_fu_652_grp_fu_1324_p_din1;
        else 
            grp_fu_1324_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1328_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_prod_fu_652_grp_fu_1328_p_ce, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1328_p_ce, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1328_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1328_ce <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1328_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1328_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1328_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            grp_fu_1328_ce <= grp_nn_inference_Pipeline_col_prod_fu_652_grp_fu_1328_p_ce;
        else 
            grp_fu_1328_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1328_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_prod_fu_652_grp_fu_1328_p_din0, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1328_p_din0, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1328_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1328_p0 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1328_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1328_p0 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1328_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            grp_fu_1328_p0 <= grp_nn_inference_Pipeline_col_prod_fu_652_grp_fu_1328_p_din0;
        else 
            grp_fu_1328_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1328_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_prod_fu_652_grp_fu_1328_p_din1, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1328_p_din1, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1328_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1328_p1 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1328_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1328_p1 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1328_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            grp_fu_1328_p1 <= grp_nn_inference_Pipeline_col_prod_fu_652_grp_fu_1328_p_din1;
        else 
            grp_fu_1328_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1332_ce_assign_proc : process(grp_nn_inference_Pipeline_loop1_fu_661_grp_fu_1332_p_ce, grp_nn_inference_Pipeline_loop11_fu_769_grp_fu_1332_p_ce, grp_nn_inference_Pipeline_loop13_fu_829_grp_fu_1332_p_ce, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state38, ap_CS_fsm_state39)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38))) then 
            grp_fu_1332_ce <= grp_nn_inference_Pipeline_loop13_fu_829_grp_fu_1332_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            grp_fu_1332_ce <= grp_nn_inference_Pipeline_loop11_fu_769_grp_fu_1332_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1332_ce <= grp_nn_inference_Pipeline_loop1_fu_661_grp_fu_1332_p_ce;
        else 
            grp_fu_1332_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1332_opcode_assign_proc : process(grp_nn_inference_Pipeline_loop1_fu_661_grp_fu_1332_p_opcode, grp_nn_inference_Pipeline_loop11_fu_769_grp_fu_1332_p_opcode, grp_nn_inference_Pipeline_loop13_fu_829_grp_fu_1332_p_opcode, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state38, ap_CS_fsm_state39)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38))) then 
            grp_fu_1332_opcode <= grp_nn_inference_Pipeline_loop13_fu_829_grp_fu_1332_p_opcode;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            grp_fu_1332_opcode <= grp_nn_inference_Pipeline_loop11_fu_769_grp_fu_1332_p_opcode;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1332_opcode <= grp_nn_inference_Pipeline_loop1_fu_661_grp_fu_1332_p_opcode;
        else 
            grp_fu_1332_opcode <= "XXXXX";
        end if; 
    end process;


    grp_fu_1332_p0_assign_proc : process(grp_nn_inference_Pipeline_loop1_fu_661_grp_fu_1332_p_din0, grp_nn_inference_Pipeline_loop11_fu_769_grp_fu_1332_p_din0, grp_nn_inference_Pipeline_loop13_fu_829_grp_fu_1332_p_din0, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state38, ap_CS_fsm_state39)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38))) then 
            grp_fu_1332_p0 <= grp_nn_inference_Pipeline_loop13_fu_829_grp_fu_1332_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            grp_fu_1332_p0 <= grp_nn_inference_Pipeline_loop11_fu_769_grp_fu_1332_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1332_p0 <= grp_nn_inference_Pipeline_loop1_fu_661_grp_fu_1332_p_din0;
        else 
            grp_fu_1332_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1332_p1_assign_proc : process(grp_nn_inference_Pipeline_loop1_fu_661_grp_fu_1332_p_din1, grp_nn_inference_Pipeline_loop11_fu_769_grp_fu_1332_p_din1, grp_nn_inference_Pipeline_loop13_fu_829_grp_fu_1332_p_din1, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state38, ap_CS_fsm_state39)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38))) then 
            grp_fu_1332_p1 <= grp_nn_inference_Pipeline_loop13_fu_829_grp_fu_1332_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            grp_fu_1332_p1 <= grp_nn_inference_Pipeline_loop11_fu_769_grp_fu_1332_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1332_p1 <= grp_nn_inference_Pipeline_loop1_fu_661_grp_fu_1332_p_din1;
        else 
            grp_fu_1332_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1336_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1336_p_ce, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1336_p_ce, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1336_ce <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1336_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1336_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1336_p_ce;
        else 
            grp_fu_1336_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1336_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1336_p_din0, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1336_p_din0, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1336_p0 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1336_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1336_p0 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1336_p_din0;
        else 
            grp_fu_1336_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1336_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1336_p_din1, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1336_p_din1, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1336_p1 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1336_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1336_p1 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1336_p_din1;
        else 
            grp_fu_1336_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1340_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1340_p_ce, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1340_p_ce, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1340_ce <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1340_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1340_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1340_p_ce;
        else 
            grp_fu_1340_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1340_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1340_p_din0, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1340_p_din0, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1340_p0 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1340_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1340_p0 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1340_p_din0;
        else 
            grp_fu_1340_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1340_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1340_p_din1, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1340_p_din1, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1340_p1 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1340_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1340_p1 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1340_p_din1;
        else 
            grp_fu_1340_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1344_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1344_p_ce, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1344_p_ce, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1344_ce <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1344_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1344_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1344_p_ce;
        else 
            grp_fu_1344_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1344_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1344_p_din0, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1344_p_din0, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1344_p0 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1344_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1344_p0 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1344_p_din0;
        else 
            grp_fu_1344_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1344_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1344_p_din1, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1344_p_din1, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1344_p1 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1344_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1344_p1 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1344_p_din1;
        else 
            grp_fu_1344_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1348_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1348_p_ce, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1348_p_ce, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1348_ce <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1348_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1348_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1348_p_ce;
        else 
            grp_fu_1348_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1348_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1348_p_din0, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1348_p_din0, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1348_p0 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1348_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1348_p0 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1348_p_din0;
        else 
            grp_fu_1348_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1348_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1348_p_din1, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1348_p_din1, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1348_p1 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1348_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1348_p1 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1348_p_din1;
        else 
            grp_fu_1348_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1352_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1352_p_ce, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1352_p_ce, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1352_ce <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1352_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1352_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1352_p_ce;
        else 
            grp_fu_1352_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1352_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1352_p_din0, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1352_p_din0, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1352_p0 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1352_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1352_p0 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1352_p_din0;
        else 
            grp_fu_1352_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1352_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1352_p_din1, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1352_p_din1, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1352_p1 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1352_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1352_p1 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1352_p_din1;
        else 
            grp_fu_1352_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1356_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1356_p_ce, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1356_p_ce, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1356_ce <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1356_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1356_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1356_p_ce;
        else 
            grp_fu_1356_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1356_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1356_p_din0, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1356_p_din0, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1356_p0 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1356_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1356_p0 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1356_p_din0;
        else 
            grp_fu_1356_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1356_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1356_p_din1, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1356_p_din1, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1356_p1 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1356_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1356_p1 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1356_p_din1;
        else 
            grp_fu_1356_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1360_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1360_p_ce, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1360_p_ce, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1360_ce <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1360_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1360_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1360_p_ce;
        else 
            grp_fu_1360_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1360_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1360_p_din0, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1360_p_din0, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1360_p0 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1360_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1360_p0 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1360_p_din0;
        else 
            grp_fu_1360_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1360_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1360_p_din1, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1360_p_din1, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1360_p1 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1360_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1360_p1 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1360_p_din1;
        else 
            grp_fu_1360_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1364_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1364_p_ce, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1364_p_ce, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1364_ce <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1364_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1364_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1364_p_ce;
        else 
            grp_fu_1364_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1364_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1364_p_din0, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1364_p_din0, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1364_p0 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1364_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1364_p0 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1364_p_din0;
        else 
            grp_fu_1364_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1364_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1364_p_din1, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1364_p_din1, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1364_p1 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1364_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1364_p1 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1364_p_din1;
        else 
            grp_fu_1364_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1368_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1368_p_ce, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1368_p_ce, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1368_ce <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1368_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1368_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1368_p_ce;
        else 
            grp_fu_1368_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1368_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1368_p_din0, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1368_p_din0, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1368_p0 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1368_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1368_p0 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1368_p_din0;
        else 
            grp_fu_1368_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1368_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1368_p_din1, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1368_p_din1, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1368_p1 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1368_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1368_p1 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1368_p_din1;
        else 
            grp_fu_1368_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1372_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1372_p_ce, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1372_p_ce, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1372_ce <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1372_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1372_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1372_p_ce;
        else 
            grp_fu_1372_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1372_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1372_p_din0, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1372_p_din0, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1372_p0 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1372_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1372_p0 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1372_p_din0;
        else 
            grp_fu_1372_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1372_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1372_p_din1, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1372_p_din1, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1372_p1 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1372_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1372_p1 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1372_p_din1;
        else 
            grp_fu_1372_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1376_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1376_p_ce, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1376_p_ce, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1376_ce <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1376_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1376_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1376_p_ce;
        else 
            grp_fu_1376_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1376_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1376_p_din0, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1376_p_din0, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1376_p0 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1376_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1376_p0 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1376_p_din0;
        else 
            grp_fu_1376_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1376_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1376_p_din1, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1376_p_din1, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1376_p1 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1376_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1376_p1 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1376_p_din1;
        else 
            grp_fu_1376_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1380_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1380_p_ce, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1380_p_ce, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1380_ce <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1380_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1380_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1380_p_ce;
        else 
            grp_fu_1380_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1380_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1380_p_din0, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1380_p_din0, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1380_p0 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1380_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1380_p0 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1380_p_din0;
        else 
            grp_fu_1380_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1380_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1380_p_din1, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1380_p_din1, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1380_p1 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1380_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1380_p1 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1380_p_din1;
        else 
            grp_fu_1380_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1384_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1384_p_ce, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1384_p_ce, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1384_ce <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1384_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1384_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1384_p_ce;
        else 
            grp_fu_1384_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1384_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1384_p_din0, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1384_p_din0, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1384_p0 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1384_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1384_p0 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1384_p_din0;
        else 
            grp_fu_1384_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1384_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1384_p_din1, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1384_p_din1, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1384_p1 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1384_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1384_p1 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1384_p_din1;
        else 
            grp_fu_1384_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1388_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1388_p_ce, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1388_p_ce, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1388_ce <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1388_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1388_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1388_p_ce;
        else 
            grp_fu_1388_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1388_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1388_p_din0, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1388_p_din0, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1388_p0 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1388_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1388_p0 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1388_p_din0;
        else 
            grp_fu_1388_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1388_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1388_p_din1, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1388_p_din1, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1388_p1 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1388_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1388_p1 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1388_p_din1;
        else 
            grp_fu_1388_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1392_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1392_p_ce, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1392_p_ce, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1392_ce <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1392_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1392_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1392_p_ce;
        else 
            grp_fu_1392_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1392_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1392_p_din0, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1392_p_din0, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1392_p0 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1392_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1392_p0 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1392_p_din0;
        else 
            grp_fu_1392_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1392_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1392_p_din1, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1392_p_din1, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1392_p1 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1392_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1392_p1 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1392_p_din1;
        else 
            grp_fu_1392_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1396_ce_assign_proc : process(ap_CS_fsm_state24, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1396_p_ce, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1396_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1396_p_ce;
        else 
            grp_fu_1396_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1400_ce_assign_proc : process(ap_CS_fsm_state24, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1400_p_ce, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1400_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1400_p_ce;
        else 
            grp_fu_1400_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1404_ce_assign_proc : process(ap_CS_fsm_state24, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1404_p_ce, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1404_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1404_p_ce;
        else 
            grp_fu_1404_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1408_ce_assign_proc : process(ap_CS_fsm_state24, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1408_p_ce, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1408_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1408_p_ce;
        else 
            grp_fu_1408_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1412_ce_assign_proc : process(ap_CS_fsm_state24, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1412_p_ce, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1412_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1412_p_ce;
        else 
            grp_fu_1412_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1416_ce_assign_proc : process(ap_CS_fsm_state24, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1416_p_ce, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1416_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1416_p_ce;
        else 
            grp_fu_1416_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1420_ce_assign_proc : process(ap_CS_fsm_state24, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1420_p_ce, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1420_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1420_p_ce;
        else 
            grp_fu_1420_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1424_ce_assign_proc : process(ap_CS_fsm_state24, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1424_p_ce, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1424_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1424_p_ce;
        else 
            grp_fu_1424_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1428_ce_assign_proc : process(ap_CS_fsm_state24, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1428_p_ce, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1428_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1428_p_ce;
        else 
            grp_fu_1428_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1432_ce_assign_proc : process(ap_CS_fsm_state24, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1432_p_ce, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1432_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1432_p_ce;
        else 
            grp_fu_1432_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1436_ce_assign_proc : process(ap_CS_fsm_state24, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1436_p_ce, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1436_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1436_p_ce;
        else 
            grp_fu_1436_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1440_ce_assign_proc : process(ap_CS_fsm_state24, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1440_p_ce, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1440_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1440_p_ce;
        else 
            grp_fu_1440_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1444_ce_assign_proc : process(ap_CS_fsm_state24, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1444_p_ce, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1444_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1444_p_ce;
        else 
            grp_fu_1444_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1448_ce_assign_proc : process(ap_CS_fsm_state24, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1448_p_ce, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1448_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1448_p_ce;
        else 
            grp_fu_1448_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1452_ce_assign_proc : process(ap_CS_fsm_state24, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1452_p_ce, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1452_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1452_p_ce;
        else 
            grp_fu_1452_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1456_ce_assign_proc : process(ap_CS_fsm_state24, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1456_p_ce, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1456_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1456_p_ce;
        else 
            grp_fu_1456_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1460_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1460_p_ce, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1460_p_ce, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1460_ce <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1460_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1460_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1460_p_ce;
        else 
            grp_fu_1460_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1460_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1460_p_din0, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1460_p_din0, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1460_p0 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1460_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1460_p0 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1460_p_din0;
        else 
            grp_fu_1460_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1460_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1460_p_din1, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1460_p_din1, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1460_p1 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1460_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1460_p1 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1460_p_din1;
        else 
            grp_fu_1460_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1464_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1464_p_ce, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1464_p_ce, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1464_ce <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1464_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1464_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1464_p_ce;
        else 
            grp_fu_1464_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1464_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1464_p_din0, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1464_p_din0, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1464_p0 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1464_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1464_p0 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1464_p_din0;
        else 
            grp_fu_1464_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1464_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1464_p_din1, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1464_p_din1, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1464_p1 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1464_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1464_p1 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1464_p_din1;
        else 
            grp_fu_1464_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1468_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1468_p_ce, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1468_p_ce, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1468_ce <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1468_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1468_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1468_p_ce;
        else 
            grp_fu_1468_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1468_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1468_p_din0, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1468_p_din0, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1468_p0 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1468_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1468_p0 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1468_p_din0;
        else 
            grp_fu_1468_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1468_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1468_p_din1, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1468_p_din1, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1468_p1 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1468_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1468_p1 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1468_p_din1;
        else 
            grp_fu_1468_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1472_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1472_p_ce, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1472_p_ce, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1472_ce <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1472_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1472_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1472_p_ce;
        else 
            grp_fu_1472_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1472_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1472_p_din0, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1472_p_din0, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1472_p0 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1472_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1472_p0 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1472_p_din0;
        else 
            grp_fu_1472_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1472_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1472_p_din1, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1472_p_din1, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1472_p1 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1472_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1472_p1 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1472_p_din1;
        else 
            grp_fu_1472_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1476_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1476_p_ce, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1476_p_ce, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1476_ce <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1476_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1476_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1476_p_ce;
        else 
            grp_fu_1476_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1476_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1476_p_din0, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1476_p_din0, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1476_p0 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1476_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1476_p0 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1476_p_din0;
        else 
            grp_fu_1476_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1476_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1476_p_din1, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1476_p_din1, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1476_p1 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1476_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1476_p1 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1476_p_din1;
        else 
            grp_fu_1476_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1480_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1480_p_ce, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1480_p_ce, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1480_ce <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1480_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1480_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1480_p_ce;
        else 
            grp_fu_1480_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1480_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1480_p_din0, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1480_p_din0, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1480_p0 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1480_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1480_p0 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1480_p_din0;
        else 
            grp_fu_1480_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1480_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1480_p_din1, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1480_p_din1, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1480_p1 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1480_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1480_p1 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1480_p_din1;
        else 
            grp_fu_1480_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1484_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1484_p_ce, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1484_p_ce, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1484_ce <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1484_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1484_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1484_p_ce;
        else 
            grp_fu_1484_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1484_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1484_p_din0, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1484_p_din0, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1484_p0 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1484_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1484_p0 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1484_p_din0;
        else 
            grp_fu_1484_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1484_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1484_p_din1, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1484_p_din1, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1484_p1 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1484_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1484_p1 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1484_p_din1;
        else 
            grp_fu_1484_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1488_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1488_p_ce, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1488_p_ce, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1488_ce <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1488_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1488_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1488_p_ce;
        else 
            grp_fu_1488_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1488_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1488_p_din0, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1488_p_din0, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1488_p0 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1488_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1488_p0 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1488_p_din0;
        else 
            grp_fu_1488_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1488_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1488_p_din1, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1488_p_din1, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1488_p1 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1488_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1488_p1 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1488_p_din1;
        else 
            grp_fu_1488_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1492_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1492_p_ce, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1492_p_ce, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1492_ce <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1492_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1492_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1492_p_ce;
        else 
            grp_fu_1492_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1492_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1492_p_din0, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1492_p_din0, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1492_p0 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1492_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1492_p0 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1492_p_din0;
        else 
            grp_fu_1492_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1492_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1492_p_din1, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1492_p_din1, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1492_p1 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1492_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1492_p1 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1492_p_din1;
        else 
            grp_fu_1492_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1496_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1496_p_ce, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1496_p_ce, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1496_ce <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1496_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1496_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1496_p_ce;
        else 
            grp_fu_1496_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1496_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1496_p_din0, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1496_p_din0, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1496_p0 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1496_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1496_p0 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1496_p_din0;
        else 
            grp_fu_1496_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1496_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1496_p_din1, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1496_p_din1, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1496_p1 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1496_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1496_p1 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1496_p_din1;
        else 
            grp_fu_1496_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1500_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1500_p_ce, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1500_p_ce, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1500_ce <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1500_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1500_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1500_p_ce;
        else 
            grp_fu_1500_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1500_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1500_p_din0, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1500_p_din0, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1500_p0 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1500_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1500_p0 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1500_p_din0;
        else 
            grp_fu_1500_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1500_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1500_p_din1, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1500_p_din1, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1500_p1 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1500_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1500_p1 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1500_p_din1;
        else 
            grp_fu_1500_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1504_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1504_p_ce, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1504_p_ce, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1504_ce <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1504_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1504_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1504_p_ce;
        else 
            grp_fu_1504_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1504_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1504_p_din0, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1504_p_din0, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1504_p0 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1504_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1504_p0 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1504_p_din0;
        else 
            grp_fu_1504_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1504_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1504_p_din1, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1504_p_din1, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1504_p1 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1504_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1504_p1 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1504_p_din1;
        else 
            grp_fu_1504_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1508_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1508_p_ce, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1508_p_ce, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1508_ce <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1508_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1508_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1508_p_ce;
        else 
            grp_fu_1508_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1508_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1508_p_din0, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1508_p_din0, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1508_p0 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1508_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1508_p0 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1508_p_din0;
        else 
            grp_fu_1508_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1508_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1508_p_din1, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1508_p_din1, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1508_p1 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1508_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1508_p1 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1508_p_din1;
        else 
            grp_fu_1508_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1512_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1512_p_ce, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1512_p_ce, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1512_ce <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1512_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1512_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1512_p_ce;
        else 
            grp_fu_1512_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1512_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1512_p_din0, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1512_p_din0, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1512_p0 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1512_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1512_p0 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1512_p_din0;
        else 
            grp_fu_1512_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1512_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1512_p_din1, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1512_p_din1, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1512_p1 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1512_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1512_p1 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1512_p_din1;
        else 
            grp_fu_1512_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1516_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1516_p_ce, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1516_p_ce, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1516_ce <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1516_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1516_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1516_p_ce;
        else 
            grp_fu_1516_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1516_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1516_p_din0, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1516_p_din0, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1516_p0 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1516_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1516_p0 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1516_p_din0;
        else 
            grp_fu_1516_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1516_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state36, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1516_p_din1, grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1516_p_din1, ap_CS_fsm_state25, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            grp_fu_1516_p1 <= grp_nn_inference_Pipeline_col2_fu_774_grp_fu_1516_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1516_p1 <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1516_p_din1;
        else 
            grp_fu_1516_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1520_ce_assign_proc : process(ap_CS_fsm_state24, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1520_p_ce, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1520_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1520_p_ce;
        else 
            grp_fu_1520_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1524_ce_assign_proc : process(ap_CS_fsm_state24, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1524_p_ce, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1524_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1524_p_ce;
        else 
            grp_fu_1524_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1528_ce_assign_proc : process(ap_CS_fsm_state24, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1528_p_ce, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1528_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1528_p_ce;
        else 
            grp_fu_1528_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1532_ce_assign_proc : process(ap_CS_fsm_state24, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1532_p_ce, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1532_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1532_p_ce;
        else 
            grp_fu_1532_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1536_ce_assign_proc : process(ap_CS_fsm_state24, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1536_p_ce, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1536_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1536_p_ce;
        else 
            grp_fu_1536_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1540_ce_assign_proc : process(ap_CS_fsm_state24, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1540_p_ce, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1540_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1540_p_ce;
        else 
            grp_fu_1540_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1544_ce_assign_proc : process(ap_CS_fsm_state24, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1544_p_ce, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1544_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1544_p_ce;
        else 
            grp_fu_1544_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1548_ce_assign_proc : process(ap_CS_fsm_state24, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1548_p_ce, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1548_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1548_p_ce;
        else 
            grp_fu_1548_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1552_ce_assign_proc : process(ap_CS_fsm_state24, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1552_p_ce, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1552_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1552_p_ce;
        else 
            grp_fu_1552_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1556_ce_assign_proc : process(ap_CS_fsm_state24, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1556_p_ce, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1556_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1556_p_ce;
        else 
            grp_fu_1556_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1560_ce_assign_proc : process(ap_CS_fsm_state24, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1560_p_ce, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1560_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1560_p_ce;
        else 
            grp_fu_1560_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1564_ce_assign_proc : process(ap_CS_fsm_state24, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1564_p_ce, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1564_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1564_p_ce;
        else 
            grp_fu_1564_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1568_ce_assign_proc : process(ap_CS_fsm_state24, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1568_p_ce, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1568_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1568_p_ce;
        else 
            grp_fu_1568_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1572_ce_assign_proc : process(ap_CS_fsm_state24, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1572_p_ce, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1572_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1572_p_ce;
        else 
            grp_fu_1572_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1576_ce_assign_proc : process(ap_CS_fsm_state24, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1576_p_ce, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1576_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1576_p_ce;
        else 
            grp_fu_1576_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1580_ce_assign_proc : process(ap_CS_fsm_state24, grp_nn_inference_Pipeline_col_fu_666_grp_fu_1580_p_ce, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1580_ce <= grp_nn_inference_Pipeline_col_fu_666_grp_fu_1580_p_ce;
        else 
            grp_fu_1580_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_nn_inference_Pipeline_1_fu_634_ap_start <= grp_nn_inference_Pipeline_1_fu_634_ap_start_reg;
    grp_nn_inference_Pipeline_2_fu_640_ap_start <= grp_nn_inference_Pipeline_2_fu_640_ap_start_reg;
    grp_nn_inference_Pipeline_3_fu_646_ap_start <= grp_nn_inference_Pipeline_3_fu_646_ap_start_reg;
    grp_nn_inference_Pipeline_col2_fu_774_ap_start <= grp_nn_inference_Pipeline_col2_fu_774_ap_start_reg;
    grp_nn_inference_Pipeline_col_fu_666_ap_start <= grp_nn_inference_Pipeline_col_fu_666_ap_start_reg;
    grp_nn_inference_Pipeline_col_prod_fu_652_ap_start <= grp_nn_inference_Pipeline_col_prod_fu_652_ap_start_reg;
    grp_nn_inference_Pipeline_loop11_fu_769_ap_start <= grp_nn_inference_Pipeline_loop11_fu_769_ap_start_reg;
    grp_nn_inference_Pipeline_loop13_fu_829_ap_start <= grp_nn_inference_Pipeline_loop13_fu_829_ap_start_reg;
    grp_nn_inference_Pipeline_loop1_fu_661_ap_start <= grp_nn_inference_Pipeline_loop1_fu_661_ap_start_reg;
    input_img_address0 <= grp_nn_inference_Pipeline_col_prod_fu_652_input_img_address0;
    input_img_ce0 <= grp_nn_inference_Pipeline_col_prod_fu_652_input_img_ce0;

    temp_output2_0_address0_assign_proc : process(ap_CS_fsm_state23, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, grp_nn_inference_Pipeline_2_fu_640_temp_output2_0_address0, grp_nn_inference_Pipeline_col_fu_666_temp_output2_0_address0, grp_nn_inference_Pipeline_loop11_fu_769_temp_output2_0_address0, ap_CS_fsm_state2, ap_CS_fsm_state25, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            temp_output2_0_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            temp_output2_0_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            temp_output2_0_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            temp_output2_0_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            temp_output2_0_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            temp_output2_0_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            temp_output2_0_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            temp_output2_0_address0 <= ap_const_lv64_1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            temp_output2_0_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            temp_output2_0_address0 <= grp_nn_inference_Pipeline_loop11_fu_769_temp_output2_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            temp_output2_0_address0 <= grp_nn_inference_Pipeline_col_fu_666_temp_output2_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            temp_output2_0_address0 <= grp_nn_inference_Pipeline_2_fu_640_temp_output2_0_address0;
        else 
            temp_output2_0_address0 <= "XXXX";
        end if; 
    end process;


    temp_output2_0_address1_assign_proc : process(ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, grp_nn_inference_Pipeline_loop11_fu_769_temp_output2_0_address1, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            temp_output2_0_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            temp_output2_0_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            temp_output2_0_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            temp_output2_0_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            temp_output2_0_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            temp_output2_0_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            temp_output2_0_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            temp_output2_0_address1 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            temp_output2_0_address1 <= grp_nn_inference_Pipeline_loop11_fu_769_temp_output2_0_address1;
        else 
            temp_output2_0_address1 <= "XXXX";
        end if; 
    end process;


    temp_output2_0_ce0_assign_proc : process(ap_CS_fsm_state23, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, grp_nn_inference_Pipeline_2_fu_640_temp_output2_0_ce0, grp_nn_inference_Pipeline_col_fu_666_temp_output2_0_ce0, grp_nn_inference_Pipeline_loop11_fu_769_temp_output2_0_ce0, ap_CS_fsm_state2, ap_CS_fsm_state25, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            temp_output2_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            temp_output2_0_ce0 <= grp_nn_inference_Pipeline_loop11_fu_769_temp_output2_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            temp_output2_0_ce0 <= grp_nn_inference_Pipeline_col_fu_666_temp_output2_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            temp_output2_0_ce0 <= grp_nn_inference_Pipeline_2_fu_640_temp_output2_0_ce0;
        else 
            temp_output2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_output2_0_ce1_assign_proc : process(ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, grp_nn_inference_Pipeline_loop11_fu_769_temp_output2_0_ce1, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            temp_output2_0_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            temp_output2_0_ce1 <= grp_nn_inference_Pipeline_loop11_fu_769_temp_output2_0_ce1;
        else 
            temp_output2_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    temp_output2_0_d0_assign_proc : process(ap_CS_fsm_state23, grp_nn_inference_Pipeline_2_fu_640_temp_output2_0_d0, grp_nn_inference_Pipeline_col_fu_666_temp_output2_0_d0, grp_nn_inference_Pipeline_loop11_fu_769_temp_output2_0_d0, ap_CS_fsm_state2, ap_CS_fsm_state25, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            temp_output2_0_d0 <= ap_const_lv32_3F800000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            temp_output2_0_d0 <= grp_nn_inference_Pipeline_loop11_fu_769_temp_output2_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            temp_output2_0_d0 <= grp_nn_inference_Pipeline_col_fu_666_temp_output2_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            temp_output2_0_d0 <= grp_nn_inference_Pipeline_2_fu_640_temp_output2_0_d0;
        else 
            temp_output2_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    temp_output2_0_we0_assign_proc : process(ap_CS_fsm_state23, grp_nn_inference_Pipeline_2_fu_640_temp_output2_0_we0, grp_nn_inference_Pipeline_col_fu_666_temp_output2_0_we0, grp_nn_inference_Pipeline_loop11_fu_769_temp_output2_0_we0, ap_CS_fsm_state2, ap_CS_fsm_state25, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            temp_output2_0_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            temp_output2_0_we0 <= grp_nn_inference_Pipeline_loop11_fu_769_temp_output2_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            temp_output2_0_we0 <= grp_nn_inference_Pipeline_col_fu_666_temp_output2_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            temp_output2_0_we0 <= grp_nn_inference_Pipeline_2_fu_640_temp_output2_0_we0;
        else 
            temp_output2_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_output3_0_address0_assign_proc : process(ap_CS_fsm_state3, grp_nn_inference_Pipeline_3_fu_646_temp_output3_0_address0, grp_nn_inference_Pipeline_col2_fu_774_temp_output3_0_address0, grp_nn_inference_Pipeline_loop13_fu_829_temp_output3_0_address0, ap_CS_fsm_state2, ap_CS_fsm_state37, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_output3_0_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            temp_output3_0_address0 <= grp_nn_inference_Pipeline_loop13_fu_829_temp_output3_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            temp_output3_0_address0 <= grp_nn_inference_Pipeline_col2_fu_774_temp_output3_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            temp_output3_0_address0 <= grp_nn_inference_Pipeline_3_fu_646_temp_output3_0_address0;
        else 
            temp_output3_0_address0 <= "XXXX";
        end if; 
    end process;


    temp_output3_0_ce0_assign_proc : process(ap_CS_fsm_state3, grp_nn_inference_Pipeline_3_fu_646_temp_output3_0_ce0, grp_nn_inference_Pipeline_col2_fu_774_temp_output3_0_ce0, grp_nn_inference_Pipeline_loop13_fu_829_temp_output3_0_ce0, ap_CS_fsm_state2, ap_CS_fsm_state37, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_output3_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            temp_output3_0_ce0 <= grp_nn_inference_Pipeline_loop13_fu_829_temp_output3_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            temp_output3_0_ce0 <= grp_nn_inference_Pipeline_col2_fu_774_temp_output3_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            temp_output3_0_ce0 <= grp_nn_inference_Pipeline_3_fu_646_temp_output3_0_ce0;
        else 
            temp_output3_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_output3_0_d0_assign_proc : process(ap_CS_fsm_state3, grp_nn_inference_Pipeline_3_fu_646_temp_output3_0_d0, grp_nn_inference_Pipeline_col2_fu_774_temp_output3_0_d0, ap_CS_fsm_state2, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_output3_0_d0 <= ap_const_lv32_3F800000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            temp_output3_0_d0 <= grp_nn_inference_Pipeline_col2_fu_774_temp_output3_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            temp_output3_0_d0 <= grp_nn_inference_Pipeline_3_fu_646_temp_output3_0_d0;
        else 
            temp_output3_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    temp_output3_0_we0_assign_proc : process(ap_CS_fsm_state3, grp_nn_inference_Pipeline_3_fu_646_temp_output3_0_we0, grp_nn_inference_Pipeline_col2_fu_774_temp_output3_0_we0, ap_CS_fsm_state2, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_output3_0_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            temp_output3_0_we0 <= grp_nn_inference_Pipeline_col2_fu_774_temp_output3_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            temp_output3_0_we0 <= grp_nn_inference_Pipeline_3_fu_646_temp_output3_0_we0;
        else 
            temp_output3_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_output_0_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, grp_nn_inference_Pipeline_1_fu_634_temp_output_0_address0, grp_nn_inference_Pipeline_col_prod_fu_652_temp_output_0_address0, grp_nn_inference_Pipeline_loop1_fu_661_temp_output_0_address0, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            temp_output_0_address0 <= ap_const_lv64_1E(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            temp_output_0_address0 <= ap_const_lv64_1C(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            temp_output_0_address0 <= ap_const_lv64_1A(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            temp_output_0_address0 <= ap_const_lv64_18(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            temp_output_0_address0 <= ap_const_lv64_16(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            temp_output_0_address0 <= ap_const_lv64_14(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            temp_output_0_address0 <= ap_const_lv64_12(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            temp_output_0_address0 <= ap_const_lv64_10(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            temp_output_0_address0 <= ap_const_lv64_E(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            temp_output_0_address0 <= ap_const_lv64_C(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            temp_output_0_address0 <= ap_const_lv64_A(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            temp_output_0_address0 <= ap_const_lv64_8(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            temp_output_0_address0 <= ap_const_lv64_6(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            temp_output_0_address0 <= ap_const_lv64_4(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            temp_output_0_address0 <= ap_const_lv64_2(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            temp_output_0_address0 <= ap_const_lv64_1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_output_0_address0 <= ap_const_lv64_0(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            temp_output_0_address0 <= grp_nn_inference_Pipeline_loop1_fu_661_temp_output_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            temp_output_0_address0 <= grp_nn_inference_Pipeline_col_prod_fu_652_temp_output_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            temp_output_0_address0 <= grp_nn_inference_Pipeline_1_fu_634_temp_output_0_address0;
        else 
            temp_output_0_address0 <= "XXXXX";
        end if; 
    end process;


    temp_output_0_address1_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, grp_nn_inference_Pipeline_loop1_fu_661_temp_output_0_address1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            temp_output_0_address1 <= ap_const_lv64_1F(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            temp_output_0_address1 <= ap_const_lv64_1D(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            temp_output_0_address1 <= ap_const_lv64_1B(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            temp_output_0_address1 <= ap_const_lv64_19(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            temp_output_0_address1 <= ap_const_lv64_17(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            temp_output_0_address1 <= ap_const_lv64_15(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            temp_output_0_address1 <= ap_const_lv64_13(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            temp_output_0_address1 <= ap_const_lv64_11(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            temp_output_0_address1 <= ap_const_lv64_F(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            temp_output_0_address1 <= ap_const_lv64_D(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            temp_output_0_address1 <= ap_const_lv64_B(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            temp_output_0_address1 <= ap_const_lv64_9(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            temp_output_0_address1 <= ap_const_lv64_7(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            temp_output_0_address1 <= ap_const_lv64_5(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            temp_output_0_address1 <= ap_const_lv64_3(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            temp_output_0_address1 <= ap_const_lv64_0(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            temp_output_0_address1 <= grp_nn_inference_Pipeline_loop1_fu_661_temp_output_0_address1;
        else 
            temp_output_0_address1 <= "XXXXX";
        end if; 
    end process;


    temp_output_0_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, grp_nn_inference_Pipeline_1_fu_634_temp_output_0_ce0, grp_nn_inference_Pipeline_col_prod_fu_652_temp_output_0_ce0, grp_nn_inference_Pipeline_loop1_fu_661_temp_output_0_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            temp_output_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            temp_output_0_ce0 <= grp_nn_inference_Pipeline_loop1_fu_661_temp_output_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            temp_output_0_ce0 <= grp_nn_inference_Pipeline_col_prod_fu_652_temp_output_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            temp_output_0_ce0 <= grp_nn_inference_Pipeline_1_fu_634_temp_output_0_ce0;
        else 
            temp_output_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_output_0_ce1_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, grp_nn_inference_Pipeline_loop1_fu_661_temp_output_0_ce1, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            temp_output_0_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            temp_output_0_ce1 <= grp_nn_inference_Pipeline_loop1_fu_661_temp_output_0_ce1;
        else 
            temp_output_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    temp_output_0_d0_assign_proc : process(ap_CS_fsm_state3, grp_nn_inference_Pipeline_1_fu_634_temp_output_0_d0, grp_nn_inference_Pipeline_col_prod_fu_652_temp_output_0_d0, grp_nn_inference_Pipeline_loop1_fu_661_temp_output_0_d0, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_output_0_d0 <= ap_const_lv32_3F800000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            temp_output_0_d0 <= grp_nn_inference_Pipeline_loop1_fu_661_temp_output_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            temp_output_0_d0 <= grp_nn_inference_Pipeline_col_prod_fu_652_temp_output_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            temp_output_0_d0 <= grp_nn_inference_Pipeline_1_fu_634_temp_output_0_d0;
        else 
            temp_output_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    temp_output_0_we0_assign_proc : process(ap_CS_fsm_state3, grp_nn_inference_Pipeline_1_fu_634_temp_output_0_we0, grp_nn_inference_Pipeline_col_prod_fu_652_temp_output_0_we0, grp_nn_inference_Pipeline_loop1_fu_661_temp_output_0_we0, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_output_0_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            temp_output_0_we0 <= grp_nn_inference_Pipeline_loop1_fu_661_temp_output_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            temp_output_0_we0 <= grp_nn_inference_Pipeline_col_prod_fu_652_temp_output_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            temp_output_0_we0 <= grp_nn_inference_Pipeline_1_fu_634_temp_output_0_we0;
        else 
            temp_output_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
