# 2023-Spring-SoC-Design

## Lab3 - [FIR Design](https://github.com/jxes993409/2023-Spring-SoC-Design/blob/main/Lab3/)

## Lab4-1 - [Firmware FIR](https://github.com/jxes993409/2023-Spring-SoC-Design/tree/main/Lab4#lab-4-1)

## Lab4-2 - [Hardware FIR](https://github.com/jxes993409/2023-Spring-SoC-Design/tree/main/Lab4#lab-4-2)

## Lab5 - [Caravel FPGA](https://github.com/jxes993409/2023-Spring-SoC-Design/tree/main/Lab5)

## Lab6 - [WorkLoad Optimize SOC (WLOS) Baseline](https://github.com/jxes993409/2023-Spring-SoC-Design/tree/main/Lab6)

## LabD - [SDRAM](https://github.com/jxes993409/2023-Spring-SoC-Design/tree/main/LabD)

<!-- ## Lab Final - [Workload Optimize SOC (WLOS)](https://github.com/jxes993409/2023-Spring-SoC-Design/blob/main/Lab_Final) --!>
