<!-- KEYWORD_LINKING_METADATA:
{
  "processed_timestamp": "2025-09-24T13:45:51.029388",
  "vocabulary_version": "1.0",
  "selected_keywords": [
    "Chiplet-Based SoC",
    "Modular AI Acceleration",
    "UCIe Protocol",
    "DVFS",
    "Distributed Security"
  ],
  "rejected_keywords": [],
  "similarity_scores": {
    "Chiplet-Based SoC": 0.78,
    "Modular AI Acceleration": 0.83,
    "UCIe Protocol": 0.77,
    "DVFS": 0.8,
    "Distributed Security": 0.75
  },
  "extraction_method": "AI_prompt_based",
  "budget_applied": true,
  "candidates_json": {
    "candidates": [
      {
        "surface": "chiplet-based RISC-V SoC",
        "canonical": "Chiplet-Based SoC",
        "aliases": [
          "chiplet SoC",
          "RISC-V chiplet"
        ],
        "category": "unique_technical",
        "rationale": "This term represents a novel architecture that is central to the paper's contributions, offering a unique approach to SoC design.",
        "novelty_score": 0.75,
        "connectivity_score": 0.68,
        "specificity_score": 0.85,
        "link_intent_score": 0.78
      },
      {
        "surface": "modular AI acceleration",
        "canonical": "Modular AI Acceleration",
        "aliases": [
          "AI acceleration",
          "modular acceleration"
        ],
        "category": "specific_connectable",
        "rationale": "This concept is key to understanding the paper's approach to improving AI performance and can link to broader AI optimization discussions.",
        "novelty_score": 0.64,
        "connectivity_score": 0.79,
        "specificity_score": 0.72,
        "link_intent_score": 0.83
      },
      {
        "surface": "Universal Chiplet Interconnect Express",
        "canonical": "UCIe Protocol",
        "aliases": [
          "UCIe",
          "chiplet interconnect"
        ],
        "category": "unique_technical",
        "rationale": "This protocol is a specific technical innovation that enhances connectivity between chiplets, crucial for the paper's architecture.",
        "novelty_score": 0.68,
        "connectivity_score": 0.74,
        "specificity_score": 0.8,
        "link_intent_score": 0.77
      },
      {
        "surface": "Dynamic Voltage and Frequency Scaling",
        "canonical": "DVFS",
        "aliases": [
          "adaptive DVFS",
          "voltage scaling"
        ],
        "category": "broad_technical",
        "rationale": "DVFS is a widely recognized technique for power management, relevant to the paper's focus on efficiency.",
        "novelty_score": 0.55,
        "connectivity_score": 0.82,
        "specificity_score": 0.7,
        "link_intent_score": 0.8
      },
      {
        "surface": "distributed cryptographic security",
        "canonical": "Distributed Security",
        "aliases": [
          "cryptographic security",
          "chiplet security"
        ],
        "category": "specific_connectable",
        "rationale": "Security across chiplets is a critical aspect of the architecture, linking to discussions on secure computing.",
        "novelty_score": 0.6,
        "connectivity_score": 0.76,
        "specificity_score": 0.78,
        "link_intent_score": 0.75
      }
    ],
    "ban_list_suggestions": [
      "performance",
      "efficiency",
      "method"
    ]
  },
  "decisions": [
    {
      "candidate_surface": "chiplet-based RISC-V SoC",
      "resolved_canonical": "Chiplet-Based SoC",
      "decision": "linked",
      "scores": {
        "novelty": 0.75,
        "connectivity": 0.68,
        "specificity": 0.85,
        "link_intent": 0.78
      }
    },
    {
      "candidate_surface": "modular AI acceleration",
      "resolved_canonical": "Modular AI Acceleration",
      "decision": "linked",
      "scores": {
        "novelty": 0.64,
        "connectivity": 0.79,
        "specificity": 0.72,
        "link_intent": 0.83
      }
    },
    {
      "candidate_surface": "Universal Chiplet Interconnect Express",
      "resolved_canonical": "UCIe Protocol",
      "decision": "linked",
      "scores": {
        "novelty": 0.68,
        "connectivity": 0.74,
        "specificity": 0.8,
        "link_intent": 0.77
      }
    },
    {
      "candidate_surface": "Dynamic Voltage and Frequency Scaling",
      "resolved_canonical": "DVFS",
      "decision": "linked",
      "scores": {
        "novelty": 0.55,
        "connectivity": 0.82,
        "specificity": 0.7,
        "link_intent": 0.8
      }
    },
    {
      "candidate_surface": "distributed cryptographic security",
      "resolved_canonical": "Distributed Security",
      "decision": "linked",
      "scores": {
        "novelty": 0.6,
        "connectivity": 0.76,
        "specificity": 0.78,
        "link_intent": 0.75
      }
    }
  ]
}
-->

# Chiplet-Based RISC-V SoC with Modular AI Acceleration

## ğŸ“‹ ë©”íƒ€ë°ì´í„°

**Links**: [[daily_digest_20250924|20250924]] [[categories/cs.AI|cs.AI]]
**PDF**: [Download](https://arxiv.org/pdf/2509.18355.pdf)
**Category**: cs.AI
**Published**: 2025-09-24
**ArXiv ID**: [2509.18355](https://arxiv.org/abs/2509.18355)

## ğŸ”— ìœ ì‚¬í•œ ë…¼ë¬¸
- [[2025-09-19/MaRVIn_ A Cross-Layer Mixed-Precision RISC-V Framework for DNN Inference, from ISA Extension to Hardware Acceleration_20250919|MaRVIn: A Cross-Layer Mixed-Precision RISC-V Framework for DNN Inference, from ISA Extension to Hardware Acceleration]] (85.3% similar)
- [[2025-09-23/DarwinWafer_ A Wafer-Scale Neuromorphic Chip_20250923|DarwinWafer: A Wafer-Scale Neuromorphic Chip]] (81.5% similar)
- [[2025-09-19/eIQ Neutron_ Redefining Edge-AI Inference with Integrated NPU and Compiler Innovations_20250919|eIQ Neutron: Redefining Edge-AI Inference with Integrated NPU and Compiler Innovations]] (80.7% similar)
- [[2025-09-23/Evaluating the Energy Efficiency of NPU-Accelerated Machine Learning Inference on Embedded Microcontrollers_20250923|Evaluating the Energy Efficiency of NPU-Accelerated Machine Learning Inference on Embedded Microcontrollers]] (80.6% similar)
- [[2025-09-19/Evolution of Kernels_ Automated RISC-V Kernel Optimization with Large Language Models_20250919|Evolution of Kernels: Automated RISC-V Kernel Optimization with Large Language Models]] (80.1% similar)

## ğŸ·ï¸ ì¹´í…Œê³ ë¦¬í™”ëœ í‚¤ì›Œë“œ
**ğŸ§  Broad Technical**: [[keywords/DVFS|DVFS]]
**ğŸ”— Specific Connectable**: [[keywords/Modular AI Acceleration|Modular AI Acceleration]], [[keywords/Distributed Security|Distributed Security]]
**âš¡ Unique Technical**: [[keywords/Chiplet-Based SoC|Chiplet-Based SoC]], [[keywords/UCIe Protocol|UCIe Protocol]]

## ğŸ“‹ ì €ì ì •ë³´

**Authors:** 

## ğŸ“„ Abstract (ì›ë¬¸)

arXiv:2509.18355v1 Announce Type: cross 
Abstract: Achieving high performance, energy efficiency, and cost-effectiveness while maintaining architectural flexibility is a critical challenge in the development and deployment of edge AI devices. Monolithic SoC designs struggle with this complex balance mainly due to low manufacturing yields (below 16%) at advanced 360 mm^2 process nodes. This paper presents a novel chiplet-based RISC-V SoC architecture that addresses these limitations through modular AI acceleration and intelligent system level optimization. Our proposed design integrates 4 different key innovations in a 30mm x 30mm silicon interposer: adaptive cross-chiplet Dynamic Voltage and Frequency Scaling (DVFS); AI-aware Universal Chiplet Interconnect Express (UCIe) protocol extensions featuring streaming flow control units and compression-aware transfers; distributed cryptographic security across heterogeneous chiplets; and intelligent sensor-driven load migration. The proposed architecture integrates a 7nm RISC-V CPU chiplet with dual 5nm AI accelerators (15 TOPS INT8 each), 16GB HBM3 memory stacks, and dedicated power management controllers. Experimental results across industry standard benchmarks like MobileNetV2, ResNet-50 and real-time video processing demonstrate significant performance improvements. The AI-optimized configuration achieves ~14.7% latency reduction, 17.3% throughput improvement, and 16.2% power reduction compared to previous basic chiplet implementations. These improvements collectively translate to a 40.1% efficiency gain corresponding to ~3.5 mJ per MobileNetV2 inference (860 mW/244 images/s), while maintaining sub-5ms real-time capability across all experimented workloads. These performance upgrades demonstrate that modular chiplet designs can achieve near-monolithic computational density while enabling cost efficiency, scalability and upgradeability, crucial for next-generation edge AI device applications.

## ğŸ“ ìš”ì•½

ì´ ë…¼ë¬¸ì€ ì—£ì§€ AI ê¸°ê¸°ì˜ ê°œë°œ ë° ë°°ì¹˜ì—ì„œ ë†’ì€ ì„±ëŠ¥, ì—ë„ˆì§€ íš¨ìœ¨ì„±, ë¹„ìš© íš¨ìœ¨ì„±ì„ ìœ ì§€í•˜ë©´ì„œ ì•„í‚¤í…ì²˜ì˜ ìœ ì—°ì„±ì„ í™•ë³´í•˜ëŠ” ë° ì¤‘ì ì„ ë‘¡ë‹ˆë‹¤. ê¸°ì¡´ ë‹¨ì¼í˜• SoC ì„¤ê³„ì˜ í•œê³„ë¥¼ ê·¹ë³µí•˜ê¸° ìœ„í•´ ëª¨ë“ˆí˜• ì¹©ë › ê¸°ë°˜ RISC-V SoC ì•„í‚¤í…ì²˜ë¥¼ ì œì•ˆí•©ë‹ˆë‹¤. ì œì•ˆëœ ì„¤ê³„ëŠ” 30mm x 30mm ì‹¤ë¦¬ì½˜ ì¸í„°í¬ì €ì— ì ì‘í˜• ì¹©ë › ê°„ ë™ì  ì „ì•• ë° ì£¼íŒŒìˆ˜ ìŠ¤ì¼€ì¼ë§(DVFS), AI ì¸ì‹ UCIe í”„ë¡œí† ì½œ í™•ì¥, ë¶„ì‚° ì•”í˜¸í™” ë³´ì•ˆ, ì§€ëŠ¥í˜• ì„¼ì„œ ê¸°ë°˜ ë¶€í•˜ ì´ë™ì„ í†µí•©í•©ë‹ˆë‹¤. 7nm RISC-V CPU ì¹©ë ›ê³¼ 5nm AI ê°€ì†ê¸°, 16GB HBM3 ë©”ëª¨ë¦¬ ìŠ¤íƒì„ í¬í•¨í•˜ì—¬ ì„±ëŠ¥ì„ ìµœì í™”í•˜ì˜€ìœ¼ë©°, ì‹¤í—˜ ê²°ê³¼ MobileNetV2, ResNet-50 ë“±ì—ì„œ ì„±ëŠ¥ì´ í¬ê²Œ í–¥ìƒë˜ì—ˆìŠµë‹ˆë‹¤. ì œì•ˆëœ ì•„í‚¤í…ì²˜ëŠ” ì´ì „ ì¹©ë › êµ¬í˜„ ëŒ€ë¹„ ì§€ì—° ì‹œê°„ 14.7% ê°ì†Œ, ì²˜ë¦¬ëŸ‰ 17.3% ì¦ê°€, ì „ë ¥ ì†Œëª¨ 16.2% ê°ì†Œë¥¼ ë‹¬ì„±í•˜ë©°, ì´ëŠ” ì—£ì§€ AI ê¸°ê¸°ì˜ ì°¨ì„¸ëŒ€ ì‘ìš©ì— ì¤‘ìš”í•œ ë¹„ìš© íš¨ìœ¨ì„±, í™•ì¥ì„±, ì—…ê·¸ë ˆì´ë“œ ê°€ëŠ¥ì„±ì„ ì œê³µí•©ë‹ˆë‹¤.

## ğŸ¯ ì£¼ìš” í¬ì¸íŠ¸

- 1. ë³¸ ë…¼ë¬¸ì€ ëª¨ë“ˆí˜• AI ê°€ì† ë° ì§€ëŠ¥í˜• ì‹œìŠ¤í…œ ìµœì í™”ë¥¼ í†µí•´ ì—£ì§€ AI ë””ë°”ì´ìŠ¤ì˜ ì„±ëŠ¥, ì—ë„ˆì§€ íš¨ìœ¨ì„±, ë¹„ìš© íš¨ìœ¨ì„±ì„ ê°œì„ í•˜ëŠ” ì¹©ë › ê¸°ë°˜ RISC-V SoC ì•„í‚¤í…ì²˜ë¥¼ ì œì•ˆí•©ë‹ˆë‹¤.
- 2. ì œì•ˆëœ ì„¤ê³„ëŠ” ì ì‘í˜• ì¹©ë › ê°„ ë™ì  ì „ì•• ë° ì£¼íŒŒìˆ˜ ìŠ¤ì¼€ì¼ë§(DVFS), AI ì¸ì‹ UCIe í”„ë¡œí† ì½œ í™•ì¥, ì´ê¸°ì¢… ì¹©ë › ê°„ ë¶„ì‚° ì•”í˜¸í™” ë³´ì•ˆ, ì§€ëŠ¥í˜• ì„¼ì„œ ê¸°ë°˜ ë¶€í•˜ ì´ë™ì„ í¬í•¨í•œ 4ê°€ì§€ ì£¼ìš” í˜ì‹ ì„ í†µí•©í•©ë‹ˆë‹¤.
- 3. ì‹¤í—˜ ê²°ê³¼, AI ìµœì í™” êµ¬ì„±ì€ ì´ì „ ì¹©ë › êµ¬í˜„ ëŒ€ë¹„ ì•½ 14.7%ì˜ ì§€ì—° ì‹œê°„ ê°ì†Œ, 17.3%ì˜ ì²˜ë¦¬ëŸ‰ ê°œì„ , 16.2%ì˜ ì „ë ¥ ê°ì†Œë¥¼ ë‹¬ì„±í–ˆìŠµë‹ˆë‹¤.
- 4. ì´ëŸ¬í•œ ê°œì„ ì€ MobileNetV2 ì¶”ë¡  ë‹¹ ì•½ 3.5 mJì˜ ì—ë„ˆì§€ ì†Œë¹„ë¡œ 40.1%ì˜ íš¨ìœ¨ì„± í–¥ìƒì„ ë‚˜íƒ€ë‚´ë©°, ëª¨ë“  ì‹¤í—˜ëœ ì‘ì—… ë¶€í•˜ì—ì„œ 5ms ì´í•˜ì˜ ì‹¤ì‹œê°„ ì„±ëŠ¥ì„ ìœ ì§€í•©ë‹ˆë‹¤.
- 5. ëª¨ë“ˆí˜• ì¹©ë › ì„¤ê³„ëŠ” ë¹„ìš© íš¨ìœ¨ì„±, í™•ì¥ì„± ë° ì—…ê·¸ë ˆì´ë“œ ê°€ëŠ¥ì„±ì„ ì œê³µí•˜ë©´ì„œ ì°¨ì„¸ëŒ€ ì—£ì§€ AI ë””ë°”ì´ìŠ¤ ì‘ìš© í”„ë¡œê·¸ë¨ì— í•„ìˆ˜ì ì¸ ê±°ì˜ ë‹¨ì¼ì²´ ìˆ˜ì¤€ì˜ ê³„ì‚° ë°€ë„ë¥¼ ë‹¬ì„±í•  ìˆ˜ ìˆìŒì„ ë³´ì—¬ì¤ë‹ˆë‹¤.


---

*Generated on 2025-09-24 13:45:51*