
Vortex RGB driver STM32G431RBT6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f774  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000034c  0800f954  0800f954  00010954  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fca0  0800fca0  000111ec  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800fca0  0800fca0  00010ca0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fca8  0800fca8  000111ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fca8  0800fca8  00010ca8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800fcac  0800fcac  00010cac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001ec  20000000  0800fcb0  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001880  200001ec  0800fe9c  000111ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001a6c  0800fe9c  00011a6c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000111ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002b2dc  00000000  00000000  0001121c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006081  00000000  00000000  0003c4f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002140  00000000  00000000  00042580  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000194d  00000000  00000000  000446c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028250  00000000  00000000  0004600d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002d0e4  00000000  00000000  0006e25d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e707f  00000000  00000000  0009b341  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001823c0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009328  00000000  00000000  00182404  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  0018b72c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001ec 	.word	0x200001ec
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800f93c 	.word	0x0800f93c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001f0 	.word	0x200001f0
 800021c:	0800f93c 	.word	0x0800f93c

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <AD5160_Init>:
* @param hspi: pointer to the SPI structure
* @param cs_port: CS line port
* @param cs_pin: CS line pin
*/
void AD5160_Init(AD5160_HandleTypeDef *had, SPI_HandleTypeDef *hspi,
                 GPIO_TypeDef *cs_port, uint16_t cs_pin) {
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b084      	sub	sp, #16
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	60f8      	str	r0, [r7, #12]
 80005f4:	60b9      	str	r1, [r7, #8]
 80005f6:	607a      	str	r2, [r7, #4]
 80005f8:	807b      	strh	r3, [r7, #2]
    had->hspi = hspi;
 80005fa:	68fb      	ldr	r3, [r7, #12]
 80005fc:	68ba      	ldr	r2, [r7, #8]
 80005fe:	601a      	str	r2, [r3, #0]
    had->cs_port = cs_port;
 8000600:	68fb      	ldr	r3, [r7, #12]
 8000602:	687a      	ldr	r2, [r7, #4]
 8000604:	605a      	str	r2, [r3, #4]
    had->cs_pin = cs_pin;
 8000606:	68fb      	ldr	r3, [r7, #12]
 8000608:	887a      	ldrh	r2, [r7, #2]
 800060a:	811a      	strh	r2, [r3, #8]
    had->current_value = 0;
 800060c:	68fb      	ldr	r3, [r7, #12]
 800060e:	2200      	movs	r2, #0
 8000610:	729a      	strb	r2, [r3, #10]
    had->is_shutdown = 0;
 8000612:	68fb      	ldr	r3, [r7, #12]
 8000614:	2200      	movs	r2, #0
 8000616:	72da      	strb	r2, [r3, #11]

    HAL_GPIO_WritePin(had->cs_port, had->cs_pin, GPIO_PIN_SET);
 8000618:	68fb      	ldr	r3, [r7, #12]
 800061a:	6858      	ldr	r0, [r3, #4]
 800061c:	68fb      	ldr	r3, [r7, #12]
 800061e:	891b      	ldrh	r3, [r3, #8]
 8000620:	2201      	movs	r2, #1
 8000622:	4619      	mov	r1, r3
 8000624:	f005 fb46 	bl	8005cb4 <HAL_GPIO_WritePin>
}
 8000628:	bf00      	nop
 800062a:	3710      	adds	r7, #16
 800062c:	46bd      	mov	sp, r7
 800062e:	bd80      	pop	{r7, pc}

08000630 <DAC8551_Init>:
 * @param vref: Reference voltage in volts (must be > 0)
 * @retval DAC8551 status
 */
DAC8551_StatusTypeDef DAC8551_Init(DAC8551_HandleTypeDef *hdac, SPI_HandleTypeDef *hspi,
                                  GPIO_TypeDef *cs_port, uint16_t cs_pin, float vref)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b086      	sub	sp, #24
 8000634:	af00      	add	r7, sp, #0
 8000636:	6178      	str	r0, [r7, #20]
 8000638:	6139      	str	r1, [r7, #16]
 800063a:	60fa      	str	r2, [r7, #12]
 800063c:	ed87 0a01 	vstr	s0, [r7, #4]
 8000640:	817b      	strh	r3, [r7, #10]
    // Validate parameters
    if (hdac == NULL || hspi == NULL || cs_port == NULL || vref <= 0.0f) {
 8000642:	697b      	ldr	r3, [r7, #20]
 8000644:	2b00      	cmp	r3, #0
 8000646:	d00c      	beq.n	8000662 <DAC8551_Init+0x32>
 8000648:	693b      	ldr	r3, [r7, #16]
 800064a:	2b00      	cmp	r3, #0
 800064c:	d009      	beq.n	8000662 <DAC8551_Init+0x32>
 800064e:	68fb      	ldr	r3, [r7, #12]
 8000650:	2b00      	cmp	r3, #0
 8000652:	d006      	beq.n	8000662 <DAC8551_Init+0x32>
 8000654:	edd7 7a01 	vldr	s15, [r7, #4]
 8000658:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800065c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000660:	d801      	bhi.n	8000666 <DAC8551_Init+0x36>
        return DAC8551_ERROR_INVALID_PARAM;
 8000662:	2302      	movs	r3, #2
 8000664:	e02f      	b.n	80006c6 <DAC8551_Init+0x96>
    }

    // Initialize structure
    hdac->hspi = hspi;
 8000666:	697b      	ldr	r3, [r7, #20]
 8000668:	693a      	ldr	r2, [r7, #16]
 800066a:	601a      	str	r2, [r3, #0]
    hdac->cs_port = cs_port;
 800066c:	697b      	ldr	r3, [r7, #20]
 800066e:	68fa      	ldr	r2, [r7, #12]
 8000670:	605a      	str	r2, [r3, #4]
    hdac->cs_pin = cs_pin;
 8000672:	697b      	ldr	r3, [r7, #20]
 8000674:	897a      	ldrh	r2, [r7, #10]
 8000676:	811a      	strh	r2, [r3, #8]
    hdac->vref = vref;
 8000678:	697b      	ldr	r3, [r7, #20]
 800067a:	687a      	ldr	r2, [r7, #4]
 800067c:	60da      	str	r2, [r3, #12]
    hdac->last_value = 0;
 800067e:	697b      	ldr	r3, [r7, #20]
 8000680:	2200      	movs	r2, #0
 8000682:	821a      	strh	r2, [r3, #16]
    hdac->initialized = false;
 8000684:	697b      	ldr	r3, [r7, #20]
 8000686:	2200      	movs	r2, #0
 8000688:	749a      	strb	r2, [r3, #18]

    // Set CS pin high (inactive)
    HAL_GPIO_WritePin(cs_port, cs_pin, GPIO_PIN_SET);
 800068a:	897b      	ldrh	r3, [r7, #10]
 800068c:	2201      	movs	r2, #1
 800068e:	4619      	mov	r1, r3
 8000690:	68f8      	ldr	r0, [r7, #12]
 8000692:	f005 fb0f 	bl	8005cb4 <HAL_GPIO_WritePin>

    // Test SPI communication by powering up DAC
    if (DAC8551_PowerUp(hdac) != DAC8551_OK) {
 8000696:	6978      	ldr	r0, [r7, #20]
 8000698:	f000 f83d 	bl	8000716 <DAC8551_PowerUp>
 800069c:	4603      	mov	r3, r0
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d001      	beq.n	80006a6 <DAC8551_Init+0x76>
        return DAC8551_ERROR_SPI;
 80006a2:	2303      	movs	r3, #3
 80006a4:	e00f      	b.n	80006c6 <DAC8551_Init+0x96>
    }

    hdac->initialized = true;
 80006a6:	697b      	ldr	r3, [r7, #20]
 80006a8:	2201      	movs	r2, #1
 80006aa:	749a      	strb	r2, [r3, #18]

    // Set initial output to 0V
    if (DAC8551_WriteValue(hdac, 0) != DAC8551_OK) {
 80006ac:	2100      	movs	r1, #0
 80006ae:	6978      	ldr	r0, [r7, #20]
 80006b0:	f000 f80d 	bl	80006ce <DAC8551_WriteValue>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d004      	beq.n	80006c4 <DAC8551_Init+0x94>
    	hdac->initialized = false;
 80006ba:	697b      	ldr	r3, [r7, #20]
 80006bc:	2200      	movs	r2, #0
 80006be:	749a      	strb	r2, [r3, #18]
        return DAC8551_ERROR_SPI;
 80006c0:	2303      	movs	r3, #3
 80006c2:	e000      	b.n	80006c6 <DAC8551_Init+0x96>
    }

    return DAC8551_OK;
 80006c4:	2300      	movs	r3, #0
}
 80006c6:	4618      	mov	r0, r3
 80006c8:	3718      	adds	r7, #24
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bd80      	pop	{r7, pc}

080006ce <DAC8551_WriteValue>:
 * @param hdac: Pointer to DAC8551 handle
 * @param value: 16-bit DAC value (0-65535)
 * @retval DAC8551 status
 */
DAC8551_StatusTypeDef DAC8551_WriteValue(DAC8551_HandleTypeDef *hdac, uint16_t value)
{
 80006ce:	b580      	push	{r7, lr}
 80006d0:	b084      	sub	sp, #16
 80006d2:	af00      	add	r7, sp, #0
 80006d4:	6078      	str	r0, [r7, #4]
 80006d6:	460b      	mov	r3, r1
 80006d8:	807b      	strh	r3, [r7, #2]
    if (!DAC8551_ValidateHandle(hdac)) {
 80006da:	6878      	ldr	r0, [r7, #4]
 80006dc:	f000 f871 	bl	80007c2 <DAC8551_ValidateHandle>
 80006e0:	4603      	mov	r3, r0
 80006e2:	f083 0301 	eor.w	r3, r3, #1
 80006e6:	b2db      	uxtb	r3, r3
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d001      	beq.n	80006f0 <DAC8551_WriteValue+0x22>
        return DAC8551_ERROR_INVALID_PARAM;
 80006ec:	2302      	movs	r3, #2
 80006ee:	e00e      	b.n	800070e <DAC8551_WriteValue+0x40>
    }

    DAC8551_StatusTypeDef status = DAC8551_WriteCommand(hdac, DAC8551_CMD_WRITE_UPDATE, value);
 80006f0:	887b      	ldrh	r3, [r7, #2]
 80006f2:	461a      	mov	r2, r3
 80006f4:	2100      	movs	r1, #0
 80006f6:	6878      	ldr	r0, [r7, #4]
 80006f8:	f000 f820 	bl	800073c <DAC8551_WriteCommand>
 80006fc:	4603      	mov	r3, r0
 80006fe:	73fb      	strb	r3, [r7, #15]

    if (status == DAC8551_OK) {
 8000700:	7bfb      	ldrb	r3, [r7, #15]
 8000702:	2b00      	cmp	r3, #0
 8000704:	d102      	bne.n	800070c <DAC8551_WriteValue+0x3e>
        hdac->last_value = value;
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	887a      	ldrh	r2, [r7, #2]
 800070a:	821a      	strh	r2, [r3, #16]
    }

    return status;
 800070c:	7bfb      	ldrb	r3, [r7, #15]
}
 800070e:	4618      	mov	r0, r3
 8000710:	3710      	adds	r7, #16
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}

08000716 <DAC8551_PowerUp>:
 * @brief Power up DAC8551 (normal operation)
 * @param hdac: Pointer to DAC8551 handle
 * @retval DAC8551 status
 */
DAC8551_StatusTypeDef DAC8551_PowerUp(DAC8551_HandleTypeDef *hdac)
{
 8000716:	b580      	push	{r7, lr}
 8000718:	b082      	sub	sp, #8
 800071a:	af00      	add	r7, sp, #0
 800071c:	6078      	str	r0, [r7, #4]
    if (hdac == NULL) {
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	2b00      	cmp	r3, #0
 8000722:	d101      	bne.n	8000728 <DAC8551_PowerUp+0x12>
        return DAC8551_ERROR_INVALID_PARAM;
 8000724:	2302      	movs	r3, #2
 8000726:	e005      	b.n	8000734 <DAC8551_PowerUp+0x1e>
    }
    return DAC8551_WriteCommand(hdac, DAC8551_CMD_POWER_DOWN | DAC8551_PD_NORMAL, 0);
 8000728:	2200      	movs	r2, #0
 800072a:	2130      	movs	r1, #48	@ 0x30
 800072c:	6878      	ldr	r0, [r7, #4]
 800072e:	f000 f805 	bl	800073c <DAC8551_WriteCommand>
 8000732:	4603      	mov	r3, r0
}
 8000734:	4618      	mov	r0, r3
 8000736:	3708      	adds	r7, #8
 8000738:	46bd      	mov	sp, r7
 800073a:	bd80      	pop	{r7, pc}

0800073c <DAC8551_WriteCommand>:
 * @param command: Command byte
 * @param data: 16-bit data
 * @retval DAC8551 status
 */
static DAC8551_StatusTypeDef DAC8551_WriteCommand(DAC8551_HandleTypeDef *hdac, uint8_t command, uint16_t data)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b084      	sub	sp, #16
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
 8000744:	460b      	mov	r3, r1
 8000746:	70fb      	strb	r3, [r7, #3]
 8000748:	4613      	mov	r3, r2
 800074a:	803b      	strh	r3, [r7, #0]
    if (hdac == NULL || hdac->hspi == NULL || hdac->cs_port == NULL) {
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	2b00      	cmp	r3, #0
 8000750:	d007      	beq.n	8000762 <DAC8551_WriteCommand+0x26>
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	2b00      	cmp	r3, #0
 8000758:	d003      	beq.n	8000762 <DAC8551_WriteCommand+0x26>
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	685b      	ldr	r3, [r3, #4]
 800075e:	2b00      	cmp	r3, #0
 8000760:	d101      	bne.n	8000766 <DAC8551_WriteCommand+0x2a>
        return DAC8551_ERROR_INVALID_PARAM;
 8000762:	2302      	movs	r3, #2
 8000764:	e029      	b.n	80007ba <DAC8551_WriteCommand+0x7e>
    }

    uint8_t tx_data[3];

    // Prepare 24-bit command: 4-bit command + 4-bit don't care + 16-bit data
    tx_data[0] = command;              // Command byte
 8000766:	78fb      	ldrb	r3, [r7, #3]
 8000768:	733b      	strb	r3, [r7, #12]
    tx_data[1] = (data >> 8) & 0xFF;   // Data high byte
 800076a:	883b      	ldrh	r3, [r7, #0]
 800076c:	0a1b      	lsrs	r3, r3, #8
 800076e:	b29b      	uxth	r3, r3
 8000770:	b2db      	uxtb	r3, r3
 8000772:	737b      	strb	r3, [r7, #13]
    tx_data[2] = data & 0xFF;          // Data low byte
 8000774:	883b      	ldrh	r3, [r7, #0]
 8000776:	b2db      	uxtb	r3, r3
 8000778:	73bb      	strb	r3, [r7, #14]

    // Pull CS low
    HAL_GPIO_WritePin(hdac->cs_port, hdac->cs_pin, GPIO_PIN_RESET);
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	6858      	ldr	r0, [r3, #4]
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	891b      	ldrh	r3, [r3, #8]
 8000782:	2200      	movs	r2, #0
 8000784:	4619      	mov	r1, r3
 8000786:	f005 fa95 	bl	8005cb4 <HAL_GPIO_WritePin>

    // Send data
    HAL_StatusTypeDef status = HAL_SPI_Transmit(hdac->hspi, tx_data, 3, DAC8551_SPI_TIMEOUT);
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	6818      	ldr	r0, [r3, #0]
 800078e:	f107 010c 	add.w	r1, r7, #12
 8000792:	2364      	movs	r3, #100	@ 0x64
 8000794:	2203      	movs	r2, #3
 8000796:	f008 feca 	bl	800952e <HAL_SPI_Transmit>
 800079a:	4603      	mov	r3, r0
 800079c:	73fb      	strb	r3, [r7, #15]

    // Pull CS high
    HAL_GPIO_WritePin(hdac->cs_port, hdac->cs_pin, GPIO_PIN_SET);
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	6858      	ldr	r0, [r3, #4]
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	891b      	ldrh	r3, [r3, #8]
 80007a6:	2201      	movs	r2, #1
 80007a8:	4619      	mov	r1, r3
 80007aa:	f005 fa83 	bl	8005cb4 <HAL_GPIO_WritePin>

    // Convert HAL status to DAC8551 status
    return (status == HAL_OK) ? DAC8551_OK : DAC8551_ERROR_SPI;
 80007ae:	7bfb      	ldrb	r3, [r7, #15]
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d101      	bne.n	80007b8 <DAC8551_WriteCommand+0x7c>
 80007b4:	2300      	movs	r3, #0
 80007b6:	e000      	b.n	80007ba <DAC8551_WriteCommand+0x7e>
 80007b8:	2303      	movs	r3, #3
}
 80007ba:	4618      	mov	r0, r3
 80007bc:	3710      	adds	r7, #16
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}

080007c2 <DAC8551_ValidateHandle>:
 * @brief Validate DAC handle
 * @param hdac: Pointer to DAC8551 handle
 * @retval true if valid, false otherwise
 */
static bool DAC8551_ValidateHandle(DAC8551_HandleTypeDef *hdac)
{
 80007c2:	b480      	push	{r7}
 80007c4:	b083      	sub	sp, #12
 80007c6:	af00      	add	r7, sp, #0
 80007c8:	6078      	str	r0, [r7, #4]
    return (hdac != NULL && hdac->initialized && hdac->hspi != NULL &&
            hdac->cs_port != NULL && hdac->vref > 0.0f);
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d015      	beq.n	80007fc <DAC8551_ValidateHandle+0x3a>
    return (hdac != NULL && hdac->initialized && hdac->hspi != NULL &&
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	7c9b      	ldrb	r3, [r3, #18]
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d011      	beq.n	80007fc <DAC8551_ValidateHandle+0x3a>
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d00d      	beq.n	80007fc <DAC8551_ValidateHandle+0x3a>
            hdac->cs_port != NULL && hdac->vref > 0.0f);
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	685b      	ldr	r3, [r3, #4]
    return (hdac != NULL && hdac->initialized && hdac->hspi != NULL &&
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d009      	beq.n	80007fc <DAC8551_ValidateHandle+0x3a>
            hdac->cs_port != NULL && hdac->vref > 0.0f);
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	edd3 7a03 	vldr	s15, [r3, #12]
 80007ee:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80007f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80007f6:	dd01      	ble.n	80007fc <DAC8551_ValidateHandle+0x3a>
 80007f8:	2301      	movs	r3, #1
 80007fa:	e000      	b.n	80007fe <DAC8551_ValidateHandle+0x3c>
 80007fc:	2300      	movs	r3, #0
 80007fe:	f003 0301 	and.w	r3, r3, #1
 8000802:	b2db      	uxtb	r3, r3
}
 8000804:	4618      	mov	r0, r3
 8000806:	370c      	adds	r7, #12
 8000808:	46bd      	mov	sp, r7
 800080a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080e:	4770      	bx	lr

08000810 <eepromInit>:
#include "ee.h"
#include <string.h>
#include <stdio.h>
EE_Init_State eepromInit(EEprom_HandleTypeDef* EEprom_, I2C_HandleTypeDef* i2c_handel, uint8_t address,
		uint16_t mem_size, uint8_t mem_address_size, uint16_t page_size)
{
 8000810:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000814:	b089      	sub	sp, #36	@ 0x24
 8000816:	af00      	add	r7, sp, #0
 8000818:	60f8      	str	r0, [r7, #12]
 800081a:	60b9      	str	r1, [r7, #8]
 800081c:	4611      	mov	r1, r2
 800081e:	461a      	mov	r2, r3
 8000820:	460b      	mov	r3, r1
 8000822:	71fb      	strb	r3, [r7, #7]
 8000824:	4613      	mov	r3, r2
 8000826:	80bb      	strh	r3, [r7, #4]
 8000828:	466b      	mov	r3, sp
 800082a:	461e      	mov	r6, r3
	EEprom_->i2c_handel = i2c_handel;
 800082c:	68fb      	ldr	r3, [r7, #12]
 800082e:	68ba      	ldr	r2, [r7, #8]
 8000830:	601a      	str	r2, [r3, #0]
	EEprom_->address = address;
 8000832:	68fb      	ldr	r3, [r7, #12]
 8000834:	79fa      	ldrb	r2, [r7, #7]
 8000836:	711a      	strb	r2, [r3, #4]
	EEprom_->mem_size = mem_size;
 8000838:	68fb      	ldr	r3, [r7, #12]
 800083a:	88ba      	ldrh	r2, [r7, #4]
 800083c:	80da      	strh	r2, [r3, #6]
	EEprom_->mem_address_size = mem_address_size;
 800083e:	68fb      	ldr	r3, [r7, #12]
 8000840:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8000844:	721a      	strb	r2, [r3, #8]
	EEprom_->page_size = page_size;
 8000846:	68fb      	ldr	r3, [r7, #12]
 8000848:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800084c:	815a      	strh	r2, [r3, #10]

	uint8_t page[page_size];
 800084e:	f8b7 1044 	ldrh.w	r1, [r7, #68]	@ 0x44
 8000852:	460b      	mov	r3, r1
 8000854:	3b01      	subs	r3, #1
 8000856:	61bb      	str	r3, [r7, #24]
 8000858:	b28b      	uxth	r3, r1
 800085a:	2200      	movs	r2, #0
 800085c:	4698      	mov	r8, r3
 800085e:	4691      	mov	r9, r2
 8000860:	f04f 0200 	mov.w	r2, #0
 8000864:	f04f 0300 	mov.w	r3, #0
 8000868:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800086c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000870:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000874:	b28b      	uxth	r3, r1
 8000876:	2200      	movs	r2, #0
 8000878:	461c      	mov	r4, r3
 800087a:	4615      	mov	r5, r2
 800087c:	f04f 0200 	mov.w	r2, #0
 8000880:	f04f 0300 	mov.w	r3, #0
 8000884:	00eb      	lsls	r3, r5, #3
 8000886:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800088a:	00e2      	lsls	r2, r4, #3
 800088c:	460b      	mov	r3, r1
 800088e:	3307      	adds	r3, #7
 8000890:	08db      	lsrs	r3, r3, #3
 8000892:	00db      	lsls	r3, r3, #3
 8000894:	ebad 0d03 	sub.w	sp, sp, r3
 8000898:	466b      	mov	r3, sp
 800089a:	3300      	adds	r3, #0
 800089c:	617b      	str	r3, [r7, #20]
	uint16_t i;
	if(eepromReadPage(EEprom_, page, 0) != HAL_OK) return EE_ERROR;
 800089e:	2200      	movs	r2, #0
 80008a0:	6979      	ldr	r1, [r7, #20]
 80008a2:	68f8      	ldr	r0, [r7, #12]
 80008a4:	f000 f84c 	bl	8000940 <eepromReadPage>
 80008a8:	4603      	mov	r3, r0
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d001      	beq.n	80008b2 <eepromInit+0xa2>
 80008ae:	2301      	movs	r3, #1
 80008b0:	e012      	b.n	80008d8 <eepromInit+0xc8>
	for(i = 0; i < page_size; i++)
 80008b2:	2300      	movs	r3, #0
 80008b4:	83fb      	strh	r3, [r7, #30]
 80008b6:	e009      	b.n	80008cc <eepromInit+0xbc>
		if(page[i] != 0) return EE_NOT_FORMATTED;
 80008b8:	8bfb      	ldrh	r3, [r7, #30]
 80008ba:	697a      	ldr	r2, [r7, #20]
 80008bc:	5cd3      	ldrb	r3, [r2, r3]
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d001      	beq.n	80008c6 <eepromInit+0xb6>
 80008c2:	2302      	movs	r3, #2
 80008c4:	e008      	b.n	80008d8 <eepromInit+0xc8>
	for(i = 0; i < page_size; i++)
 80008c6:	8bfb      	ldrh	r3, [r7, #30]
 80008c8:	3301      	adds	r3, #1
 80008ca:	83fb      	strh	r3, [r7, #30]
 80008cc:	8bfa      	ldrh	r2, [r7, #30]
 80008ce:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80008d2:	429a      	cmp	r2, r3
 80008d4:	d3f0      	bcc.n	80008b8 <eepromInit+0xa8>

	return EE_OK;
 80008d6:	2300      	movs	r3, #0
 80008d8:	46b5      	mov	sp, r6
}
 80008da:	4618      	mov	r0, r3
 80008dc:	3724      	adds	r7, #36	@ 0x24
 80008de:	46bd      	mov	sp, r7
 80008e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080008e4 <eepromWritePage>:

HAL_StatusTypeDef eepromWritePage(EEprom_HandleTypeDef *eeprom, uint8_t *pData, uint16_t page) {
 80008e4:	b5b0      	push	{r4, r5, r7, lr}
 80008e6:	b08a      	sub	sp, #40	@ 0x28
 80008e8:	af04      	add	r7, sp, #16
 80008ea:	60f8      	str	r0, [r7, #12]
 80008ec:	60b9      	str	r1, [r7, #8]
 80008ee:	4613      	mov	r3, r2
 80008f0:	80fb      	strh	r3, [r7, #6]
    uint16_t mem_address = page * eeprom->page_size;
 80008f2:	68fb      	ldr	r3, [r7, #12]
 80008f4:	895b      	ldrh	r3, [r3, #10]
 80008f6:	88fa      	ldrh	r2, [r7, #6]
 80008f8:	fb12 f303 	smulbb	r3, r2, r3
 80008fc:	82fb      	strh	r3, [r7, #22]
    HAL_StatusTypeDef status;

    status = HAL_I2C_Mem_Write(eeprom->i2c_handel, eeprom->address, mem_address,
 80008fe:	68fb      	ldr	r3, [r7, #12]
 8000900:	6818      	ldr	r0, [r3, #0]
 8000902:	68fb      	ldr	r3, [r7, #12]
 8000904:	791b      	ldrb	r3, [r3, #4]
 8000906:	461c      	mov	r4, r3
            eeprom->mem_address_size, pData, eeprom->page_size, 100);
 8000908:	68fb      	ldr	r3, [r7, #12]
 800090a:	7a1b      	ldrb	r3, [r3, #8]
    status = HAL_I2C_Mem_Write(eeprom->i2c_handel, eeprom->address, mem_address,
 800090c:	461d      	mov	r5, r3
 800090e:	68fb      	ldr	r3, [r7, #12]
 8000910:	895b      	ldrh	r3, [r3, #10]
 8000912:	8afa      	ldrh	r2, [r7, #22]
 8000914:	2164      	movs	r1, #100	@ 0x64
 8000916:	9102      	str	r1, [sp, #8]
 8000918:	9301      	str	r3, [sp, #4]
 800091a:	68bb      	ldr	r3, [r7, #8]
 800091c:	9300      	str	r3, [sp, #0]
 800091e:	462b      	mov	r3, r5
 8000920:	4621      	mov	r1, r4
 8000922:	f005 fa95 	bl	8005e50 <HAL_I2C_Mem_Write>
 8000926:	4603      	mov	r3, r0
 8000928:	757b      	strb	r3, [r7, #21]

    if(status == HAL_OK) {
 800092a:	7d7b      	ldrb	r3, [r7, #21]
 800092c:	2b00      	cmp	r3, #0
 800092e:	d102      	bne.n	8000936 <eepromWritePage+0x52>
        HAL_Delay(10);  // Задержка для записи EEPROM
 8000930:	200a      	movs	r0, #10
 8000932:	f001 fdc5 	bl	80024c0 <HAL_Delay>
    }
    //printf("stat %d\n", status);
    return status;
 8000936:	7d7b      	ldrb	r3, [r7, #21]
}
 8000938:	4618      	mov	r0, r3
 800093a:	3718      	adds	r7, #24
 800093c:	46bd      	mov	sp, r7
 800093e:	bdb0      	pop	{r4, r5, r7, pc}

08000940 <eepromReadPage>:

HAL_StatusTypeDef eepromReadPage(EEprom_HandleTypeDef *eeprom, uint8_t *pData, uint16_t page) {
 8000940:	b5b0      	push	{r4, r5, r7, lr}
 8000942:	b08a      	sub	sp, #40	@ 0x28
 8000944:	af04      	add	r7, sp, #16
 8000946:	60f8      	str	r0, [r7, #12]
 8000948:	60b9      	str	r1, [r7, #8]
 800094a:	4613      	mov	r3, r2
 800094c:	80fb      	strh	r3, [r7, #6]
	uint16_t mem_address = page * eeprom->page_size;
 800094e:	68fb      	ldr	r3, [r7, #12]
 8000950:	895b      	ldrh	r3, [r3, #10]
 8000952:	88fa      	ldrh	r2, [r7, #6]
 8000954:	fb12 f303 	smulbb	r3, r2, r3
 8000958:	82fb      	strh	r3, [r7, #22]
	return HAL_I2C_Mem_Read(eeprom->i2c_handel, eeprom->address, mem_address,
 800095a:	68fb      	ldr	r3, [r7, #12]
 800095c:	6818      	ldr	r0, [r3, #0]
 800095e:	68fb      	ldr	r3, [r7, #12]
 8000960:	791b      	ldrb	r3, [r3, #4]
 8000962:	461c      	mov	r4, r3
			eeprom->mem_address_size, pData, eeprom->page_size, 20);
 8000964:	68fb      	ldr	r3, [r7, #12]
 8000966:	7a1b      	ldrb	r3, [r3, #8]
	return HAL_I2C_Mem_Read(eeprom->i2c_handel, eeprom->address, mem_address,
 8000968:	461d      	mov	r5, r3
 800096a:	68fb      	ldr	r3, [r7, #12]
 800096c:	895b      	ldrh	r3, [r3, #10]
 800096e:	8afa      	ldrh	r2, [r7, #22]
 8000970:	2114      	movs	r1, #20
 8000972:	9102      	str	r1, [sp, #8]
 8000974:	9301      	str	r3, [sp, #4]
 8000976:	68bb      	ldr	r3, [r7, #8]
 8000978:	9300      	str	r3, [sp, #0]
 800097a:	462b      	mov	r3, r5
 800097c:	4621      	mov	r1, r4
 800097e:	f005 fb7b 	bl	8006078 <HAL_I2C_Mem_Read>
 8000982:	4603      	mov	r3, r0
}
 8000984:	4618      	mov	r0, r3
 8000986:	3718      	adds	r7, #24
 8000988:	46bd      	mov	sp, r7
 800098a:	bdb0      	pop	{r4, r5, r7, pc}

0800098c <eepromFormat>:
	if( size > eeprom->page_size) return HAL_ERROR;
	return HAL_I2C_Mem_Read(eeprom->i2c_handel, eeprom->address, mem_address,
			eeprom->mem_address_size, pData, size, 20);
}

HAL_StatusTypeDef eepromFormat(EEprom_HandleTypeDef *eeprom){
 800098c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000990:	b087      	sub	sp, #28
 8000992:	af00      	add	r7, sp, #0
 8000994:	6078      	str	r0, [r7, #4]
 8000996:	466b      	mov	r3, sp
 8000998:	461e      	mov	r6, r3
	HAL_StatusTypeDef status = HAL_OK;
 800099a:	2300      	movs	r3, #0
 800099c:	75fb      	strb	r3, [r7, #23]
	uint8_t data[eeprom->page_size];
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	8959      	ldrh	r1, [r3, #10]
 80009a2:	460b      	mov	r3, r1
 80009a4:	3b01      	subs	r3, #1
 80009a6:	613b      	str	r3, [r7, #16]
 80009a8:	b28b      	uxth	r3, r1
 80009aa:	2200      	movs	r2, #0
 80009ac:	4698      	mov	r8, r3
 80009ae:	4691      	mov	r9, r2
 80009b0:	f04f 0200 	mov.w	r2, #0
 80009b4:	f04f 0300 	mov.w	r3, #0
 80009b8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80009bc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80009c0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80009c4:	b28b      	uxth	r3, r1
 80009c6:	2200      	movs	r2, #0
 80009c8:	461c      	mov	r4, r3
 80009ca:	4615      	mov	r5, r2
 80009cc:	f04f 0200 	mov.w	r2, #0
 80009d0:	f04f 0300 	mov.w	r3, #0
 80009d4:	00eb      	lsls	r3, r5, #3
 80009d6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80009da:	00e2      	lsls	r2, r4, #3
 80009dc:	460b      	mov	r3, r1
 80009de:	3307      	adds	r3, #7
 80009e0:	08db      	lsrs	r3, r3, #3
 80009e2:	00db      	lsls	r3, r3, #3
 80009e4:	ebad 0d03 	sub.w	sp, sp, r3
 80009e8:	466b      	mov	r3, sp
 80009ea:	3300      	adds	r3, #0
 80009ec:	60fb      	str	r3, [r7, #12]
	memset(data, 0, eeprom->page_size);
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	895b      	ldrh	r3, [r3, #10]
 80009f2:	461a      	mov	r2, r3
 80009f4:	2100      	movs	r1, #0
 80009f6:	68f8      	ldr	r0, [r7, #12]
 80009f8:	f00e faca 	bl	800ef90 <memset>
	for(uint16_t i = 0; i < eeprom->page_size; i++){
 80009fc:	2300      	movs	r3, #0
 80009fe:	82bb      	strh	r3, [r7, #20]
 8000a00:	e012      	b.n	8000a28 <eepromFormat+0x9c>
		status = eepromWritePage(eeprom, data, i);
 8000a02:	8abb      	ldrh	r3, [r7, #20]
 8000a04:	461a      	mov	r2, r3
 8000a06:	68f9      	ldr	r1, [r7, #12]
 8000a08:	6878      	ldr	r0, [r7, #4]
 8000a0a:	f7ff ff6b 	bl	80008e4 <eepromWritePage>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	75fb      	strb	r3, [r7, #23]
		HAL_Delay(10);
 8000a12:	200a      	movs	r0, #10
 8000a14:	f001 fd54 	bl	80024c0 <HAL_Delay>
		//printf("ee_stat "); printbyte(status);
		if(status != HAL_OK) return status;
 8000a18:	7dfb      	ldrb	r3, [r7, #23]
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d001      	beq.n	8000a22 <eepromFormat+0x96>
 8000a1e:	7dfb      	ldrb	r3, [r7, #23]
 8000a20:	e008      	b.n	8000a34 <eepromFormat+0xa8>
	for(uint16_t i = 0; i < eeprom->page_size; i++){
 8000a22:	8abb      	ldrh	r3, [r7, #20]
 8000a24:	3301      	adds	r3, #1
 8000a26:	82bb      	strh	r3, [r7, #20]
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	895b      	ldrh	r3, [r3, #10]
 8000a2c:	8aba      	ldrh	r2, [r7, #20]
 8000a2e:	429a      	cmp	r2, r3
 8000a30:	d3e7      	bcc.n	8000a02 <eepromFormat+0x76>
	}
	return status;
 8000a32:	7dfb      	ldrb	r3, [r7, #23]
 8000a34:	46b5      	mov	sp, r6
}
 8000a36:	4618      	mov	r0, r3
 8000a38:	371c      	adds	r7, #28
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08000a40 <HAL_FDCAN_RxFifo0Callback>:
    // Check and recover FDCAN bus state after execution
    //CAN_CheckAndRecover();
}

// Callback for receiving data through FDCAN
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs) {
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b082      	sub	sp, #8
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
 8000a48:	6039      	str	r1, [r7, #0]

    // Check for new message in FIFO0
    if ((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != RESET) {
 8000a4a:	683b      	ldr	r3, [r7, #0]
 8000a4c:	f003 0301 	and.w	r3, r3, #1
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d022      	beq.n	8000a9a <HAL_FDCAN_RxFifo0Callback+0x5a>
        if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &RxHeader, rx_data) == HAL_OK) {
 8000a54:	4b13      	ldr	r3, [pc, #76]	@ (8000aa4 <HAL_FDCAN_RxFifo0Callback+0x64>)
 8000a56:	4a14      	ldr	r2, [pc, #80]	@ (8000aa8 <HAL_FDCAN_RxFifo0Callback+0x68>)
 8000a58:	2140      	movs	r1, #64	@ 0x40
 8000a5a:	6878      	ldr	r0, [r7, #4]
 8000a5c:	f004 fb78 	bl	8005150 <HAL_FDCAN_GetRxMessage>
 8000a60:	4603      	mov	r3, r0
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d119      	bne.n	8000a9a <HAL_FDCAN_RxFifo0Callback+0x5a>
            if (RxHeader.DataLength == FDCAN_DLC_BYTES_64) {//HAL_GPIO_TogglePin(GREEN_GPIO_Port, GREEN_Pin);
 8000a66:	4b10      	ldr	r3, [pc, #64]	@ (8000aa8 <HAL_FDCAN_RxFifo0Callback+0x68>)
 8000a68:	68db      	ldr	r3, [r3, #12]
 8000a6a:	2b0f      	cmp	r3, #15
 8000a6c:	d10c      	bne.n	8000a88 <HAL_FDCAN_RxFifo0Callback+0x48>
                CAN_LOG("64-byte packet received: ID=0x%03X\n", RxHeader.Identifier);
 8000a6e:	4b0e      	ldr	r3, [pc, #56]	@ (8000aa8 <HAL_FDCAN_RxFifo0Callback+0x68>)
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	4619      	mov	r1, r3
 8000a74:	480d      	ldr	r0, [pc, #52]	@ (8000aac <HAL_FDCAN_RxFifo0Callback+0x6c>)
 8000a76:	f00e f943 	bl	800ed00 <iprintf>
 8000a7a:	4b0d      	ldr	r3, [pc, #52]	@ (8000ab0 <HAL_FDCAN_RxFifo0Callback+0x70>)
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	689b      	ldr	r3, [r3, #8]
 8000a80:	4618      	mov	r0, r3
 8000a82:	f00e f867 	bl	800eb54 <fflush>
            } else {
                CAN_LOG("Invalid packet length received\n");
            }
        }
    }
}
 8000a86:	e008      	b.n	8000a9a <HAL_FDCAN_RxFifo0Callback+0x5a>
                CAN_LOG("Invalid packet length received\n");
 8000a88:	480a      	ldr	r0, [pc, #40]	@ (8000ab4 <HAL_FDCAN_RxFifo0Callback+0x74>)
 8000a8a:	f00e f9a1 	bl	800edd0 <puts>
 8000a8e:	4b08      	ldr	r3, [pc, #32]	@ (8000ab0 <HAL_FDCAN_RxFifo0Callback+0x70>)
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	689b      	ldr	r3, [r3, #8]
 8000a94:	4618      	mov	r0, r3
 8000a96:	f00e f85d 	bl	800eb54 <fflush>
}
 8000a9a:	bf00      	nop
 8000a9c:	3708      	adds	r7, #8
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	bf00      	nop
 8000aa4:	20000254 	.word	0x20000254
 8000aa8:	2000022c 	.word	0x2000022c
 8000aac:	0800f994 	.word	0x0800f994
 8000ab0:	2000019c 	.word	0x2000019c
 8000ab4:	0800f9b8 	.word	0x0800f9b8

08000ab8 <HAL_FDCAN_ErrorStatusCallback>:

void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs){HAL_GPIO_TogglePin(GREEN_GPIO_Port, GREEN_Pin);
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b082      	sub	sp, #8
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
 8000ac0:	6039      	str	r1, [r7, #0]
 8000ac2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000ac6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000aca:	f005 f90b 	bl	8005ce4 <HAL_GPIO_TogglePin>

}
 8000ace:	bf00      	nop
 8000ad0:	3708      	adds	r7, #8
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	bd80      	pop	{r7, pc}
	...

08000ad8 <HAL_FDCAN_ErrorCallback>:

// Callback for notifying FDCAN transmission errors
void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan) {HAL_GPIO_TogglePin(RED_GPIO_Port, RED_Pin);
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b088      	sub	sp, #32
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
 8000ae0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000ae4:	4822      	ldr	r0, [pc, #136]	@ (8000b70 <HAL_FDCAN_ErrorCallback+0x98>)
 8000ae6:	f005 f8fd 	bl	8005ce4 <HAL_GPIO_TogglePin>
    uint32_t error_flags = HAL_FDCAN_GetError(hfdcan);
 8000aea:	6878      	ldr	r0, [r7, #4]
 8000aec:	f004 fefe 	bl	80058ec <HAL_FDCAN_GetError>
 8000af0:	61f8      	str	r0, [r7, #28]

    // Logging detected errors
    CAN_LOG("FDCAN error callback triggered, flags: 0x%08X\n", error_flags);
 8000af2:	69f9      	ldr	r1, [r7, #28]
 8000af4:	481f      	ldr	r0, [pc, #124]	@ (8000b74 <HAL_FDCAN_ErrorCallback+0x9c>)
 8000af6:	f00e f903 	bl	800ed00 <iprintf>
 8000afa:	4b1f      	ldr	r3, [pc, #124]	@ (8000b78 <HAL_FDCAN_ErrorCallback+0xa0>)
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	689b      	ldr	r3, [r3, #8]
 8000b00:	4618      	mov	r0, r3
 8000b02:	f00e f827 	bl	800eb54 <fflush>

    // Clear error flags to recover
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, error_flags);
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	69fa      	ldr	r2, [r7, #28]
 8000b0c:	651a      	str	r2, [r3, #80]	@ 0x50

    // Retrieve and log the current error counters
    FDCAN_ErrorCountersTypeDef errors;
    HAL_FDCAN_GetErrorCounters(hfdcan, &errors);
 8000b0e:	f107 030c 	add.w	r3, r7, #12
 8000b12:	4619      	mov	r1, r3
 8000b14:	6878      	ldr	r0, [r7, #4]
 8000b16:	f004 fc23 	bl	8005360 <HAL_FDCAN_GetErrorCounters>

    CAN_LOG("FDCAN Error Counters - Tx Errors: %d, Rx Errors: %d\n", errors.TxErrorCnt, errors.RxErrorCnt);
 8000b1a:	68fb      	ldr	r3, [r7, #12]
 8000b1c:	693a      	ldr	r2, [r7, #16]
 8000b1e:	4619      	mov	r1, r3
 8000b20:	4816      	ldr	r0, [pc, #88]	@ (8000b7c <HAL_FDCAN_ErrorCallback+0xa4>)
 8000b22:	f00e f8ed 	bl	800ed00 <iprintf>
 8000b26:	4b14      	ldr	r3, [pc, #80]	@ (8000b78 <HAL_FDCAN_ErrorCallback+0xa0>)
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	689b      	ldr	r3, [r3, #8]
 8000b2c:	4618      	mov	r0, r3
 8000b2e:	f00e f811 	bl	800eb54 <fflush>

    // Check if Transmission Error Counter exceeds the threshold
    if (errors.TxErrorCnt >= can_tx_manager.tec_threshold) {
 8000b32:	68fa      	ldr	r2, [r7, #12]
 8000b34:	4b12      	ldr	r3, [pc, #72]	@ (8000b80 <HAL_FDCAN_ErrorCallback+0xa8>)
 8000b36:	685b      	ldr	r3, [r3, #4]
 8000b38:	429a      	cmp	r2, r3
 8000b3a:	d314      	bcc.n	8000b66 <HAL_FDCAN_ErrorCallback+0x8e>
        CAN_LOG("Error threshold exceeded. Recovering CAN bus...\n");
 8000b3c:	4811      	ldr	r0, [pc, #68]	@ (8000b84 <HAL_FDCAN_ErrorCallback+0xac>)
 8000b3e:	f00e f947 	bl	800edd0 <puts>
 8000b42:	4b0d      	ldr	r3, [pc, #52]	@ (8000b78 <HAL_FDCAN_ErrorCallback+0xa0>)
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	689b      	ldr	r3, [r3, #8]
 8000b48:	4618      	mov	r0, r3
 8000b4a:	f00e f803 	bl	800eb54 <fflush>
        HAL_FDCAN_Stop(hfdcan);  // Stop the FDCAN module
 8000b4e:	6878      	ldr	r0, [r7, #4]
 8000b50:	f004 fa8e 	bl	8005070 <HAL_FDCAN_Stop>
        HAL_FDCAN_Start(hfdcan);  // Restart the FDCAN module
 8000b54:	6878      	ldr	r0, [r7, #4]
 8000b56:	f004 fa63 	bl	8005020 <HAL_FDCAN_Start>
        can_tx_manager.transmission_enabled = 1;  // Re-enable transmission
 8000b5a:	4b09      	ldr	r3, [pc, #36]	@ (8000b80 <HAL_FDCAN_ErrorCallback+0xa8>)
 8000b5c:	2201      	movs	r2, #1
 8000b5e:	721a      	strb	r2, [r3, #8]
        can_tx_manager.current_retries = 0;    // Reset retry attempts
 8000b60:	4b07      	ldr	r3, [pc, #28]	@ (8000b80 <HAL_FDCAN_ErrorCallback+0xa8>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	701a      	strb	r2, [r3, #0]
    }
}
 8000b66:	bf00      	nop
 8000b68:	3720      	adds	r7, #32
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	bf00      	nop
 8000b70:	48000800 	.word	0x48000800
 8000b74:	0800f9d8 	.word	0x0800f9d8
 8000b78:	2000019c 	.word	0x2000019c
 8000b7c:	0800fa08 	.word	0x0800fa08
 8000b80:	20000000 	.word	0x20000000
 8000b84:	0800fa40 	.word	0x0800fa40

08000b88 <FDCAN_Init>:

// Initialization of FDCAN with filters and notifications
void FDCAN_Init(void) {
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b086      	sub	sp, #24
 8000b8c:	af00      	add	r7, sp, #0
    // Configure TX header with default parameters
    TxHeader.Identifier = 0x123;  // Example message ID
 8000b8e:	4b36      	ldr	r3, [pc, #216]	@ (8000c68 <FDCAN_Init+0xe0>)
 8000b90:	f240 1223 	movw	r2, #291	@ 0x123
 8000b94:	601a      	str	r2, [r3, #0]
    TxHeader.IdType = FDCAN_STANDARD_ID;
 8000b96:	4b34      	ldr	r3, [pc, #208]	@ (8000c68 <FDCAN_Init+0xe0>)
 8000b98:	2200      	movs	r2, #0
 8000b9a:	605a      	str	r2, [r3, #4]
    TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 8000b9c:	4b32      	ldr	r3, [pc, #200]	@ (8000c68 <FDCAN_Init+0xe0>)
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	609a      	str	r2, [r3, #8]
    TxHeader.DataLength = FDCAN_DLC_BYTES_64;  // Fixed data length
 8000ba2:	4b31      	ldr	r3, [pc, #196]	@ (8000c68 <FDCAN_Init+0xe0>)
 8000ba4:	220f      	movs	r2, #15
 8000ba6:	60da      	str	r2, [r3, #12]
    TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8000ba8:	4b2f      	ldr	r3, [pc, #188]	@ (8000c68 <FDCAN_Init+0xe0>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	611a      	str	r2, [r3, #16]
    TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 8000bae:	4b2e      	ldr	r3, [pc, #184]	@ (8000c68 <FDCAN_Init+0xe0>)
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	615a      	str	r2, [r3, #20]
    TxHeader.FDFormat = FDCAN_FD_CAN;
 8000bb4:	4b2c      	ldr	r3, [pc, #176]	@ (8000c68 <FDCAN_Init+0xe0>)
 8000bb6:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000bba:	619a      	str	r2, [r3, #24]
    TxHeader.TxEventFifoControl = FDCAN_STORE_TX_EVENTS;
 8000bbc:	4b2a      	ldr	r3, [pc, #168]	@ (8000c68 <FDCAN_Init+0xe0>)
 8000bbe:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8000bc2:	61da      	str	r2, [r3, #28]
    TxHeader.MessageMarker = 0;
 8000bc4:	4b28      	ldr	r3, [pc, #160]	@ (8000c68 <FDCAN_Init+0xe0>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	621a      	str	r2, [r3, #32]

    // Set filters for receiving only specific IDs
    FDCAN_FilterTypeDef sFilterConfig;
    sFilterConfig.IdType = FDCAN_STANDARD_ID;              // Standard ID filtering
 8000bca:	2300      	movs	r3, #0
 8000bcc:	603b      	str	r3, [r7, #0]
    sFilterConfig.FilterIndex = 0;                         // Filter index
 8000bce:	2300      	movs	r3, #0
 8000bd0:	607b      	str	r3, [r7, #4]
    sFilterConfig.FilterType = FDCAN_FILTER_MASK;          // Mask-based filter configuration
 8000bd2:	2302      	movs	r3, #2
 8000bd4:	60bb      	str	r3, [r7, #8]
    sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;  // Route data to FIFO0
 8000bd6:	2301      	movs	r3, #1
 8000bd8:	60fb      	str	r3, [r7, #12]
    sFilterConfig.FilterID1 = 0x123;                       // Example ID to filter
 8000bda:	f240 1323 	movw	r3, #291	@ 0x123
 8000bde:	613b      	str	r3, [r7, #16]
    sFilterConfig.FilterID2 = 0x7FF;                       // Mask allowing all IDs
 8000be0:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000be4:	617b      	str	r3, [r7, #20]

    // Apply the filter configuration
    if (HAL_FDCAN_ConfigFilter(&can_port, &sFilterConfig) != HAL_OK) {
 8000be6:	463b      	mov	r3, r7
 8000be8:	4619      	mov	r1, r3
 8000bea:	4820      	ldr	r0, [pc, #128]	@ (8000c6c <FDCAN_Init+0xe4>)
 8000bec:	f004 f9be 	bl	8004f6c <HAL_FDCAN_ConfigFilter>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d00a      	beq.n	8000c0c <FDCAN_Init+0x84>
        CAN_LOG("Error configuring FDCAN filter\n");
 8000bf6:	481e      	ldr	r0, [pc, #120]	@ (8000c70 <FDCAN_Init+0xe8>)
 8000bf8:	f00e f8ea 	bl	800edd0 <puts>
 8000bfc:	4b1d      	ldr	r3, [pc, #116]	@ (8000c74 <FDCAN_Init+0xec>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	689b      	ldr	r3, [r3, #8]
 8000c02:	4618      	mov	r0, r3
 8000c04:	f00d ffa6 	bl	800eb54 <fflush>
        Error_Handler();
 8000c08:	f000 fe1a 	bl	8001840 <Error_Handler>
    }

    // Enable the FDCAN module
    if (HAL_FDCAN_Start(&can_port) != HAL_OK) {
 8000c0c:	4817      	ldr	r0, [pc, #92]	@ (8000c6c <FDCAN_Init+0xe4>)
 8000c0e:	f004 fa07 	bl	8005020 <HAL_FDCAN_Start>
 8000c12:	4603      	mov	r3, r0
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d00a      	beq.n	8000c2e <FDCAN_Init+0xa6>
        CAN_LOG("Error starting FDCAN\n");
 8000c18:	4817      	ldr	r0, [pc, #92]	@ (8000c78 <FDCAN_Init+0xf0>)
 8000c1a:	f00e f8d9 	bl	800edd0 <puts>
 8000c1e:	4b15      	ldr	r3, [pc, #84]	@ (8000c74 <FDCAN_Init+0xec>)
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	689b      	ldr	r3, [r3, #8]
 8000c24:	4618      	mov	r0, r3
 8000c26:	f00d ff95 	bl	800eb54 <fflush>
        Error_Handler();
 8000c2a:	f000 fe09 	bl	8001840 <Error_Handler>
    }

    HAL_FDCAN_ConfigInterruptLines(&can_port, FDCAN_IT_BUS_OFF, FDCAN_INTERRUPT_LINE0);
 8000c2e:	2201      	movs	r2, #1
 8000c30:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 8000c34:	480d      	ldr	r0, [pc, #52]	@ (8000c6c <FDCAN_Init+0xe4>)
 8000c36:	f004 fbb8 	bl	80053aa <HAL_FDCAN_ConfigInterruptLines>

    // Activate reception notification for FIFO0
    if (HAL_FDCAN_ActivateNotification(&can_port, FDCAN_IT_RX_FIFO0_NEW_MESSAGE | FDCAN_IT_ERROR_WARNING | FDCAN_IT_BUS_OFF, 0) != HAL_OK) {
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	490f      	ldr	r1, [pc, #60]	@ (8000c7c <FDCAN_Init+0xf4>)
 8000c3e:	480b      	ldr	r0, [pc, #44]	@ (8000c6c <FDCAN_Init+0xe4>)
 8000c40:	f004 fbe7 	bl	8005412 <HAL_FDCAN_ActivateNotification>
 8000c44:	4603      	mov	r3, r0
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d00a      	beq.n	8000c60 <FDCAN_Init+0xd8>
        CAN_LOG("Error enabling reception notifications\n");
 8000c4a:	480d      	ldr	r0, [pc, #52]	@ (8000c80 <FDCAN_Init+0xf8>)
 8000c4c:	f00e f8c0 	bl	800edd0 <puts>
 8000c50:	4b08      	ldr	r3, [pc, #32]	@ (8000c74 <FDCAN_Init+0xec>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	689b      	ldr	r3, [r3, #8]
 8000c56:	4618      	mov	r0, r3
 8000c58:	f00d ff7c 	bl	800eb54 <fflush>
        Error_Handler();
 8000c5c:	f000 fdf0 	bl	8001840 <Error_Handler>
    }
//    HAL_FDCAN_ActivateNotification(&can_port, FDCAN_IT_BUS_OFF, 0);

    //HAL_FDCAN_ActivateNotification(&can_port, FDCAN_IT_BUS_OFF, 0);
}
 8000c60:	bf00      	nop
 8000c62:	3718      	adds	r7, #24
 8000c64:	46bd      	mov	sp, r7
 8000c66:	bd80      	pop	{r7, pc}
 8000c68:	20000208 	.word	0x20000208
 8000c6c:	2000054c 	.word	0x2000054c
 8000c70:	0800fa70 	.word	0x0800fa70
 8000c74:	2000019c 	.word	0x2000019c
 8000c78:	0800fa90 	.word	0x0800fa90
 8000c7c:	000c0001 	.word	0x000c0001
 8000c80:	0800faa8 	.word	0x0800faa8

08000c84 <BSP_SPI1_Init>:
/**
  * @brief  Initializes SPI HAL.
  * @retval BSP status
  */
int32_t BSP_SPI1_Init(void)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b082      	sub	sp, #8
 8000c88:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	607b      	str	r3, [r7, #4]

  hspi1.Instance  = SPI1;
 8000c8e:	4b12      	ldr	r3, [pc, #72]	@ (8000cd8 <BSP_SPI1_Init+0x54>)
 8000c90:	4a12      	ldr	r2, [pc, #72]	@ (8000cdc <BSP_SPI1_Init+0x58>)
 8000c92:	601a      	str	r2, [r3, #0]

  if(SPI1InitCounter++ == 0)
 8000c94:	4b12      	ldr	r3, [pc, #72]	@ (8000ce0 <BSP_SPI1_Init+0x5c>)
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	1c5a      	adds	r2, r3, #1
 8000c9a:	4911      	ldr	r1, [pc, #68]	@ (8000ce0 <BSP_SPI1_Init+0x5c>)
 8000c9c:	600a      	str	r2, [r1, #0]
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d114      	bne.n	8000ccc <BSP_SPI1_Init+0x48>
  {
    if (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_RESET)
 8000ca2:	480d      	ldr	r0, [pc, #52]	@ (8000cd8 <BSP_SPI1_Init+0x54>)
 8000ca4:	f008 fec4 	bl	8009a30 <HAL_SPI_GetState>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d10e      	bne.n	8000ccc <BSP_SPI1_Init+0x48>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0U)
        /* Init the SPI Msp */
        SPI1_MspInit(&hspi1);
 8000cae:	480a      	ldr	r0, [pc, #40]	@ (8000cd8 <BSP_SPI1_Init+0x54>)
 8000cb0:	f000 f85a 	bl	8000d68 <SPI1_MspInit>
            {
                return BSP_ERROR_MSP_FAILURE;
            }
        }
#endif
        if(ret == BSP_ERROR_NONE)
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d108      	bne.n	8000ccc <BSP_SPI1_Init+0x48>
        {
            /* Init the SPI */
            if (MX_SPI1_Init(&hspi1) != HAL_OK)
 8000cba:	4807      	ldr	r0, [pc, #28]	@ (8000cd8 <BSP_SPI1_Init+0x54>)
 8000cbc:	f000 f812 	bl	8000ce4 <MX_SPI1_Init>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d002      	beq.n	8000ccc <BSP_SPI1_Init+0x48>
            {
                ret = BSP_ERROR_BUS_FAILURE;
 8000cc6:	f06f 0307 	mvn.w	r3, #7
 8000cca:	607b      	str	r3, [r7, #4]
            }
        }
    }
  }

  return ret;
 8000ccc:	687b      	ldr	r3, [r7, #4]
}
 8000cce:	4618      	mov	r0, r3
 8000cd0:	3708      	adds	r7, #8
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	bd80      	pop	{r7, pc}
 8000cd6:	bf00      	nop
 8000cd8:	20000294 	.word	0x20000294
 8000cdc:	40013000 	.word	0x40013000
 8000ce0:	200002f8 	.word	0x200002f8

08000ce4 <MX_SPI1_Init>:
}

/* SPI1 init function */

__weak HAL_StatusTypeDef MX_SPI1_Init(SPI_HandleTypeDef* hspi)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b084      	sub	sp, #16
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8000cec:	2300      	movs	r3, #0
 8000cee:	73fb      	strb	r3, [r7, #15]

  hspi->Instance = SPI1;
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	4a1c      	ldr	r2, [pc, #112]	@ (8000d64 <MX_SPI1_Init+0x80>)
 8000cf4:	601a      	str	r2, [r3, #0]
  hspi->Init.Mode = SPI_MODE_MASTER;
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000cfc:	605a      	str	r2, [r3, #4]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	2200      	movs	r2, #0
 8000d02:	609a      	str	r2, [r3, #8]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000d0a:	60da      	str	r2, [r3, #12]
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	2200      	movs	r2, #0
 8000d10:	611a      	str	r2, [r3, #16]
  hspi->Init.CLKPhase = SPI_PHASE_1EDGE;
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	2200      	movs	r2, #0
 8000d16:	615a      	str	r2, [r3, #20]
  hspi->Init.NSS = SPI_NSS_SOFT;
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000d1e:	619a      	str	r2, [r3, #24]
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	2220      	movs	r2, #32
 8000d24:	61da      	str	r2, [r3, #28]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	2200      	movs	r2, #0
 8000d2a:	621a      	str	r2, [r3, #32]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	2200      	movs	r2, #0
 8000d30:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	2200      	movs	r2, #0
 8000d36:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi->Init.CRCPolynomial = 7;
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	2207      	movs	r2, #7
 8000d3c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	2200      	movs	r2, #0
 8000d42:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	2208      	movs	r2, #8
 8000d48:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(hspi) != HAL_OK)
 8000d4a:	6878      	ldr	r0, [r7, #4]
 8000d4c:	f008 fb3a 	bl	80093c4 <HAL_SPI_Init>
 8000d50:	4603      	mov	r3, r0
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d001      	beq.n	8000d5a <MX_SPI1_Init+0x76>
  {
    ret = HAL_ERROR;
 8000d56:	2301      	movs	r3, #1
 8000d58:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8000d5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	3710      	adds	r7, #16
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bd80      	pop	{r7, pc}
 8000d64:	40013000 	.word	0x40013000

08000d68 <SPI1_MspInit>:

static void SPI1_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b08a      	sub	sp, #40	@ 0x28
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000d70:	4b29      	ldr	r3, [pc, #164]	@ (8000e18 <SPI1_MspInit+0xb0>)
 8000d72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d74:	4a28      	ldr	r2, [pc, #160]	@ (8000e18 <SPI1_MspInit+0xb0>)
 8000d76:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000d7a:	6613      	str	r3, [r2, #96]	@ 0x60
 8000d7c:	4b26      	ldr	r3, [pc, #152]	@ (8000e18 <SPI1_MspInit+0xb0>)
 8000d7e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d80:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000d84:	613b      	str	r3, [r7, #16]
 8000d86:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d88:	4b23      	ldr	r3, [pc, #140]	@ (8000e18 <SPI1_MspInit+0xb0>)
 8000d8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d8c:	4a22      	ldr	r2, [pc, #136]	@ (8000e18 <SPI1_MspInit+0xb0>)
 8000d8e:	f043 0302 	orr.w	r3, r3, #2
 8000d92:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d94:	4b20      	ldr	r3, [pc, #128]	@ (8000e18 <SPI1_MspInit+0xb0>)
 8000d96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d98:	f003 0302 	and.w	r3, r3, #2
 8000d9c:	60fb      	str	r3, [r7, #12]
 8000d9e:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = BUS_SPI1_SCK_GPIO_PIN;
 8000da0:	2308      	movs	r3, #8
 8000da2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000da4:	2302      	movs	r3, #2
 8000da6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da8:	2300      	movs	r3, #0
 8000daa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dac:	2300      	movs	r3, #0
 8000dae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_SCK_GPIO_AF;
 8000db0:	2305      	movs	r3, #5
 8000db2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI1_SCK_GPIO_PORT, &GPIO_InitStruct);
 8000db4:	f107 0314 	add.w	r3, r7, #20
 8000db8:	4619      	mov	r1, r3
 8000dba:	4818      	ldr	r0, [pc, #96]	@ (8000e1c <SPI1_MspInit+0xb4>)
 8000dbc:	f004 fdf8 	bl	80059b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_MISO_GPIO_PIN;
 8000dc0:	2310      	movs	r3, #16
 8000dc2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dc4:	2302      	movs	r3, #2
 8000dc6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_MISO_GPIO_AF;
 8000dd0:	2305      	movs	r3, #5
 8000dd2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI1_MISO_GPIO_PORT, &GPIO_InitStruct);
 8000dd4:	f107 0314 	add.w	r3, r7, #20
 8000dd8:	4619      	mov	r1, r3
 8000dda:	4810      	ldr	r0, [pc, #64]	@ (8000e1c <SPI1_MspInit+0xb4>)
 8000ddc:	f004 fde8 	bl	80059b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_MOSI_GPIO_PIN;
 8000de0:	2320      	movs	r3, #32
 8000de2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000de4:	2302      	movs	r3, #2
 8000de6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de8:	2300      	movs	r3, #0
 8000dea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dec:	2300      	movs	r3, #0
 8000dee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_MOSI_GPIO_AF;
 8000df0:	2305      	movs	r3, #5
 8000df2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI1_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8000df4:	f107 0314 	add.w	r3, r7, #20
 8000df8:	4619      	mov	r1, r3
 8000dfa:	4808      	ldr	r0, [pc, #32]	@ (8000e1c <SPI1_MspInit+0xb4>)
 8000dfc:	f004 fdd8 	bl	80059b0 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8000e00:	2200      	movs	r2, #0
 8000e02:	2100      	movs	r1, #0
 8000e04:	2023      	movs	r0, #35	@ 0x23
 8000e06:	f003 f97a 	bl	80040fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8000e0a:	2023      	movs	r0, #35	@ 0x23
 8000e0c:	f003 f991 	bl	8004132 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
}
 8000e10:	bf00      	nop
 8000e12:	3728      	adds	r7, #40	@ 0x28
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bd80      	pop	{r7, pc}
 8000e18:	40021000 	.word	0x40021000
 8000e1c:	48000400 	.word	0x48000400

08000e20 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e24:	f001 fadc 	bl	80023e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e28:	f000 f832 	bl	8000e90 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e2c:	f000 fc40 	bl	80016b0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000e30:	f000 fc0c 	bl	800164c <MX_DMA_Init>
  MX_ADC1_Init();
 8000e34:	f000 f87a 	bl	8000f2c <MX_ADC1_Init>
  MX_ADC2_Init();
 8000e38:	f000 f956 	bl	80010e8 <MX_ADC2_Init>
  MX_COMP1_Init();
 8000e3c:	f000 fa02 	bl	8001244 <MX_COMP1_Init>
  MX_COMP2_Init();
 8000e40:	f000 fa26 	bl	8001290 <MX_COMP2_Init>
  MX_COMP4_Init();
 8000e44:	f000 fa4a 	bl	80012dc <MX_COMP4_Init>
  MX_DAC1_Init();
 8000e48:	f000 fa90 	bl	800136c <MX_DAC1_Init>
  MX_DAC3_Init();
 8000e4c:	f000 fad2 	bl	80013f4 <MX_DAC3_Init>
  MX_FDCAN1_Init();
 8000e50:	f000 fb0a 	bl	8001468 <MX_FDCAN1_Init>
  MX_I2C2_Init();
 8000e54:	f000 fb50 	bl	80014f8 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 8000e58:	f000 fbac 	bl	80015b4 <MX_USART1_UART_Init>
  MX_USB_Device_Init();
 8000e5c:	f00d f8ea 	bl	800e034 <MX_USB_Device_Init>
  MX_IWDG_Init();
 8000e60:	f000 fb8a 	bl	8001578 <MX_IWDG_Init>
  MX_CRC_Init();
 8000e64:	f000 fa60 	bl	8001328 <MX_CRC_Init>
  /* USER CODE BEGIN 2 */
  //HAL_GPIO_WritePin(B_PEN_GPIO_Port, B_PEN_Pin, GPIO_PIN_SET);


  systemInit();
 8000e68:	f001 f9e8 	bl	800223c <systemInit>
  HAL_Delay(500);
 8000e6c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000e70:	f001 fb26 	bl	80024c0 <HAL_Delay>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_TogglePin(RED_GPIO_Port, RED_Pin);
 8000e74:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000e78:	4804      	ldr	r0, [pc, #16]	@ (8000e8c <main+0x6c>)
 8000e7a:	f004 ff33 	bl	8005ce4 <HAL_GPIO_TogglePin>
	  systemTask();
 8000e7e:	f001 f9c1 	bl	8002204 <systemTask>
	  //HAL_IWDG_Refresh(&hiwdg);
	  HAL_Delay(100);
 8000e82:	2064      	movs	r0, #100	@ 0x64
 8000e84:	f001 fb1c 	bl	80024c0 <HAL_Delay>
	  HAL_GPIO_TogglePin(RED_GPIO_Port, RED_Pin);
 8000e88:	bf00      	nop
 8000e8a:	e7f3      	b.n	8000e74 <main+0x54>
 8000e8c:	48000800 	.word	0x48000800

08000e90 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b094      	sub	sp, #80	@ 0x50
 8000e94:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e96:	f107 0318 	add.w	r3, r7, #24
 8000e9a:	2238      	movs	r2, #56	@ 0x38
 8000e9c:	2100      	movs	r1, #0
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	f00e f876 	bl	800ef90 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ea4:	1d3b      	adds	r3, r7, #4
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	601a      	str	r2, [r3, #0]
 8000eaa:	605a      	str	r2, [r3, #4]
 8000eac:	609a      	str	r2, [r3, #8]
 8000eae:	60da      	str	r2, [r3, #12]
 8000eb0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000eb2:	2000      	movs	r0, #0
 8000eb4:	f007 fab4 	bl	8008420 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_LSI
 8000eb8:	2329      	movs	r3, #41	@ 0x29
 8000eba:	61bb      	str	r3, [r7, #24]
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000ebc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ec0:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000ec2:	2301      	movs	r3, #1
 8000ec4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000ec6:	2301      	movs	r3, #1
 8000ec8:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000eca:	2302      	movs	r3, #2
 8000ecc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ece:	2303      	movs	r3, #3
 8000ed0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8000ed2:	2302      	movs	r3, #2
 8000ed4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000ed6:	2355      	movs	r3, #85	@ 0x55
 8000ed8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000eda:	2302      	movs	r3, #2
 8000edc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000ede:	2302      	movs	r3, #2
 8000ee0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000ee2:	2302      	movs	r3, #2
 8000ee4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ee6:	f107 0318 	add.w	r3, r7, #24
 8000eea:	4618      	mov	r0, r3
 8000eec:	f007 fb4c 	bl	8008588 <HAL_RCC_OscConfig>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d001      	beq.n	8000efa <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8000ef6:	f000 fca3 	bl	8001840 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000efa:	230f      	movs	r3, #15
 8000efc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000efe:	2303      	movs	r3, #3
 8000f00:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f02:	2300      	movs	r3, #0
 8000f04:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f06:	2300      	movs	r3, #0
 8000f08:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000f0e:	1d3b      	adds	r3, r7, #4
 8000f10:	2104      	movs	r1, #4
 8000f12:	4618      	mov	r0, r3
 8000f14:	f007 fe4a 	bl	8008bac <HAL_RCC_ClockConfig>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d001      	beq.n	8000f22 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000f1e:	f000 fc8f 	bl	8001840 <Error_Handler>
  }
}
 8000f22:	bf00      	nop
 8000f24:	3750      	adds	r7, #80	@ 0x50
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}
	...

08000f2c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b08c      	sub	sp, #48	@ 0x30
 8000f30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000f32:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f36:	2200      	movs	r2, #0
 8000f38:	601a      	str	r2, [r3, #0]
 8000f3a:	605a      	str	r2, [r3, #4]
 8000f3c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000f3e:	1d3b      	adds	r3, r7, #4
 8000f40:	2220      	movs	r2, #32
 8000f42:	2100      	movs	r1, #0
 8000f44:	4618      	mov	r0, r3
 8000f46:	f00e f823 	bl	800ef90 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000f4a:	4b5e      	ldr	r3, [pc, #376]	@ (80010c4 <MX_ADC1_Init+0x198>)
 8000f4c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000f50:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000f52:	4b5c      	ldr	r3, [pc, #368]	@ (80010c4 <MX_ADC1_Init+0x198>)
 8000f54:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000f58:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f5a:	4b5a      	ldr	r3, [pc, #360]	@ (80010c4 <MX_ADC1_Init+0x198>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f60:	4b58      	ldr	r3, [pc, #352]	@ (80010c4 <MX_ADC1_Init+0x198>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000f66:	4b57      	ldr	r3, [pc, #348]	@ (80010c4 <MX_ADC1_Init+0x198>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000f6c:	4b55      	ldr	r3, [pc, #340]	@ (80010c4 <MX_ADC1_Init+0x198>)
 8000f6e:	2201      	movs	r2, #1
 8000f70:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f72:	4b54      	ldr	r3, [pc, #336]	@ (80010c4 <MX_ADC1_Init+0x198>)
 8000f74:	2204      	movs	r2, #4
 8000f76:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000f78:	4b52      	ldr	r3, [pc, #328]	@ (80010c4 <MX_ADC1_Init+0x198>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f7e:	4b51      	ldr	r3, [pc, #324]	@ (80010c4 <MX_ADC1_Init+0x198>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 7;
 8000f84:	4b4f      	ldr	r3, [pc, #316]	@ (80010c4 <MX_ADC1_Init+0x198>)
 8000f86:	2207      	movs	r2, #7
 8000f88:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f8a:	4b4e      	ldr	r3, [pc, #312]	@ (80010c4 <MX_ADC1_Init+0x198>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f92:	4b4c      	ldr	r3, [pc, #304]	@ (80010c4 <MX_ADC1_Init+0x198>)
 8000f94:	2200      	movs	r2, #0
 8000f96:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f98:	4b4a      	ldr	r3, [pc, #296]	@ (80010c4 <MX_ADC1_Init+0x198>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000f9e:	4b49      	ldr	r3, [pc, #292]	@ (80010c4 <MX_ADC1_Init+0x198>)
 8000fa0:	2201      	movs	r2, #1
 8000fa2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000fa6:	4b47      	ldr	r3, [pc, #284]	@ (80010c4 <MX_ADC1_Init+0x198>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000fac:	4b45      	ldr	r3, [pc, #276]	@ (80010c4 <MX_ADC1_Init+0x198>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000fb4:	4843      	ldr	r0, [pc, #268]	@ (80010c4 <MX_ADC1_Init+0x198>)
 8000fb6:	f001 fd35 	bl	8002a24 <HAL_ADC_Init>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d001      	beq.n	8000fc4 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000fc0:	f000 fc3e 	bl	8001840 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000fc8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fcc:	4619      	mov	r1, r3
 8000fce:	483d      	ldr	r0, [pc, #244]	@ (80010c4 <MX_ADC1_Init+0x198>)
 8000fd0:	f002 fd92 	bl	8003af8 <HAL_ADCEx_MultiModeConfigChannel>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d001      	beq.n	8000fde <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000fda:	f000 fc31 	bl	8001840 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000fde:	4b3a      	ldr	r3, [pc, #232]	@ (80010c8 <MX_ADC1_Init+0x19c>)
 8000fe0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000fe2:	2306      	movs	r3, #6
 8000fe4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 8000fe6:	2306      	movs	r3, #6
 8000fe8:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 8000fea:	4b38      	ldr	r3, [pc, #224]	@ (80010cc <MX_ADC1_Init+0x1a0>)
 8000fec:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000fee:	2304      	movs	r3, #4
 8000ff0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ff6:	1d3b      	adds	r3, r7, #4
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	4832      	ldr	r0, [pc, #200]	@ (80010c4 <MX_ADC1_Init+0x198>)
 8000ffc:	f001 ff5e 	bl	8002ebc <HAL_ADC_ConfigChannel>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	d001      	beq.n	800100a <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8001006:	f000 fc1b 	bl	8001840 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800100a:	4b31      	ldr	r3, [pc, #196]	@ (80010d0 <MX_ADC1_Init+0x1a4>)
 800100c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800100e:	230c      	movs	r3, #12
 8001010:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001012:	237f      	movs	r3, #127	@ 0x7f
 8001014:	613b      	str	r3, [r7, #16]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001016:	1d3b      	adds	r3, r7, #4
 8001018:	4619      	mov	r1, r3
 800101a:	482a      	ldr	r0, [pc, #168]	@ (80010c4 <MX_ADC1_Init+0x198>)
 800101c:	f001 ff4e 	bl	8002ebc <HAL_ADC_ConfigChannel>
 8001020:	4603      	mov	r3, r0
 8001022:	2b00      	cmp	r3, #0
 8001024:	d001      	beq.n	800102a <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 8001026:	f000 fc0b 	bl	8001840 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 800102a:	4b2a      	ldr	r3, [pc, #168]	@ (80010d4 <MX_ADC1_Init+0x1a8>)
 800102c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800102e:	2312      	movs	r3, #18
 8001030:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001032:	1d3b      	adds	r3, r7, #4
 8001034:	4619      	mov	r1, r3
 8001036:	4823      	ldr	r0, [pc, #140]	@ (80010c4 <MX_ADC1_Init+0x198>)
 8001038:	f001 ff40 	bl	8002ebc <HAL_ADC_ConfigChannel>
 800103c:	4603      	mov	r3, r0
 800103e:	2b00      	cmp	r3, #0
 8001040:	d001      	beq.n	8001046 <MX_ADC1_Init+0x11a>
  {
    Error_Handler();
 8001042:	f000 fbfd 	bl	8001840 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001046:	4b24      	ldr	r3, [pc, #144]	@ (80010d8 <MX_ADC1_Init+0x1ac>)
 8001048:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800104a:	2318      	movs	r3, #24
 800104c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800104e:	1d3b      	adds	r3, r7, #4
 8001050:	4619      	mov	r1, r3
 8001052:	481c      	ldr	r0, [pc, #112]	@ (80010c4 <MX_ADC1_Init+0x198>)
 8001054:	f001 ff32 	bl	8002ebc <HAL_ADC_ConfigChannel>
 8001058:	4603      	mov	r3, r0
 800105a:	2b00      	cmp	r3, #0
 800105c:	d001      	beq.n	8001062 <MX_ADC1_Init+0x136>
  {
    Error_Handler();
 800105e:	f000 fbef 	bl	8001840 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001062:	4b1e      	ldr	r3, [pc, #120]	@ (80010dc <MX_ADC1_Init+0x1b0>)
 8001064:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8001066:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800106a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800106c:	1d3b      	adds	r3, r7, #4
 800106e:	4619      	mov	r1, r3
 8001070:	4814      	ldr	r0, [pc, #80]	@ (80010c4 <MX_ADC1_Init+0x198>)
 8001072:	f001 ff23 	bl	8002ebc <HAL_ADC_ConfigChannel>
 8001076:	4603      	mov	r3, r0
 8001078:	2b00      	cmp	r3, #0
 800107a:	d001      	beq.n	8001080 <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 800107c:	f000 fbe0 	bl	8001840 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR_ADC1;
 8001080:	4b17      	ldr	r3, [pc, #92]	@ (80010e0 <MX_ADC1_Init+0x1b4>)
 8001082:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8001084:	f44f 7383 	mov.w	r3, #262	@ 0x106
 8001088:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800108a:	1d3b      	adds	r3, r7, #4
 800108c:	4619      	mov	r1, r3
 800108e:	480d      	ldr	r0, [pc, #52]	@ (80010c4 <MX_ADC1_Init+0x198>)
 8001090:	f001 ff14 	bl	8002ebc <HAL_ADC_ConfigChannel>
 8001094:	4603      	mov	r3, r0
 8001096:	2b00      	cmp	r3, #0
 8001098:	d001      	beq.n	800109e <MX_ADC1_Init+0x172>
  {
    Error_Handler();
 800109a:	f000 fbd1 	bl	8001840 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VBAT;
 800109e:	4b11      	ldr	r3, [pc, #68]	@ (80010e4 <MX_ADC1_Init+0x1b8>)
 80010a0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 80010a2:	f44f 7386 	mov.w	r3, #268	@ 0x10c
 80010a6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010a8:	1d3b      	adds	r3, r7, #4
 80010aa:	4619      	mov	r1, r3
 80010ac:	4805      	ldr	r0, [pc, #20]	@ (80010c4 <MX_ADC1_Init+0x198>)
 80010ae:	f001 ff05 	bl	8002ebc <HAL_ADC_ConfigChannel>
 80010b2:	4603      	mov	r3, r0
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d001      	beq.n	80010bc <MX_ADC1_Init+0x190>
  {
    Error_Handler();
 80010b8:	f000 fbc2 	bl	8001840 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010bc:	bf00      	nop
 80010be:	3730      	adds	r7, #48	@ 0x30
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	200002fc 	.word	0x200002fc
 80010c8:	04300002 	.word	0x04300002
 80010cc:	407f0000 	.word	0x407f0000
 80010d0:	19200040 	.word	0x19200040
 80010d4:	1d500080 	.word	0x1d500080
 80010d8:	21800100 	.word	0x21800100
 80010dc:	25b00200 	.word	0x25b00200
 80010e0:	c3210000 	.word	0xc3210000
 80010e4:	c7520000 	.word	0xc7520000

080010e8 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b088      	sub	sp, #32
 80010ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80010ee:	463b      	mov	r3, r7
 80010f0:	2220      	movs	r2, #32
 80010f2:	2100      	movs	r1, #0
 80010f4:	4618      	mov	r0, r3
 80010f6:	f00d ff4b 	bl	800ef90 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80010fa:	4b4a      	ldr	r3, [pc, #296]	@ (8001224 <MX_ADC2_Init+0x13c>)
 80010fc:	4a4a      	ldr	r2, [pc, #296]	@ (8001228 <MX_ADC2_Init+0x140>)
 80010fe:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001100:	4b48      	ldr	r3, [pc, #288]	@ (8001224 <MX_ADC2_Init+0x13c>)
 8001102:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001106:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001108:	4b46      	ldr	r3, [pc, #280]	@ (8001224 <MX_ADC2_Init+0x13c>)
 800110a:	2200      	movs	r2, #0
 800110c:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800110e:	4b45      	ldr	r3, [pc, #276]	@ (8001224 <MX_ADC2_Init+0x13c>)
 8001110:	2200      	movs	r2, #0
 8001112:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8001114:	4b43      	ldr	r3, [pc, #268]	@ (8001224 <MX_ADC2_Init+0x13c>)
 8001116:	2200      	movs	r2, #0
 8001118:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800111a:	4b42      	ldr	r3, [pc, #264]	@ (8001224 <MX_ADC2_Init+0x13c>)
 800111c:	2201      	movs	r2, #1
 800111e:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001120:	4b40      	ldr	r3, [pc, #256]	@ (8001224 <MX_ADC2_Init+0x13c>)
 8001122:	2204      	movs	r2, #4
 8001124:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001126:	4b3f      	ldr	r3, [pc, #252]	@ (8001224 <MX_ADC2_Init+0x13c>)
 8001128:	2200      	movs	r2, #0
 800112a:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800112c:	4b3d      	ldr	r3, [pc, #244]	@ (8001224 <MX_ADC2_Init+0x13c>)
 800112e:	2200      	movs	r2, #0
 8001130:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 5;
 8001132:	4b3c      	ldr	r3, [pc, #240]	@ (8001224 <MX_ADC2_Init+0x13c>)
 8001134:	2205      	movs	r2, #5
 8001136:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001138:	4b3a      	ldr	r3, [pc, #232]	@ (8001224 <MX_ADC2_Init+0x13c>)
 800113a:	2200      	movs	r2, #0
 800113c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001140:	4b38      	ldr	r3, [pc, #224]	@ (8001224 <MX_ADC2_Init+0x13c>)
 8001142:	2200      	movs	r2, #0
 8001144:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001146:	4b37      	ldr	r3, [pc, #220]	@ (8001224 <MX_ADC2_Init+0x13c>)
 8001148:	2200      	movs	r2, #0
 800114a:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 800114c:	4b35      	ldr	r3, [pc, #212]	@ (8001224 <MX_ADC2_Init+0x13c>)
 800114e:	2200      	movs	r2, #0
 8001150:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001154:	4b33      	ldr	r3, [pc, #204]	@ (8001224 <MX_ADC2_Init+0x13c>)
 8001156:	2200      	movs	r2, #0
 8001158:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 800115a:	4b32      	ldr	r3, [pc, #200]	@ (8001224 <MX_ADC2_Init+0x13c>)
 800115c:	2200      	movs	r2, #0
 800115e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001162:	4830      	ldr	r0, [pc, #192]	@ (8001224 <MX_ADC2_Init+0x13c>)
 8001164:	f001 fc5e 	bl	8002a24 <HAL_ADC_Init>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	d001      	beq.n	8001172 <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 800116e:	f000 fb67 	bl	8001840 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001172:	4b2e      	ldr	r3, [pc, #184]	@ (800122c <MX_ADC2_Init+0x144>)
 8001174:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001176:	2306      	movs	r3, #6
 8001178:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 800117a:	2306      	movs	r3, #6
 800117c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 800117e:	4b2c      	ldr	r3, [pc, #176]	@ (8001230 <MX_ADC2_Init+0x148>)
 8001180:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001182:	2304      	movs	r3, #4
 8001184:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001186:	2300      	movs	r3, #0
 8001188:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800118a:	463b      	mov	r3, r7
 800118c:	4619      	mov	r1, r3
 800118e:	4825      	ldr	r0, [pc, #148]	@ (8001224 <MX_ADC2_Init+0x13c>)
 8001190:	f001 fe94 	bl	8002ebc <HAL_ADC_ConfigChannel>
 8001194:	4603      	mov	r3, r0
 8001196:	2b00      	cmp	r3, #0
 8001198:	d001      	beq.n	800119e <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 800119a:	f000 fb51 	bl	8001840 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 800119e:	4b25      	ldr	r3, [pc, #148]	@ (8001234 <MX_ADC2_Init+0x14c>)
 80011a0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80011a2:	230c      	movs	r3, #12
 80011a4:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80011a6:	237f      	movs	r3, #127	@ 0x7f
 80011a8:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80011aa:	463b      	mov	r3, r7
 80011ac:	4619      	mov	r1, r3
 80011ae:	481d      	ldr	r0, [pc, #116]	@ (8001224 <MX_ADC2_Init+0x13c>)
 80011b0:	f001 fe84 	bl	8002ebc <HAL_ADC_ConfigChannel>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d001      	beq.n	80011be <MX_ADC2_Init+0xd6>
  {
    Error_Handler();
 80011ba:	f000 fb41 	bl	8001840 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80011be:	4b1e      	ldr	r3, [pc, #120]	@ (8001238 <MX_ADC2_Init+0x150>)
 80011c0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80011c2:	2312      	movs	r3, #18
 80011c4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80011c6:	463b      	mov	r3, r7
 80011c8:	4619      	mov	r1, r3
 80011ca:	4816      	ldr	r0, [pc, #88]	@ (8001224 <MX_ADC2_Init+0x13c>)
 80011cc:	f001 fe76 	bl	8002ebc <HAL_ADC_ConfigChannel>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d001      	beq.n	80011da <MX_ADC2_Init+0xf2>
  {
    Error_Handler();
 80011d6:	f000 fb33 	bl	8001840 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 80011da:	4b18      	ldr	r3, [pc, #96]	@ (800123c <MX_ADC2_Init+0x154>)
 80011dc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80011de:	2318      	movs	r3, #24
 80011e0:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 80011e2:	4b13      	ldr	r3, [pc, #76]	@ (8001230 <MX_ADC2_Init+0x148>)
 80011e4:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80011e6:	463b      	mov	r3, r7
 80011e8:	4619      	mov	r1, r3
 80011ea:	480e      	ldr	r0, [pc, #56]	@ (8001224 <MX_ADC2_Init+0x13c>)
 80011ec:	f001 fe66 	bl	8002ebc <HAL_ADC_ConfigChannel>
 80011f0:	4603      	mov	r3, r0
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d001      	beq.n	80011fa <MX_ADC2_Init+0x112>
  {
    Error_Handler();
 80011f6:	f000 fb23 	bl	8001840 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_17;
 80011fa:	4b11      	ldr	r3, [pc, #68]	@ (8001240 <MX_ADC2_Init+0x158>)
 80011fc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 80011fe:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001202:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001204:	237f      	movs	r3, #127	@ 0x7f
 8001206:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001208:	463b      	mov	r3, r7
 800120a:	4619      	mov	r1, r3
 800120c:	4805      	ldr	r0, [pc, #20]	@ (8001224 <MX_ADC2_Init+0x13c>)
 800120e:	f001 fe55 	bl	8002ebc <HAL_ADC_ConfigChannel>
 8001212:	4603      	mov	r3, r0
 8001214:	2b00      	cmp	r3, #0
 8001216:	d001      	beq.n	800121c <MX_ADC2_Init+0x134>
  {
    Error_Handler();
 8001218:	f000 fb12 	bl	8001840 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800121c:	bf00      	nop
 800121e:	3720      	adds	r7, #32
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}
 8001224:	20000368 	.word	0x20000368
 8001228:	50000100 	.word	0x50000100
 800122c:	10c00010 	.word	0x10c00010
 8001230:	407f0000 	.word	0x407f0000
 8001234:	2e300800 	.word	0x2e300800
 8001238:	32601000 	.word	0x32601000
 800123c:	3ac04000 	.word	0x3ac04000
 8001240:	47520000 	.word	0x47520000

08001244 <MX_COMP1_Init>:
  * @brief COMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP1_Init(void)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	af00      	add	r7, sp, #0
  /* USER CODE END COMP1_Init 0 */

  /* USER CODE BEGIN COMP1_Init 1 */

  /* USER CODE END COMP1_Init 1 */
  hcomp1.Instance = COMP1;
 8001248:	4b0f      	ldr	r3, [pc, #60]	@ (8001288 <MX_COMP1_Init+0x44>)
 800124a:	4a10      	ldr	r2, [pc, #64]	@ (800128c <MX_COMP1_Init+0x48>)
 800124c:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO2;
 800124e:	4b0e      	ldr	r3, [pc, #56]	@ (8001288 <MX_COMP1_Init+0x44>)
 8001250:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001254:	605a      	str	r2, [r3, #4]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_DAC1_CH1;
 8001256:	4b0c      	ldr	r3, [pc, #48]	@ (8001288 <MX_COMP1_Init+0x44>)
 8001258:	2250      	movs	r2, #80	@ 0x50
 800125a:	609a      	str	r2, [r3, #8]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 800125c:	4b0a      	ldr	r3, [pc, #40]	@ (8001288 <MX_COMP1_Init+0x44>)
 800125e:	2200      	movs	r2, #0
 8001260:	611a      	str	r2, [r3, #16]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8001262:	4b09      	ldr	r3, [pc, #36]	@ (8001288 <MX_COMP1_Init+0x44>)
 8001264:	2200      	movs	r2, #0
 8001266:	60da      	str	r2, [r3, #12]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8001268:	4b07      	ldr	r3, [pc, #28]	@ (8001288 <MX_COMP1_Init+0x44>)
 800126a:	2200      	movs	r2, #0
 800126c:	615a      	str	r2, [r3, #20]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 800126e:	4b06      	ldr	r3, [pc, #24]	@ (8001288 <MX_COMP1_Init+0x44>)
 8001270:	2200      	movs	r2, #0
 8001272:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 8001274:	4804      	ldr	r0, [pc, #16]	@ (8001288 <MX_COMP1_Init+0x44>)
 8001276:	f002 fd8b 	bl	8003d90 <HAL_COMP_Init>
 800127a:	4603      	mov	r3, r0
 800127c:	2b00      	cmp	r3, #0
 800127e:	d001      	beq.n	8001284 <MX_COMP1_Init+0x40>
  {
    Error_Handler();
 8001280:	f000 fade 	bl	8001840 <Error_Handler>
  }
  /* USER CODE BEGIN COMP1_Init 2 */

  /* USER CODE END COMP1_Init 2 */

}
 8001284:	bf00      	nop
 8001286:	bd80      	pop	{r7, pc}
 8001288:	20000494 	.word	0x20000494
 800128c:	40010200 	.word	0x40010200

08001290 <MX_COMP2_Init>:
  * @brief COMP2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP2_Init(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	af00      	add	r7, sp, #0
  /* USER CODE END COMP2_Init 0 */

  /* USER CODE BEGIN COMP2_Init 1 */

  /* USER CODE END COMP2_Init 1 */
  hcomp2.Instance = COMP2;
 8001294:	4b0f      	ldr	r3, [pc, #60]	@ (80012d4 <MX_COMP2_Init+0x44>)
 8001296:	4a10      	ldr	r2, [pc, #64]	@ (80012d8 <MX_COMP2_Init+0x48>)
 8001298:	601a      	str	r2, [r3, #0]
  hcomp2.Init.InputPlus = COMP_INPUT_PLUS_IO2;
 800129a:	4b0e      	ldr	r3, [pc, #56]	@ (80012d4 <MX_COMP2_Init+0x44>)
 800129c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80012a0:	605a      	str	r2, [r3, #4]
  hcomp2.Init.InputMinus = COMP_INPUT_MINUS_DAC1_CH2;
 80012a2:	4b0c      	ldr	r3, [pc, #48]	@ (80012d4 <MX_COMP2_Init+0x44>)
 80012a4:	2250      	movs	r2, #80	@ 0x50
 80012a6:	609a      	str	r2, [r3, #8]
  hcomp2.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 80012a8:	4b0a      	ldr	r3, [pc, #40]	@ (80012d4 <MX_COMP2_Init+0x44>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	611a      	str	r2, [r3, #16]
  hcomp2.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 80012ae:	4b09      	ldr	r3, [pc, #36]	@ (80012d4 <MX_COMP2_Init+0x44>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	60da      	str	r2, [r3, #12]
  hcomp2.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 80012b4:	4b07      	ldr	r3, [pc, #28]	@ (80012d4 <MX_COMP2_Init+0x44>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	615a      	str	r2, [r3, #20]
  hcomp2.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 80012ba:	4b06      	ldr	r3, [pc, #24]	@ (80012d4 <MX_COMP2_Init+0x44>)
 80012bc:	2200      	movs	r2, #0
 80012be:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp2) != HAL_OK)
 80012c0:	4804      	ldr	r0, [pc, #16]	@ (80012d4 <MX_COMP2_Init+0x44>)
 80012c2:	f002 fd65 	bl	8003d90 <HAL_COMP_Init>
 80012c6:	4603      	mov	r3, r0
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d001      	beq.n	80012d0 <MX_COMP2_Init+0x40>
  {
    Error_Handler();
 80012cc:	f000 fab8 	bl	8001840 <Error_Handler>
  }
  /* USER CODE BEGIN COMP2_Init 2 */

  /* USER CODE END COMP2_Init 2 */

}
 80012d0:	bf00      	nop
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	200004b8 	.word	0x200004b8
 80012d8:	40010204 	.word	0x40010204

080012dc <MX_COMP4_Init>:
  * @brief COMP4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP4_Init(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	af00      	add	r7, sp, #0
  /* USER CODE END COMP4_Init 0 */

  /* USER CODE BEGIN COMP4_Init 1 */

  /* USER CODE END COMP4_Init 1 */
  hcomp4.Instance = COMP4;
 80012e0:	4b0f      	ldr	r3, [pc, #60]	@ (8001320 <MX_COMP4_Init+0x44>)
 80012e2:	4a10      	ldr	r2, [pc, #64]	@ (8001324 <MX_COMP4_Init+0x48>)
 80012e4:	601a      	str	r2, [r3, #0]
  hcomp4.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 80012e6:	4b0e      	ldr	r3, [pc, #56]	@ (8001320 <MX_COMP4_Init+0x44>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	605a      	str	r2, [r3, #4]
  hcomp4.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH2;
 80012ec:	4b0c      	ldr	r3, [pc, #48]	@ (8001320 <MX_COMP4_Init+0x44>)
 80012ee:	2240      	movs	r2, #64	@ 0x40
 80012f0:	609a      	str	r2, [r3, #8]
  hcomp4.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 80012f2:	4b0b      	ldr	r3, [pc, #44]	@ (8001320 <MX_COMP4_Init+0x44>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	611a      	str	r2, [r3, #16]
  hcomp4.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 80012f8:	4b09      	ldr	r3, [pc, #36]	@ (8001320 <MX_COMP4_Init+0x44>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	60da      	str	r2, [r3, #12]
  hcomp4.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 80012fe:	4b08      	ldr	r3, [pc, #32]	@ (8001320 <MX_COMP4_Init+0x44>)
 8001300:	2200      	movs	r2, #0
 8001302:	615a      	str	r2, [r3, #20]
  hcomp4.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8001304:	4b06      	ldr	r3, [pc, #24]	@ (8001320 <MX_COMP4_Init+0x44>)
 8001306:	2200      	movs	r2, #0
 8001308:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp4) != HAL_OK)
 800130a:	4805      	ldr	r0, [pc, #20]	@ (8001320 <MX_COMP4_Init+0x44>)
 800130c:	f002 fd40 	bl	8003d90 <HAL_COMP_Init>
 8001310:	4603      	mov	r3, r0
 8001312:	2b00      	cmp	r3, #0
 8001314:	d001      	beq.n	800131a <MX_COMP4_Init+0x3e>
  {
    Error_Handler();
 8001316:	f000 fa93 	bl	8001840 <Error_Handler>
  }
  /* USER CODE BEGIN COMP4_Init 2 */

  /* USER CODE END COMP4_Init 2 */

}
 800131a:	bf00      	nop
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	200004dc 	.word	0x200004dc
 8001324:	4001020c 	.word	0x4001020c

08001328 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 800132c:	4b0d      	ldr	r3, [pc, #52]	@ (8001364 <MX_CRC_Init+0x3c>)
 800132e:	4a0e      	ldr	r2, [pc, #56]	@ (8001368 <MX_CRC_Init+0x40>)
 8001330:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8001332:	4b0c      	ldr	r3, [pc, #48]	@ (8001364 <MX_CRC_Init+0x3c>)
 8001334:	2200      	movs	r2, #0
 8001336:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8001338:	4b0a      	ldr	r3, [pc, #40]	@ (8001364 <MX_CRC_Init+0x3c>)
 800133a:	2200      	movs	r2, #0
 800133c:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 800133e:	4b09      	ldr	r3, [pc, #36]	@ (8001364 <MX_CRC_Init+0x3c>)
 8001340:	2200      	movs	r2, #0
 8001342:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8001344:	4b07      	ldr	r3, [pc, #28]	@ (8001364 <MX_CRC_Init+0x3c>)
 8001346:	2200      	movs	r2, #0
 8001348:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 800134a:	4b06      	ldr	r3, [pc, #24]	@ (8001364 <MX_CRC_Init+0x3c>)
 800134c:	2201      	movs	r2, #1
 800134e:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8001350:	4804      	ldr	r0, [pc, #16]	@ (8001364 <MX_CRC_Init+0x3c>)
 8001352:	f002 ff09 	bl	8004168 <HAL_CRC_Init>
 8001356:	4603      	mov	r3, r0
 8001358:	2b00      	cmp	r3, #0
 800135a:	d001      	beq.n	8001360 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 800135c:	f000 fa70 	bl	8001840 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8001360:	bf00      	nop
 8001362:	bd80      	pop	{r7, pc}
 8001364:	20000500 	.word	0x20000500
 8001368:	40023000 	.word	0x40023000

0800136c <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b08c      	sub	sp, #48	@ 0x30
 8001370:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001372:	463b      	mov	r3, r7
 8001374:	2230      	movs	r2, #48	@ 0x30
 8001376:	2100      	movs	r1, #0
 8001378:	4618      	mov	r0, r3
 800137a:	f00d fe09 	bl	800ef90 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 800137e:	4b1b      	ldr	r3, [pc, #108]	@ (80013ec <MX_DAC1_Init+0x80>)
 8001380:	4a1b      	ldr	r2, [pc, #108]	@ (80013f0 <MX_DAC1_Init+0x84>)
 8001382:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001384:	4819      	ldr	r0, [pc, #100]	@ (80013ec <MX_DAC1_Init+0x80>)
 8001386:	f002 ffe1 	bl	800434c <HAL_DAC_Init>
 800138a:	4603      	mov	r3, r0
 800138c:	2b00      	cmp	r3, #0
 800138e:	d001      	beq.n	8001394 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8001390:	f000 fa56 	bl	8001840 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8001394:	2302      	movs	r3, #2
 8001396:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8001398:	2300      	movs	r3, #0
 800139a:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 800139c:	2300      	movs	r3, #0
 800139e:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80013a0:	2300      	movs	r3, #0
 80013a2:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80013a4:	2300      	movs	r3, #0
 80013a6:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 80013a8:	2300      	movs	r3, #0
 80013aa:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 80013ac:	2302      	movs	r3, #2
 80013ae:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 80013b0:	2302      	movs	r3, #2
 80013b2:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80013b4:	2300      	movs	r3, #0
 80013b6:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80013b8:	463b      	mov	r3, r7
 80013ba:	2200      	movs	r2, #0
 80013bc:	4619      	mov	r1, r3
 80013be:	480b      	ldr	r0, [pc, #44]	@ (80013ec <MX_DAC1_Init+0x80>)
 80013c0:	f002 ffe6 	bl	8004390 <HAL_DAC_ConfigChannel>
 80013c4:	4603      	mov	r3, r0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d001      	beq.n	80013ce <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 80013ca:	f000 fa39 	bl	8001840 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80013ce:	463b      	mov	r3, r7
 80013d0:	2210      	movs	r2, #16
 80013d2:	4619      	mov	r1, r3
 80013d4:	4805      	ldr	r0, [pc, #20]	@ (80013ec <MX_DAC1_Init+0x80>)
 80013d6:	f002 ffdb 	bl	8004390 <HAL_DAC_ConfigChannel>
 80013da:	4603      	mov	r3, r0
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d001      	beq.n	80013e4 <MX_DAC1_Init+0x78>
  {
    Error_Handler();
 80013e0:	f000 fa2e 	bl	8001840 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80013e4:	bf00      	nop
 80013e6:	3730      	adds	r7, #48	@ 0x30
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bd80      	pop	{r7, pc}
 80013ec:	20000524 	.word	0x20000524
 80013f0:	50000800 	.word	0x50000800

080013f4 <MX_DAC3_Init>:
  * @brief DAC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC3_Init(void)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b08c      	sub	sp, #48	@ 0x30
 80013f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC3_Init 0 */

  /* USER CODE END DAC3_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80013fa:	463b      	mov	r3, r7
 80013fc:	2230      	movs	r2, #48	@ 0x30
 80013fe:	2100      	movs	r1, #0
 8001400:	4618      	mov	r0, r3
 8001402:	f00d fdc5 	bl	800ef90 <memset>

  /* USER CODE END DAC3_Init 1 */

  /** DAC Initialization
  */
  hdac3.Instance = DAC3;
 8001406:	4b16      	ldr	r3, [pc, #88]	@ (8001460 <MX_DAC3_Init+0x6c>)
 8001408:	4a16      	ldr	r2, [pc, #88]	@ (8001464 <MX_DAC3_Init+0x70>)
 800140a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac3) != HAL_OK)
 800140c:	4814      	ldr	r0, [pc, #80]	@ (8001460 <MX_DAC3_Init+0x6c>)
 800140e:	f002 ff9d 	bl	800434c <HAL_DAC_Init>
 8001412:	4603      	mov	r3, r0
 8001414:	2b00      	cmp	r3, #0
 8001416:	d001      	beq.n	800141c <MX_DAC3_Init+0x28>
  {
    Error_Handler();
 8001418:	f000 fa12 	bl	8001840 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 800141c:	2302      	movs	r3, #2
 800141e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8001420:	2300      	movs	r3, #0
 8001422:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8001424:	2300      	movs	r3, #0
 8001426:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001428:	2300      	movs	r3, #0
 800142a:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800142c:	2300      	movs	r3, #0
 800142e:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8001430:	2300      	movs	r3, #0
 8001432:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8001434:	2302      	movs	r3, #2
 8001436:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 8001438:	2302      	movs	r3, #2
 800143a:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800143c:	2300      	movs	r3, #0
 800143e:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8001440:	463b      	mov	r3, r7
 8001442:	2210      	movs	r2, #16
 8001444:	4619      	mov	r1, r3
 8001446:	4806      	ldr	r0, [pc, #24]	@ (8001460 <MX_DAC3_Init+0x6c>)
 8001448:	f002 ffa2 	bl	8004390 <HAL_DAC_ConfigChannel>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d001      	beq.n	8001456 <MX_DAC3_Init+0x62>
  {
    Error_Handler();
 8001452:	f000 f9f5 	bl	8001840 <Error_Handler>
  }
  /* USER CODE BEGIN DAC3_Init 2 */

  /* USER CODE END DAC3_Init 2 */

}
 8001456:	bf00      	nop
 8001458:	3730      	adds	r7, #48	@ 0x30
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	20000538 	.word	0x20000538
 8001464:	50001000 	.word	0x50001000

08001468 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 800146c:	4b20      	ldr	r3, [pc, #128]	@ (80014f0 <MX_FDCAN1_Init+0x88>)
 800146e:	4a21      	ldr	r2, [pc, #132]	@ (80014f4 <MX_FDCAN1_Init+0x8c>)
 8001470:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8001472:	4b1f      	ldr	r3, [pc, #124]	@ (80014f0 <MX_FDCAN1_Init+0x88>)
 8001474:	2200      	movs	r2, #0
 8001476:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_NO_BRS;
 8001478:	4b1d      	ldr	r3, [pc, #116]	@ (80014f0 <MX_FDCAN1_Init+0x88>)
 800147a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800147e:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8001480:	4b1b      	ldr	r3, [pc, #108]	@ (80014f0 <MX_FDCAN1_Init+0x88>)
 8001482:	2200      	movs	r2, #0
 8001484:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8001486:	4b1a      	ldr	r3, [pc, #104]	@ (80014f0 <MX_FDCAN1_Init+0x88>)
 8001488:	2200      	movs	r2, #0
 800148a:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 800148c:	4b18      	ldr	r3, [pc, #96]	@ (80014f0 <MX_FDCAN1_Init+0x88>)
 800148e:	2200      	movs	r2, #0
 8001490:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8001492:	4b17      	ldr	r3, [pc, #92]	@ (80014f0 <MX_FDCAN1_Init+0x88>)
 8001494:	2200      	movs	r2, #0
 8001496:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 40;
 8001498:	4b15      	ldr	r3, [pc, #84]	@ (80014f0 <MX_FDCAN1_Init+0x88>)
 800149a:	2228      	movs	r2, #40	@ 0x28
 800149c:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 800149e:	4b14      	ldr	r3, [pc, #80]	@ (80014f0 <MX_FDCAN1_Init+0x88>)
 80014a0:	2201      	movs	r2, #1
 80014a2:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 14;
 80014a4:	4b12      	ldr	r3, [pc, #72]	@ (80014f0 <MX_FDCAN1_Init+0x88>)
 80014a6:	220e      	movs	r2, #14
 80014a8:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 80014aa:	4b11      	ldr	r3, [pc, #68]	@ (80014f0 <MX_FDCAN1_Init+0x88>)
 80014ac:	2202      	movs	r2, #2
 80014ae:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 80014b0:	4b0f      	ldr	r3, [pc, #60]	@ (80014f0 <MX_FDCAN1_Init+0x88>)
 80014b2:	2201      	movs	r2, #1
 80014b4:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 80014b6:	4b0e      	ldr	r3, [pc, #56]	@ (80014f0 <MX_FDCAN1_Init+0x88>)
 80014b8:	2201      	movs	r2, #1
 80014ba:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 80014bc:	4b0c      	ldr	r3, [pc, #48]	@ (80014f0 <MX_FDCAN1_Init+0x88>)
 80014be:	2201      	movs	r2, #1
 80014c0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 80014c2:	4b0b      	ldr	r3, [pc, #44]	@ (80014f0 <MX_FDCAN1_Init+0x88>)
 80014c4:	2201      	movs	r2, #1
 80014c6:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 4;
 80014c8:	4b09      	ldr	r3, [pc, #36]	@ (80014f0 <MX_FDCAN1_Init+0x88>)
 80014ca:	2204      	movs	r2, #4
 80014cc:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 80014ce:	4b08      	ldr	r3, [pc, #32]	@ (80014f0 <MX_FDCAN1_Init+0x88>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80014d4:	4b06      	ldr	r3, [pc, #24]	@ (80014f0 <MX_FDCAN1_Init+0x88>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80014da:	4805      	ldr	r0, [pc, #20]	@ (80014f0 <MX_FDCAN1_Init+0x88>)
 80014dc:	f003 fbec 	bl	8004cb8 <HAL_FDCAN_Init>
 80014e0:	4603      	mov	r3, r0
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d001      	beq.n	80014ea <MX_FDCAN1_Init+0x82>
  {
    Error_Handler();
 80014e6:	f000 f9ab 	bl	8001840 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 80014ea:	bf00      	nop
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	2000054c 	.word	0x2000054c
 80014f4:	40006400 	.word	0x40006400

080014f8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80014fc:	4b1b      	ldr	r3, [pc, #108]	@ (800156c <MX_I2C2_Init+0x74>)
 80014fe:	4a1c      	ldr	r2, [pc, #112]	@ (8001570 <MX_I2C2_Init+0x78>)
 8001500:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x40B285C2;
 8001502:	4b1a      	ldr	r3, [pc, #104]	@ (800156c <MX_I2C2_Init+0x74>)
 8001504:	4a1b      	ldr	r2, [pc, #108]	@ (8001574 <MX_I2C2_Init+0x7c>)
 8001506:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001508:	4b18      	ldr	r3, [pc, #96]	@ (800156c <MX_I2C2_Init+0x74>)
 800150a:	2200      	movs	r2, #0
 800150c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800150e:	4b17      	ldr	r3, [pc, #92]	@ (800156c <MX_I2C2_Init+0x74>)
 8001510:	2201      	movs	r2, #1
 8001512:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001514:	4b15      	ldr	r3, [pc, #84]	@ (800156c <MX_I2C2_Init+0x74>)
 8001516:	2200      	movs	r2, #0
 8001518:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800151a:	4b14      	ldr	r3, [pc, #80]	@ (800156c <MX_I2C2_Init+0x74>)
 800151c:	2200      	movs	r2, #0
 800151e:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001520:	4b12      	ldr	r3, [pc, #72]	@ (800156c <MX_I2C2_Init+0x74>)
 8001522:	2200      	movs	r2, #0
 8001524:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001526:	4b11      	ldr	r3, [pc, #68]	@ (800156c <MX_I2C2_Init+0x74>)
 8001528:	2200      	movs	r2, #0
 800152a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800152c:	4b0f      	ldr	r3, [pc, #60]	@ (800156c <MX_I2C2_Init+0x74>)
 800152e:	2200      	movs	r2, #0
 8001530:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001532:	480e      	ldr	r0, [pc, #56]	@ (800156c <MX_I2C2_Init+0x74>)
 8001534:	f004 fbf0 	bl	8005d18 <HAL_I2C_Init>
 8001538:	4603      	mov	r3, r0
 800153a:	2b00      	cmp	r3, #0
 800153c:	d001      	beq.n	8001542 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800153e:	f000 f97f 	bl	8001840 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001542:	2100      	movs	r1, #0
 8001544:	4809      	ldr	r0, [pc, #36]	@ (800156c <MX_I2C2_Init+0x74>)
 8001546:	f005 f973 	bl	8006830 <HAL_I2CEx_ConfigAnalogFilter>
 800154a:	4603      	mov	r3, r0
 800154c:	2b00      	cmp	r3, #0
 800154e:	d001      	beq.n	8001554 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001550:	f000 f976 	bl	8001840 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001554:	2100      	movs	r1, #0
 8001556:	4805      	ldr	r0, [pc, #20]	@ (800156c <MX_I2C2_Init+0x74>)
 8001558:	f005 f9b5 	bl	80068c6 <HAL_I2CEx_ConfigDigitalFilter>
 800155c:	4603      	mov	r3, r0
 800155e:	2b00      	cmp	r3, #0
 8001560:	d001      	beq.n	8001566 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8001562:	f000 f96d 	bl	8001840 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001566:	bf00      	nop
 8001568:	bd80      	pop	{r7, pc}
 800156a:	bf00      	nop
 800156c:	200005b0 	.word	0x200005b0
 8001570:	40005800 	.word	0x40005800
 8001574:	40b285c2 	.word	0x40b285c2

08001578 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 800157c:	4b0b      	ldr	r3, [pc, #44]	@ (80015ac <MX_IWDG_Init+0x34>)
 800157e:	4a0c      	ldr	r2, [pc, #48]	@ (80015b0 <MX_IWDG_Init+0x38>)
 8001580:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_32;
 8001582:	4b0a      	ldr	r3, [pc, #40]	@ (80015ac <MX_IWDG_Init+0x34>)
 8001584:	2203      	movs	r2, #3
 8001586:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 8001588:	4b08      	ldr	r3, [pc, #32]	@ (80015ac <MX_IWDG_Init+0x34>)
 800158a:	f640 72ff 	movw	r2, #4095	@ 0xfff
 800158e:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 2000;
 8001590:	4b06      	ldr	r3, [pc, #24]	@ (80015ac <MX_IWDG_Init+0x34>)
 8001592:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8001596:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8001598:	4804      	ldr	r0, [pc, #16]	@ (80015ac <MX_IWDG_Init+0x34>)
 800159a:	f005 f9e0 	bl	800695e <HAL_IWDG_Init>
 800159e:	4603      	mov	r3, r0
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d001      	beq.n	80015a8 <MX_IWDG_Init+0x30>
  {
    Error_Handler();
 80015a4:	f000 f94c 	bl	8001840 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 80015a8:	bf00      	nop
 80015aa:	bd80      	pop	{r7, pc}
 80015ac:	20000604 	.word	0x20000604
 80015b0:	40003000 	.word	0x40003000

080015b4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80015b8:	4b22      	ldr	r3, [pc, #136]	@ (8001644 <MX_USART1_UART_Init+0x90>)
 80015ba:	4a23      	ldr	r2, [pc, #140]	@ (8001648 <MX_USART1_UART_Init+0x94>)
 80015bc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80015be:	4b21      	ldr	r3, [pc, #132]	@ (8001644 <MX_USART1_UART_Init+0x90>)
 80015c0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80015c4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80015c6:	4b1f      	ldr	r3, [pc, #124]	@ (8001644 <MX_USART1_UART_Init+0x90>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80015cc:	4b1d      	ldr	r3, [pc, #116]	@ (8001644 <MX_USART1_UART_Init+0x90>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80015d2:	4b1c      	ldr	r3, [pc, #112]	@ (8001644 <MX_USART1_UART_Init+0x90>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80015d8:	4b1a      	ldr	r3, [pc, #104]	@ (8001644 <MX_USART1_UART_Init+0x90>)
 80015da:	220c      	movs	r2, #12
 80015dc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015de:	4b19      	ldr	r3, [pc, #100]	@ (8001644 <MX_USART1_UART_Init+0x90>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80015e4:	4b17      	ldr	r3, [pc, #92]	@ (8001644 <MX_USART1_UART_Init+0x90>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80015ea:	4b16      	ldr	r3, [pc, #88]	@ (8001644 <MX_USART1_UART_Init+0x90>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80015f0:	4b14      	ldr	r3, [pc, #80]	@ (8001644 <MX_USART1_UART_Init+0x90>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80015f6:	4b13      	ldr	r3, [pc, #76]	@ (8001644 <MX_USART1_UART_Init+0x90>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80015fc:	4811      	ldr	r0, [pc, #68]	@ (8001644 <MX_USART1_UART_Init+0x90>)
 80015fe:	f008 fb9f 	bl	8009d40 <HAL_UART_Init>
 8001602:	4603      	mov	r3, r0
 8001604:	2b00      	cmp	r3, #0
 8001606:	d001      	beq.n	800160c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001608:	f000 f91a 	bl	8001840 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800160c:	2100      	movs	r1, #0
 800160e:	480d      	ldr	r0, [pc, #52]	@ (8001644 <MX_USART1_UART_Init+0x90>)
 8001610:	f009 f998 	bl	800a944 <HAL_UARTEx_SetTxFifoThreshold>
 8001614:	4603      	mov	r3, r0
 8001616:	2b00      	cmp	r3, #0
 8001618:	d001      	beq.n	800161e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800161a:	f000 f911 	bl	8001840 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800161e:	2100      	movs	r1, #0
 8001620:	4808      	ldr	r0, [pc, #32]	@ (8001644 <MX_USART1_UART_Init+0x90>)
 8001622:	f009 f9cd 	bl	800a9c0 <HAL_UARTEx_SetRxFifoThreshold>
 8001626:	4603      	mov	r3, r0
 8001628:	2b00      	cmp	r3, #0
 800162a:	d001      	beq.n	8001630 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 800162c:	f000 f908 	bl	8001840 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001630:	4804      	ldr	r0, [pc, #16]	@ (8001644 <MX_USART1_UART_Init+0x90>)
 8001632:	f009 f94e 	bl	800a8d2 <HAL_UARTEx_DisableFifoMode>
 8001636:	4603      	mov	r3, r0
 8001638:	2b00      	cmp	r3, #0
 800163a:	d001      	beq.n	8001640 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 800163c:	f000 f900 	bl	8001840 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001640:	bf00      	nop
 8001642:	bd80      	pop	{r7, pc}
 8001644:	20000614 	.word	0x20000614
 8001648:	40013800 	.word	0x40013800

0800164c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b082      	sub	sp, #8
 8001650:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001652:	4b16      	ldr	r3, [pc, #88]	@ (80016ac <MX_DMA_Init+0x60>)
 8001654:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001656:	4a15      	ldr	r2, [pc, #84]	@ (80016ac <MX_DMA_Init+0x60>)
 8001658:	f043 0304 	orr.w	r3, r3, #4
 800165c:	6493      	str	r3, [r2, #72]	@ 0x48
 800165e:	4b13      	ldr	r3, [pc, #76]	@ (80016ac <MX_DMA_Init+0x60>)
 8001660:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001662:	f003 0304 	and.w	r3, r3, #4
 8001666:	607b      	str	r3, [r7, #4]
 8001668:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800166a:	4b10      	ldr	r3, [pc, #64]	@ (80016ac <MX_DMA_Init+0x60>)
 800166c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800166e:	4a0f      	ldr	r2, [pc, #60]	@ (80016ac <MX_DMA_Init+0x60>)
 8001670:	f043 0301 	orr.w	r3, r3, #1
 8001674:	6493      	str	r3, [r2, #72]	@ 0x48
 8001676:	4b0d      	ldr	r3, [pc, #52]	@ (80016ac <MX_DMA_Init+0x60>)
 8001678:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800167a:	f003 0301 	and.w	r3, r3, #1
 800167e:	603b      	str	r3, [r7, #0]
 8001680:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001682:	2200      	movs	r2, #0
 8001684:	2100      	movs	r1, #0
 8001686:	200b      	movs	r0, #11
 8001688:	f002 fd39 	bl	80040fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800168c:	200b      	movs	r0, #11
 800168e:	f002 fd50 	bl	8004132 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001692:	2200      	movs	r2, #0
 8001694:	2100      	movs	r1, #0
 8001696:	200c      	movs	r0, #12
 8001698:	f002 fd31 	bl	80040fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800169c:	200c      	movs	r0, #12
 800169e:	f002 fd48 	bl	8004132 <HAL_NVIC_EnableIRQ>

}
 80016a2:	bf00      	nop
 80016a4:	3708      	adds	r7, #8
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	bf00      	nop
 80016ac:	40021000 	.word	0x40021000

080016b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b08a      	sub	sp, #40	@ 0x28
 80016b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016b6:	f107 0314 	add.w	r3, r7, #20
 80016ba:	2200      	movs	r2, #0
 80016bc:	601a      	str	r2, [r3, #0]
 80016be:	605a      	str	r2, [r3, #4]
 80016c0:	609a      	str	r2, [r3, #8]
 80016c2:	60da      	str	r2, [r3, #12]
 80016c4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016c6:	4b51      	ldr	r3, [pc, #324]	@ (800180c <MX_GPIO_Init+0x15c>)
 80016c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016ca:	4a50      	ldr	r2, [pc, #320]	@ (800180c <MX_GPIO_Init+0x15c>)
 80016cc:	f043 0304 	orr.w	r3, r3, #4
 80016d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016d2:	4b4e      	ldr	r3, [pc, #312]	@ (800180c <MX_GPIO_Init+0x15c>)
 80016d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016d6:	f003 0304 	and.w	r3, r3, #4
 80016da:	613b      	str	r3, [r7, #16]
 80016dc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80016de:	4b4b      	ldr	r3, [pc, #300]	@ (800180c <MX_GPIO_Init+0x15c>)
 80016e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016e2:	4a4a      	ldr	r2, [pc, #296]	@ (800180c <MX_GPIO_Init+0x15c>)
 80016e4:	f043 0320 	orr.w	r3, r3, #32
 80016e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016ea:	4b48      	ldr	r3, [pc, #288]	@ (800180c <MX_GPIO_Init+0x15c>)
 80016ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016ee:	f003 0320 	and.w	r3, r3, #32
 80016f2:	60fb      	str	r3, [r7, #12]
 80016f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016f6:	4b45      	ldr	r3, [pc, #276]	@ (800180c <MX_GPIO_Init+0x15c>)
 80016f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016fa:	4a44      	ldr	r2, [pc, #272]	@ (800180c <MX_GPIO_Init+0x15c>)
 80016fc:	f043 0301 	orr.w	r3, r3, #1
 8001700:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001702:	4b42      	ldr	r3, [pc, #264]	@ (800180c <MX_GPIO_Init+0x15c>)
 8001704:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001706:	f003 0301 	and.w	r3, r3, #1
 800170a:	60bb      	str	r3, [r7, #8]
 800170c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800170e:	4b3f      	ldr	r3, [pc, #252]	@ (800180c <MX_GPIO_Init+0x15c>)
 8001710:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001712:	4a3e      	ldr	r2, [pc, #248]	@ (800180c <MX_GPIO_Init+0x15c>)
 8001714:	f043 0302 	orr.w	r3, r3, #2
 8001718:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800171a:	4b3c      	ldr	r3, [pc, #240]	@ (800180c <MX_GPIO_Init+0x15c>)
 800171c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800171e:	f003 0302 	and.w	r3, r3, #2
 8001722:	607b      	str	r3, [r7, #4]
 8001724:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001726:	4b39      	ldr	r3, [pc, #228]	@ (800180c <MX_GPIO_Init+0x15c>)
 8001728:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800172a:	4a38      	ldr	r2, [pc, #224]	@ (800180c <MX_GPIO_Init+0x15c>)
 800172c:	f043 0308 	orr.w	r3, r3, #8
 8001730:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001732:	4b36      	ldr	r3, [pc, #216]	@ (800180c <MX_GPIO_Init+0x15c>)
 8001734:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001736:	f003 0308 	and.w	r3, r3, #8
 800173a:	603b      	str	r3, [r7, #0]
 800173c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, B_TH_CS_Pin|B_DIV_CS_Pin|R_TH_CS_Pin|R_DIV_CS_Pin
 800173e:	2200      	movs	r2, #0
 8001740:	f24c 51c0 	movw	r1, #50624	@ 0xc5c0
 8001744:	4832      	ldr	r0, [pc, #200]	@ (8001810 <MX_GPIO_Init+0x160>)
 8001746:	f004 fab5 	bl	8005cb4 <HAL_GPIO_WritePin>
                          |R_PEN_Pin|RED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, B_PEN_Pin|GREEN_Pin, GPIO_PIN_RESET);
 800174a:	2200      	movs	r2, #0
 800174c:	f248 0120 	movw	r1, #32800	@ 0x8020
 8001750:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001754:	f004 faae 	bl	8005cb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, G_PEN_Pin|G_TH_CS_Pin|G_DIV_CS_Pin, GPIO_PIN_RESET);
 8001758:	2200      	movs	r2, #0
 800175a:	f44f 5150 	mov.w	r1, #13312	@ 0x3400
 800175e:	482d      	ldr	r0, [pc, #180]	@ (8001814 <MX_GPIO_Init+0x164>)
 8001760:	f004 faa8 	bl	8005cb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 8001764:	2200      	movs	r2, #0
 8001766:	2104      	movs	r1, #4
 8001768:	482b      	ldr	r0, [pc, #172]	@ (8001818 <MX_GPIO_Init+0x168>)
 800176a:	f004 faa3 	bl	8005cb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LICHTSC_C_Pin GYRO_INT_Pin */
  GPIO_InitStruct.Pin = LICHTSC_C_Pin|GYRO_INT_Pin;
 800176e:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001772:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001774:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001778:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800177a:	2300      	movs	r3, #0
 800177c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800177e:	f107 0314 	add.w	r3, r7, #20
 8001782:	4619      	mov	r1, r3
 8001784:	4822      	ldr	r0, [pc, #136]	@ (8001810 <MX_GPIO_Init+0x160>)
 8001786:	f004 f913 	bl	80059b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : B_TH_CS_Pin B_DIV_CS_Pin R_TH_CS_Pin R_DIV_CS_Pin
                           R_PEN_Pin RED_Pin */
  GPIO_InitStruct.Pin = B_TH_CS_Pin|B_DIV_CS_Pin|R_TH_CS_Pin|R_DIV_CS_Pin
 800178a:	f24c 53c0 	movw	r3, #50624	@ 0xc5c0
 800178e:	617b      	str	r3, [r7, #20]
                          |R_PEN_Pin|RED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001790:	2301      	movs	r3, #1
 8001792:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001794:	2300      	movs	r3, #0
 8001796:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001798:	2300      	movs	r3, #0
 800179a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800179c:	f107 0314 	add.w	r3, r7, #20
 80017a0:	4619      	mov	r1, r3
 80017a2:	481b      	ldr	r0, [pc, #108]	@ (8001810 <MX_GPIO_Init+0x160>)
 80017a4:	f004 f904 	bl	80059b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : B_PEN_Pin GREEN_Pin */
  GPIO_InitStruct.Pin = B_PEN_Pin|GREEN_Pin;
 80017a8:	f248 0320 	movw	r3, #32800	@ 0x8020
 80017ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017ae:	2301      	movs	r3, #1
 80017b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b2:	2300      	movs	r3, #0
 80017b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017b6:	2300      	movs	r3, #0
 80017b8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017ba:	f107 0314 	add.w	r3, r7, #20
 80017be:	4619      	mov	r1, r3
 80017c0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017c4:	f004 f8f4 	bl	80059b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : G_PEN_Pin G_TH_CS_Pin G_DIV_CS_Pin */
  GPIO_InitStruct.Pin = G_PEN_Pin|G_TH_CS_Pin|G_DIV_CS_Pin;
 80017c8:	f44f 5350 	mov.w	r3, #13312	@ 0x3400
 80017cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017ce:	2301      	movs	r3, #1
 80017d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d2:	2300      	movs	r3, #0
 80017d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017d6:	2300      	movs	r3, #0
 80017d8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017da:	f107 0314 	add.w	r3, r7, #20
 80017de:	4619      	mov	r1, r3
 80017e0:	480c      	ldr	r0, [pc, #48]	@ (8001814 <MX_GPIO_Init+0x164>)
 80017e2:	f004 f8e5 	bl	80059b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : GYRO_CS_Pin */
  GPIO_InitStruct.Pin = GYRO_CS_Pin;
 80017e6:	2304      	movs	r3, #4
 80017e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017ea:	2301      	movs	r3, #1
 80017ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ee:	2300      	movs	r3, #0
 80017f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017f2:	2300      	movs	r3, #0
 80017f4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GYRO_CS_GPIO_Port, &GPIO_InitStruct);
 80017f6:	f107 0314 	add.w	r3, r7, #20
 80017fa:	4619      	mov	r1, r3
 80017fc:	4806      	ldr	r0, [pc, #24]	@ (8001818 <MX_GPIO_Init+0x168>)
 80017fe:	f004 f8d7 	bl	80059b0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001802:	bf00      	nop
 8001804:	3728      	adds	r7, #40	@ 0x28
 8001806:	46bd      	mov	sp, r7
 8001808:	bd80      	pop	{r7, pc}
 800180a:	bf00      	nop
 800180c:	40021000 	.word	0x40021000
 8001810:	48000800 	.word	0x48000800
 8001814:	48000400 	.word	0x48000400
 8001818:	48000c00 	.word	0x48000c00

0800181c <__io_putchar>:

/* USER CODE BEGIN 4 */
PUTCHAR_PROTOTYPE
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b082      	sub	sp, #8
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&print_port, (uint8_t *)&ch, 1, 0xFFFF);
 8001824:	1d39      	adds	r1, r7, #4
 8001826:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800182a:	2201      	movs	r2, #1
 800182c:	4803      	ldr	r0, [pc, #12]	@ (800183c <__io_putchar+0x20>)
 800182e:	f008 fad7 	bl	8009de0 <HAL_UART_Transmit>

  return ch;
 8001832:	687b      	ldr	r3, [r7, #4]
}
 8001834:	4618      	mov	r0, r3
 8001836:	3708      	adds	r7, #8
 8001838:	46bd      	mov	sp, r7
 800183a:	bd80      	pop	{r7, pc}
 800183c:	20000614 	.word	0x20000614

08001840 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001840:	b480      	push	{r7}
 8001842:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001844:	b672      	cpsid	i
}
 8001846:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001848:	bf00      	nop
 800184a:	e7fd      	b.n	8001848 <Error_Handler+0x8>

0800184c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b082      	sub	sp, #8
 8001850:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001852:	4b13      	ldr	r3, [pc, #76]	@ (80018a0 <HAL_MspInit+0x54>)
 8001854:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001856:	4a12      	ldr	r2, [pc, #72]	@ (80018a0 <HAL_MspInit+0x54>)
 8001858:	f043 0301 	orr.w	r3, r3, #1
 800185c:	6613      	str	r3, [r2, #96]	@ 0x60
 800185e:	4b10      	ldr	r3, [pc, #64]	@ (80018a0 <HAL_MspInit+0x54>)
 8001860:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001862:	f003 0301 	and.w	r3, r3, #1
 8001866:	607b      	str	r3, [r7, #4]
 8001868:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800186a:	4b0d      	ldr	r3, [pc, #52]	@ (80018a0 <HAL_MspInit+0x54>)
 800186c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800186e:	4a0c      	ldr	r2, [pc, #48]	@ (80018a0 <HAL_MspInit+0x54>)
 8001870:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001874:	6593      	str	r3, [r2, #88]	@ 0x58
 8001876:	4b0a      	ldr	r3, [pc, #40]	@ (80018a0 <HAL_MspInit+0x54>)
 8001878:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800187a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800187e:	603b      	str	r3, [r7, #0]
 8001880:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Configure the internal voltage reference buffer voltage scale
  */
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE0);
 8001882:	2000      	movs	r0, #0
 8001884:	f000 fe3e 	bl	8002504 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>

  /** Configure the internal voltage reference buffer high impedance mode
  */
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 8001888:	2000      	movs	r0, #0
 800188a:	f000 fe4f 	bl	800252c <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>

  /** Enable the Internal Voltage Reference buffer
  */
  HAL_SYSCFG_EnableVREFBUF();
 800188e:	f000 fe61 	bl	8002554 <HAL_SYSCFG_EnableVREFBUF>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001892:	f006 fe69 	bl	8008568 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001896:	bf00      	nop
 8001898:	3708      	adds	r7, #8
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	40021000 	.word	0x40021000

080018a4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b0a0      	sub	sp, #128	@ 0x80
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018ac:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80018b0:	2200      	movs	r2, #0
 80018b2:	601a      	str	r2, [r3, #0]
 80018b4:	605a      	str	r2, [r3, #4]
 80018b6:	609a      	str	r2, [r3, #8]
 80018b8:	60da      	str	r2, [r3, #12]
 80018ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018bc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80018c0:	2244      	movs	r2, #68	@ 0x44
 80018c2:	2100      	movs	r1, #0
 80018c4:	4618      	mov	r0, r3
 80018c6:	f00d fb63 	bl	800ef90 <memset>
  if(hadc->Instance==ADC1)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80018d2:	f040 8082 	bne.w	80019da <HAL_ADC_MspInit+0x136>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80018d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80018da:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80018dc:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80018e0:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018e2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80018e6:	4618      	mov	r0, r3
 80018e8:	f007 fb7c 	bl	8008fe4 <HAL_RCCEx_PeriphCLKConfig>
 80018ec:	4603      	mov	r3, r0
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d001      	beq.n	80018f6 <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 80018f2:	f7ff ffa5 	bl	8001840 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 80018f6:	4b8b      	ldr	r3, [pc, #556]	@ (8001b24 <HAL_ADC_MspInit+0x280>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	3301      	adds	r3, #1
 80018fc:	4a89      	ldr	r2, [pc, #548]	@ (8001b24 <HAL_ADC_MspInit+0x280>)
 80018fe:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001900:	4b88      	ldr	r3, [pc, #544]	@ (8001b24 <HAL_ADC_MspInit+0x280>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	2b01      	cmp	r3, #1
 8001906:	d10b      	bne.n	8001920 <HAL_ADC_MspInit+0x7c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001908:	4b87      	ldr	r3, [pc, #540]	@ (8001b28 <HAL_ADC_MspInit+0x284>)
 800190a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800190c:	4a86      	ldr	r2, [pc, #536]	@ (8001b28 <HAL_ADC_MspInit+0x284>)
 800190e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001912:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001914:	4b84      	ldr	r3, [pc, #528]	@ (8001b28 <HAL_ADC_MspInit+0x284>)
 8001916:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001918:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800191c:	627b      	str	r3, [r7, #36]	@ 0x24
 800191e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001920:	4b81      	ldr	r3, [pc, #516]	@ (8001b28 <HAL_ADC_MspInit+0x284>)
 8001922:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001924:	4a80      	ldr	r2, [pc, #512]	@ (8001b28 <HAL_ADC_MspInit+0x284>)
 8001926:	f043 0304 	orr.w	r3, r3, #4
 800192a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800192c:	4b7e      	ldr	r3, [pc, #504]	@ (8001b28 <HAL_ADC_MspInit+0x284>)
 800192e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001930:	f003 0304 	and.w	r3, r3, #4
 8001934:	623b      	str	r3, [r7, #32]
 8001936:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001938:	4b7b      	ldr	r3, [pc, #492]	@ (8001b28 <HAL_ADC_MspInit+0x284>)
 800193a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800193c:	4a7a      	ldr	r2, [pc, #488]	@ (8001b28 <HAL_ADC_MspInit+0x284>)
 800193e:	f043 0301 	orr.w	r3, r3, #1
 8001942:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001944:	4b78      	ldr	r3, [pc, #480]	@ (8001b28 <HAL_ADC_MspInit+0x284>)
 8001946:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001948:	f003 0301 	and.w	r3, r3, #1
 800194c:	61fb      	str	r3, [r7, #28]
 800194e:	69fb      	ldr	r3, [r7, #28]
    PC2     ------> ADC1_IN8
    PC3     ------> ADC1_IN9
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = MSV_ADC_Pin|R_ADC_Pin|G_ADC_Pin|B_ADC_Pin;
 8001950:	230f      	movs	r3, #15
 8001952:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001954:	2303      	movs	r3, #3
 8001956:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001958:	2300      	movs	r3, #0
 800195a:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800195c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001960:	4619      	mov	r1, r3
 8001962:	4872      	ldr	r0, [pc, #456]	@ (8001b2c <HAL_ADC_MspInit+0x288>)
 8001964:	f004 f824 	bl	80059b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B_SHT_P_Pin|B_SHT_N_Pin;
 8001968:	2303      	movs	r3, #3
 800196a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800196c:	2303      	movs	r3, #3
 800196e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001970:	2300      	movs	r3, #0
 8001972:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001974:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001978:	4619      	mov	r1, r3
 800197a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800197e:	f004 f817 	bl	80059b0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001982:	4b6b      	ldr	r3, [pc, #428]	@ (8001b30 <HAL_ADC_MspInit+0x28c>)
 8001984:	4a6b      	ldr	r2, [pc, #428]	@ (8001b34 <HAL_ADC_MspInit+0x290>)
 8001986:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001988:	4b69      	ldr	r3, [pc, #420]	@ (8001b30 <HAL_ADC_MspInit+0x28c>)
 800198a:	2205      	movs	r2, #5
 800198c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800198e:	4b68      	ldr	r3, [pc, #416]	@ (8001b30 <HAL_ADC_MspInit+0x28c>)
 8001990:	2200      	movs	r2, #0
 8001992:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001994:	4b66      	ldr	r3, [pc, #408]	@ (8001b30 <HAL_ADC_MspInit+0x28c>)
 8001996:	2200      	movs	r2, #0
 8001998:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800199a:	4b65      	ldr	r3, [pc, #404]	@ (8001b30 <HAL_ADC_MspInit+0x28c>)
 800199c:	2280      	movs	r2, #128	@ 0x80
 800199e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80019a0:	4b63      	ldr	r3, [pc, #396]	@ (8001b30 <HAL_ADC_MspInit+0x28c>)
 80019a2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80019a6:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80019a8:	4b61      	ldr	r3, [pc, #388]	@ (8001b30 <HAL_ADC_MspInit+0x28c>)
 80019aa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80019ae:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80019b0:	4b5f      	ldr	r3, [pc, #380]	@ (8001b30 <HAL_ADC_MspInit+0x28c>)
 80019b2:	2220      	movs	r2, #32
 80019b4:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80019b6:	4b5e      	ldr	r3, [pc, #376]	@ (8001b30 <HAL_ADC_MspInit+0x28c>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80019bc:	485c      	ldr	r0, [pc, #368]	@ (8001b30 <HAL_ADC_MspInit+0x28c>)
 80019be:	f002 fea1 	bl	8004704 <HAL_DMA_Init>
 80019c2:	4603      	mov	r3, r0
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d001      	beq.n	80019cc <HAL_ADC_MspInit+0x128>
    {
      Error_Handler();
 80019c8:	f7ff ff3a 	bl	8001840 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	4a58      	ldr	r2, [pc, #352]	@ (8001b30 <HAL_ADC_MspInit+0x28c>)
 80019d0:	655a      	str	r2, [r3, #84]	@ 0x54
 80019d2:	4a57      	ldr	r2, [pc, #348]	@ (8001b30 <HAL_ADC_MspInit+0x28c>)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	6293      	str	r3, [r2, #40]	@ 0x28
    /* USER CODE BEGIN ADC2_MspInit 1 */

    /* USER CODE END ADC2_MspInit 1 */
  }

}
 80019d8:	e09f      	b.n	8001b1a <HAL_ADC_MspInit+0x276>
  else if(hadc->Instance==ADC2)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	4a56      	ldr	r2, [pc, #344]	@ (8001b38 <HAL_ADC_MspInit+0x294>)
 80019e0:	4293      	cmp	r3, r2
 80019e2:	f040 809a 	bne.w	8001b1a <HAL_ADC_MspInit+0x276>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80019e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80019ea:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80019ec:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80019f0:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019f2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80019f6:	4618      	mov	r0, r3
 80019f8:	f007 faf4 	bl	8008fe4 <HAL_RCCEx_PeriphCLKConfig>
 80019fc:	4603      	mov	r3, r0
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d001      	beq.n	8001a06 <HAL_ADC_MspInit+0x162>
      Error_Handler();
 8001a02:	f7ff ff1d 	bl	8001840 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001a06:	4b47      	ldr	r3, [pc, #284]	@ (8001b24 <HAL_ADC_MspInit+0x280>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	3301      	adds	r3, #1
 8001a0c:	4a45      	ldr	r2, [pc, #276]	@ (8001b24 <HAL_ADC_MspInit+0x280>)
 8001a0e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001a10:	4b44      	ldr	r3, [pc, #272]	@ (8001b24 <HAL_ADC_MspInit+0x280>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	2b01      	cmp	r3, #1
 8001a16:	d10b      	bne.n	8001a30 <HAL_ADC_MspInit+0x18c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001a18:	4b43      	ldr	r3, [pc, #268]	@ (8001b28 <HAL_ADC_MspInit+0x284>)
 8001a1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a1c:	4a42      	ldr	r2, [pc, #264]	@ (8001b28 <HAL_ADC_MspInit+0x284>)
 8001a1e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001a22:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a24:	4b40      	ldr	r3, [pc, #256]	@ (8001b28 <HAL_ADC_MspInit+0x284>)
 8001a26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a28:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001a2c:	61bb      	str	r3, [r7, #24]
 8001a2e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a30:	4b3d      	ldr	r3, [pc, #244]	@ (8001b28 <HAL_ADC_MspInit+0x284>)
 8001a32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a34:	4a3c      	ldr	r2, [pc, #240]	@ (8001b28 <HAL_ADC_MspInit+0x284>)
 8001a36:	f043 0301 	orr.w	r3, r3, #1
 8001a3a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a3c:	4b3a      	ldr	r3, [pc, #232]	@ (8001b28 <HAL_ADC_MspInit+0x284>)
 8001a3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a40:	f003 0301 	and.w	r3, r3, #1
 8001a44:	617b      	str	r3, [r7, #20]
 8001a46:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a48:	4b37      	ldr	r3, [pc, #220]	@ (8001b28 <HAL_ADC_MspInit+0x284>)
 8001a4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a4c:	4a36      	ldr	r2, [pc, #216]	@ (8001b28 <HAL_ADC_MspInit+0x284>)
 8001a4e:	f043 0304 	orr.w	r3, r3, #4
 8001a52:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a54:	4b34      	ldr	r3, [pc, #208]	@ (8001b28 <HAL_ADC_MspInit+0x284>)
 8001a56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a58:	f003 0304 	and.w	r3, r3, #4
 8001a5c:	613b      	str	r3, [r7, #16]
 8001a5e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a60:	4b31      	ldr	r3, [pc, #196]	@ (8001b28 <HAL_ADC_MspInit+0x284>)
 8001a62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a64:	4a30      	ldr	r2, [pc, #192]	@ (8001b28 <HAL_ADC_MspInit+0x284>)
 8001a66:	f043 0302 	orr.w	r3, r3, #2
 8001a6a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a6c:	4b2e      	ldr	r3, [pc, #184]	@ (8001b28 <HAL_ADC_MspInit+0x284>)
 8001a6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a70:	f003 0302 	and.w	r3, r3, #2
 8001a74:	60fb      	str	r3, [r7, #12]
 8001a76:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = BSV_ADC_Pin|G_SHT_P_Pin;
 8001a78:	2390      	movs	r3, #144	@ 0x90
 8001a7a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a7c:	2303      	movs	r3, #3
 8001a7e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a80:	2300      	movs	r3, #0
 8001a82:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a84:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001a88:	4619      	mov	r1, r3
 8001a8a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a8e:	f003 ff8f 	bl	80059b0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = G_SHT_N_Pin|GSV_ADC_Pin;
 8001a92:	2330      	movs	r3, #48	@ 0x30
 8001a94:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a96:	2303      	movs	r3, #3
 8001a98:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a9e:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001aa2:	4619      	mov	r1, r3
 8001aa4:	4821      	ldr	r0, [pc, #132]	@ (8001b2c <HAL_ADC_MspInit+0x288>)
 8001aa6:	f003 ff83 	bl	80059b0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RSV_ADC_Pin|R_SHT_P_Pin|R_SHT_N_Pin;
 8001aaa:	f648 0304 	movw	r3, #34820	@ 0x8804
 8001aae:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ab0:	2303      	movs	r3, #3
 8001ab2:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ab8:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001abc:	4619      	mov	r1, r3
 8001abe:	481f      	ldr	r0, [pc, #124]	@ (8001b3c <HAL_ADC_MspInit+0x298>)
 8001ac0:	f003 ff76 	bl	80059b0 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel2;
 8001ac4:	4b1e      	ldr	r3, [pc, #120]	@ (8001b40 <HAL_ADC_MspInit+0x29c>)
 8001ac6:	4a1f      	ldr	r2, [pc, #124]	@ (8001b44 <HAL_ADC_MspInit+0x2a0>)
 8001ac8:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 8001aca:	4b1d      	ldr	r3, [pc, #116]	@ (8001b40 <HAL_ADC_MspInit+0x29c>)
 8001acc:	2224      	movs	r2, #36	@ 0x24
 8001ace:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001ad0:	4b1b      	ldr	r3, [pc, #108]	@ (8001b40 <HAL_ADC_MspInit+0x29c>)
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ad6:	4b1a      	ldr	r3, [pc, #104]	@ (8001b40 <HAL_ADC_MspInit+0x29c>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8001adc:	4b18      	ldr	r3, [pc, #96]	@ (8001b40 <HAL_ADC_MspInit+0x29c>)
 8001ade:	2280      	movs	r2, #128	@ 0x80
 8001ae0:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001ae2:	4b17      	ldr	r3, [pc, #92]	@ (8001b40 <HAL_ADC_MspInit+0x29c>)
 8001ae4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001ae8:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001aea:	4b15      	ldr	r3, [pc, #84]	@ (8001b40 <HAL_ADC_MspInit+0x29c>)
 8001aec:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001af0:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8001af2:	4b13      	ldr	r3, [pc, #76]	@ (8001b40 <HAL_ADC_MspInit+0x29c>)
 8001af4:	2220      	movs	r2, #32
 8001af6:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8001af8:	4b11      	ldr	r3, [pc, #68]	@ (8001b40 <HAL_ADC_MspInit+0x29c>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8001afe:	4810      	ldr	r0, [pc, #64]	@ (8001b40 <HAL_ADC_MspInit+0x29c>)
 8001b00:	f002 fe00 	bl	8004704 <HAL_DMA_Init>
 8001b04:	4603      	mov	r3, r0
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d001      	beq.n	8001b0e <HAL_ADC_MspInit+0x26a>
      Error_Handler();
 8001b0a:	f7ff fe99 	bl	8001840 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	4a0b      	ldr	r2, [pc, #44]	@ (8001b40 <HAL_ADC_MspInit+0x29c>)
 8001b12:	655a      	str	r2, [r3, #84]	@ 0x54
 8001b14:	4a0a      	ldr	r2, [pc, #40]	@ (8001b40 <HAL_ADC_MspInit+0x29c>)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8001b1a:	bf00      	nop
 8001b1c:	3780      	adds	r7, #128	@ 0x80
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	200006a8 	.word	0x200006a8
 8001b28:	40021000 	.word	0x40021000
 8001b2c:	48000800 	.word	0x48000800
 8001b30:	200003d4 	.word	0x200003d4
 8001b34:	40020008 	.word	0x40020008
 8001b38:	50000100 	.word	0x50000100
 8001b3c:	48000400 	.word	0x48000400
 8001b40:	20000434 	.word	0x20000434
 8001b44:	4002001c 	.word	0x4002001c

08001b48 <HAL_COMP_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcomp: COMP handle pointer
  * @retval None
  */
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b08c      	sub	sp, #48	@ 0x30
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b50:	f107 031c 	add.w	r3, r7, #28
 8001b54:	2200      	movs	r2, #0
 8001b56:	601a      	str	r2, [r3, #0]
 8001b58:	605a      	str	r2, [r3, #4]
 8001b5a:	609a      	str	r2, [r3, #8]
 8001b5c:	60da      	str	r2, [r3, #12]
 8001b5e:	611a      	str	r2, [r3, #16]
  if(hcomp->Instance==COMP1)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	4a4d      	ldr	r2, [pc, #308]	@ (8001c9c <HAL_COMP_MspInit+0x154>)
 8001b66:	4293      	cmp	r3, r2
 8001b68:	d135      	bne.n	8001bd6 <HAL_COMP_MspInit+0x8e>
  {
    /* USER CODE BEGIN COMP1_MspInit 0 */

    /* USER CODE END COMP1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b6a:	4b4d      	ldr	r3, [pc, #308]	@ (8001ca0 <HAL_COMP_MspInit+0x158>)
 8001b6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b6e:	4a4c      	ldr	r2, [pc, #304]	@ (8001ca0 <HAL_COMP_MspInit+0x158>)
 8001b70:	f043 0301 	orr.w	r3, r3, #1
 8001b74:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b76:	4b4a      	ldr	r3, [pc, #296]	@ (8001ca0 <HAL_COMP_MspInit+0x158>)
 8001b78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b7a:	f003 0301 	and.w	r3, r3, #1
 8001b7e:	61bb      	str	r3, [r7, #24]
 8001b80:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b82:	4b47      	ldr	r3, [pc, #284]	@ (8001ca0 <HAL_COMP_MspInit+0x158>)
 8001b84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b86:	4a46      	ldr	r2, [pc, #280]	@ (8001ca0 <HAL_COMP_MspInit+0x158>)
 8001b88:	f043 0302 	orr.w	r3, r3, #2
 8001b8c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b8e:	4b44      	ldr	r3, [pc, #272]	@ (8001ca0 <HAL_COMP_MspInit+0x158>)
 8001b90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b92:	f003 0302 	and.w	r3, r3, #2
 8001b96:	617b      	str	r3, [r7, #20]
 8001b98:	697b      	ldr	r3, [r7, #20]
    /**COMP1 GPIO Configuration
    PA6     ------> COMP1_OUT
    PB1     ------> COMP1_INP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001b9a:	2340      	movs	r3, #64	@ 0x40
 8001b9c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b9e:	2302      	movs	r3, #2
 8001ba0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_COMP1;
 8001baa:	2308      	movs	r3, #8
 8001bac:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bae:	f107 031c 	add.w	r3, r7, #28
 8001bb2:	4619      	mov	r1, r3
 8001bb4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bb8:	f003 fefa 	bl	80059b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001bbc:	2302      	movs	r3, #2
 8001bbe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001bc0:	2303      	movs	r3, #3
 8001bc2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bc8:	f107 031c 	add.w	r3, r7, #28
 8001bcc:	4619      	mov	r1, r3
 8001bce:	4835      	ldr	r0, [pc, #212]	@ (8001ca4 <HAL_COMP_MspInit+0x15c>)
 8001bd0:	f003 feee 	bl	80059b0 <HAL_GPIO_Init>
    /* USER CODE BEGIN COMP4_MspInit 1 */

    /* USER CODE END COMP4_MspInit 1 */
  }

}
 8001bd4:	e05d      	b.n	8001c92 <HAL_COMP_MspInit+0x14a>
  else if(hcomp->Instance==COMP2)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	4a33      	ldr	r2, [pc, #204]	@ (8001ca8 <HAL_COMP_MspInit+0x160>)
 8001bdc:	4293      	cmp	r3, r2
 8001bde:	d12a      	bne.n	8001c36 <HAL_COMP_MspInit+0xee>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001be0:	4b2f      	ldr	r3, [pc, #188]	@ (8001ca0 <HAL_COMP_MspInit+0x158>)
 8001be2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001be4:	4a2e      	ldr	r2, [pc, #184]	@ (8001ca0 <HAL_COMP_MspInit+0x158>)
 8001be6:	f043 0301 	orr.w	r3, r3, #1
 8001bea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001bec:	4b2c      	ldr	r3, [pc, #176]	@ (8001ca0 <HAL_COMP_MspInit+0x158>)
 8001bee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bf0:	f003 0301 	and.w	r3, r3, #1
 8001bf4:	613b      	str	r3, [r7, #16]
 8001bf6:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001bf8:	2304      	movs	r3, #4
 8001bfa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bfc:	2302      	movs	r3, #2
 8001bfe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c00:	2300      	movs	r3, #0
 8001c02:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c04:	2300      	movs	r3, #0
 8001c06:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_COMP2;
 8001c08:	2308      	movs	r3, #8
 8001c0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c0c:	f107 031c 	add.w	r3, r7, #28
 8001c10:	4619      	mov	r1, r3
 8001c12:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c16:	f003 fecb 	bl	80059b0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001c1a:	2308      	movs	r3, #8
 8001c1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c1e:	2303      	movs	r3, #3
 8001c20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c22:	2300      	movs	r3, #0
 8001c24:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c26:	f107 031c 	add.w	r3, r7, #28
 8001c2a:	4619      	mov	r1, r3
 8001c2c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c30:	f003 febe 	bl	80059b0 <HAL_GPIO_Init>
}
 8001c34:	e02d      	b.n	8001c92 <HAL_COMP_MspInit+0x14a>
  else if(hcomp->Instance==COMP4)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	4a1c      	ldr	r2, [pc, #112]	@ (8001cac <HAL_COMP_MspInit+0x164>)
 8001c3c:	4293      	cmp	r3, r2
 8001c3e:	d128      	bne.n	8001c92 <HAL_COMP_MspInit+0x14a>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c40:	4b17      	ldr	r3, [pc, #92]	@ (8001ca0 <HAL_COMP_MspInit+0x158>)
 8001c42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c44:	4a16      	ldr	r2, [pc, #88]	@ (8001ca0 <HAL_COMP_MspInit+0x158>)
 8001c46:	f043 0302 	orr.w	r3, r3, #2
 8001c4a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c4c:	4b14      	ldr	r3, [pc, #80]	@ (8001ca0 <HAL_COMP_MspInit+0x158>)
 8001c4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c50:	f003 0302 	and.w	r3, r3, #2
 8001c54:	60fb      	str	r3, [r7, #12]
 8001c56:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001c58:	2301      	movs	r3, #1
 8001c5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c5c:	2303      	movs	r3, #3
 8001c5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c60:	2300      	movs	r3, #0
 8001c62:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c64:	f107 031c 	add.w	r3, r7, #28
 8001c68:	4619      	mov	r1, r3
 8001c6a:	480e      	ldr	r0, [pc, #56]	@ (8001ca4 <HAL_COMP_MspInit+0x15c>)
 8001c6c:	f003 fea0 	bl	80059b0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001c70:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001c74:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c76:	2302      	movs	r3, #2
 8001c78:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_COMP4;
 8001c82:	2308      	movs	r3, #8
 8001c84:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c86:	f107 031c 	add.w	r3, r7, #28
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	4805      	ldr	r0, [pc, #20]	@ (8001ca4 <HAL_COMP_MspInit+0x15c>)
 8001c8e:	f003 fe8f 	bl	80059b0 <HAL_GPIO_Init>
}
 8001c92:	bf00      	nop
 8001c94:	3730      	adds	r7, #48	@ 0x30
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	40010200 	.word	0x40010200
 8001ca0:	40021000 	.word	0x40021000
 8001ca4:	48000400 	.word	0x48000400
 8001ca8:	40010204 	.word	0x40010204
 8001cac:	4001020c 	.word	0x4001020c

08001cb0 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	b085      	sub	sp, #20
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4a0a      	ldr	r2, [pc, #40]	@ (8001ce8 <HAL_CRC_MspInit+0x38>)
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d10b      	bne.n	8001cda <HAL_CRC_MspInit+0x2a>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001cc2:	4b0a      	ldr	r3, [pc, #40]	@ (8001cec <HAL_CRC_MspInit+0x3c>)
 8001cc4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001cc6:	4a09      	ldr	r2, [pc, #36]	@ (8001cec <HAL_CRC_MspInit+0x3c>)
 8001cc8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001ccc:	6493      	str	r3, [r2, #72]	@ 0x48
 8001cce:	4b07      	ldr	r3, [pc, #28]	@ (8001cec <HAL_CRC_MspInit+0x3c>)
 8001cd0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001cd2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001cd6:	60fb      	str	r3, [r7, #12]
 8001cd8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8001cda:	bf00      	nop
 8001cdc:	3714      	adds	r7, #20
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr
 8001ce6:	bf00      	nop
 8001ce8:	40023000 	.word	0x40023000
 8001cec:	40021000 	.word	0x40021000

08001cf0 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	b085      	sub	sp, #20
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  if(hdac->Instance==DAC1)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4a13      	ldr	r2, [pc, #76]	@ (8001d4c <HAL_DAC_MspInit+0x5c>)
 8001cfe:	4293      	cmp	r3, r2
 8001d00:	d10c      	bne.n	8001d1c <HAL_DAC_MspInit+0x2c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001d02:	4b13      	ldr	r3, [pc, #76]	@ (8001d50 <HAL_DAC_MspInit+0x60>)
 8001d04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d06:	4a12      	ldr	r2, [pc, #72]	@ (8001d50 <HAL_DAC_MspInit+0x60>)
 8001d08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d0c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d0e:	4b10      	ldr	r3, [pc, #64]	@ (8001d50 <HAL_DAC_MspInit+0x60>)
 8001d10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d12:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d16:	60fb      	str	r3, [r7, #12]
 8001d18:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN DAC3_MspInit 1 */

    /* USER CODE END DAC3_MspInit 1 */
  }

}
 8001d1a:	e010      	b.n	8001d3e <HAL_DAC_MspInit+0x4e>
  else if(hdac->Instance==DAC3)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4a0c      	ldr	r2, [pc, #48]	@ (8001d54 <HAL_DAC_MspInit+0x64>)
 8001d22:	4293      	cmp	r3, r2
 8001d24:	d10b      	bne.n	8001d3e <HAL_DAC_MspInit+0x4e>
    __HAL_RCC_DAC3_CLK_ENABLE();
 8001d26:	4b0a      	ldr	r3, [pc, #40]	@ (8001d50 <HAL_DAC_MspInit+0x60>)
 8001d28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d2a:	4a09      	ldr	r2, [pc, #36]	@ (8001d50 <HAL_DAC_MspInit+0x60>)
 8001d2c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d30:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d32:	4b07      	ldr	r3, [pc, #28]	@ (8001d50 <HAL_DAC_MspInit+0x60>)
 8001d34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d36:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001d3a:	60bb      	str	r3, [r7, #8]
 8001d3c:	68bb      	ldr	r3, [r7, #8]
}
 8001d3e:	bf00      	nop
 8001d40:	3714      	adds	r7, #20
 8001d42:	46bd      	mov	sp, r7
 8001d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d48:	4770      	bx	lr
 8001d4a:	bf00      	nop
 8001d4c:	50000800 	.word	0x50000800
 8001d50:	40021000 	.word	0x40021000
 8001d54:	50001000 	.word	0x50001000

08001d58 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b09a      	sub	sp, #104	@ 0x68
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d60:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001d64:	2200      	movs	r2, #0
 8001d66:	601a      	str	r2, [r3, #0]
 8001d68:	605a      	str	r2, [r3, #4]
 8001d6a:	609a      	str	r2, [r3, #8]
 8001d6c:	60da      	str	r2, [r3, #12]
 8001d6e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d70:	f107 0310 	add.w	r3, r7, #16
 8001d74:	2244      	movs	r2, #68	@ 0x44
 8001d76:	2100      	movs	r1, #0
 8001d78:	4618      	mov	r0, r3
 8001d7a:	f00d f909 	bl	800ef90 <memset>
  if(hfdcan->Instance==FDCAN1)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	4a24      	ldr	r2, [pc, #144]	@ (8001e14 <HAL_FDCAN_MspInit+0xbc>)
 8001d84:	4293      	cmp	r3, r2
 8001d86:	d140      	bne.n	8001e0a <HAL_FDCAN_MspInit+0xb2>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001d88:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d8c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8001d8e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001d92:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d94:	f107 0310 	add.w	r3, r7, #16
 8001d98:	4618      	mov	r0, r3
 8001d9a:	f007 f923 	bl	8008fe4 <HAL_RCCEx_PeriphCLKConfig>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d001      	beq.n	8001da8 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8001da4:	f7ff fd4c 	bl	8001840 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001da8:	4b1b      	ldr	r3, [pc, #108]	@ (8001e18 <HAL_FDCAN_MspInit+0xc0>)
 8001daa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dac:	4a1a      	ldr	r2, [pc, #104]	@ (8001e18 <HAL_FDCAN_MspInit+0xc0>)
 8001dae:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001db2:	6593      	str	r3, [r2, #88]	@ 0x58
 8001db4:	4b18      	ldr	r3, [pc, #96]	@ (8001e18 <HAL_FDCAN_MspInit+0xc0>)
 8001db6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001db8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001dbc:	60fb      	str	r3, [r7, #12]
 8001dbe:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dc0:	4b15      	ldr	r3, [pc, #84]	@ (8001e18 <HAL_FDCAN_MspInit+0xc0>)
 8001dc2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dc4:	4a14      	ldr	r2, [pc, #80]	@ (8001e18 <HAL_FDCAN_MspInit+0xc0>)
 8001dc6:	f043 0302 	orr.w	r3, r3, #2
 8001dca:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001dcc:	4b12      	ldr	r3, [pc, #72]	@ (8001e18 <HAL_FDCAN_MspInit+0xc0>)
 8001dce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dd0:	f003 0302 	and.w	r3, r3, #2
 8001dd4:	60bb      	str	r3, [r7, #8]
 8001dd6:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PB8-BOOT0     ------> FDCAN1_RX
    PB9     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001dd8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001ddc:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dde:	2302      	movs	r3, #2
 8001de0:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de2:	2300      	movs	r3, #0
 8001de4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001de6:	2300      	movs	r3, #0
 8001de8:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001dea:	2309      	movs	r3, #9
 8001dec:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dee:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001df2:	4619      	mov	r1, r3
 8001df4:	4809      	ldr	r0, [pc, #36]	@ (8001e1c <HAL_FDCAN_MspInit+0xc4>)
 8001df6:	f003 fddb 	bl	80059b0 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	2100      	movs	r1, #0
 8001dfe:	2015      	movs	r0, #21
 8001e00:	f002 f97d 	bl	80040fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8001e04:	2015      	movs	r0, #21
 8001e06:	f002 f994 	bl	8004132 <HAL_NVIC_EnableIRQ>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8001e0a:	bf00      	nop
 8001e0c:	3768      	adds	r7, #104	@ 0x68
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop
 8001e14:	40006400 	.word	0x40006400
 8001e18:	40021000 	.word	0x40021000
 8001e1c:	48000400 	.word	0x48000400

08001e20 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b09a      	sub	sp, #104	@ 0x68
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e28:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	601a      	str	r2, [r3, #0]
 8001e30:	605a      	str	r2, [r3, #4]
 8001e32:	609a      	str	r2, [r3, #8]
 8001e34:	60da      	str	r2, [r3, #12]
 8001e36:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e38:	f107 0310 	add.w	r3, r7, #16
 8001e3c:	2244      	movs	r2, #68	@ 0x44
 8001e3e:	2100      	movs	r1, #0
 8001e40:	4618      	mov	r0, r3
 8001e42:	f00d f8a5 	bl	800ef90 <memset>
  if(hi2c->Instance==I2C2)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	4a1f      	ldr	r2, [pc, #124]	@ (8001ec8 <HAL_I2C_MspInit+0xa8>)
 8001e4c:	4293      	cmp	r3, r2
 8001e4e:	d137      	bne.n	8001ec0 <HAL_I2C_MspInit+0xa0>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001e50:	2380      	movs	r3, #128	@ 0x80
 8001e52:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001e54:	2300      	movs	r3, #0
 8001e56:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e58:	f107 0310 	add.w	r3, r7, #16
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	f007 f8c1 	bl	8008fe4 <HAL_RCCEx_PeriphCLKConfig>
 8001e62:	4603      	mov	r3, r0
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d001      	beq.n	8001e6c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001e68:	f7ff fcea 	bl	8001840 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e6c:	4b17      	ldr	r3, [pc, #92]	@ (8001ecc <HAL_I2C_MspInit+0xac>)
 8001e6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e70:	4a16      	ldr	r2, [pc, #88]	@ (8001ecc <HAL_I2C_MspInit+0xac>)
 8001e72:	f043 0301 	orr.w	r3, r3, #1
 8001e76:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e78:	4b14      	ldr	r3, [pc, #80]	@ (8001ecc <HAL_I2C_MspInit+0xac>)
 8001e7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e7c:	f003 0301 	and.w	r3, r3, #1
 8001e80:	60fb      	str	r3, [r7, #12]
 8001e82:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PA8     ------> I2C2_SDA
    PA9     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001e84:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001e88:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e8a:	2312      	movs	r3, #18
 8001e8c:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e92:	2300      	movs	r3, #0
 8001e94:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001e96:	2304      	movs	r3, #4
 8001e98:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e9a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001e9e:	4619      	mov	r1, r3
 8001ea0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ea4:	f003 fd84 	bl	80059b0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001ea8:	4b08      	ldr	r3, [pc, #32]	@ (8001ecc <HAL_I2C_MspInit+0xac>)
 8001eaa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001eac:	4a07      	ldr	r2, [pc, #28]	@ (8001ecc <HAL_I2C_MspInit+0xac>)
 8001eae:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001eb2:	6593      	str	r3, [r2, #88]	@ 0x58
 8001eb4:	4b05      	ldr	r3, [pc, #20]	@ (8001ecc <HAL_I2C_MspInit+0xac>)
 8001eb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001eb8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001ebc:	60bb      	str	r3, [r7, #8]
 8001ebe:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8001ec0:	bf00      	nop
 8001ec2:	3768      	adds	r7, #104	@ 0x68
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bd80      	pop	{r7, pc}
 8001ec8:	40005800 	.word	0x40005800
 8001ecc:	40021000 	.word	0x40021000

08001ed0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b09a      	sub	sp, #104	@ 0x68
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ed8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001edc:	2200      	movs	r2, #0
 8001ede:	601a      	str	r2, [r3, #0]
 8001ee0:	605a      	str	r2, [r3, #4]
 8001ee2:	609a      	str	r2, [r3, #8]
 8001ee4:	60da      	str	r2, [r3, #12]
 8001ee6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ee8:	f107 0310 	add.w	r3, r7, #16
 8001eec:	2244      	movs	r2, #68	@ 0x44
 8001eee:	2100      	movs	r1, #0
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	f00d f84d 	bl	800ef90 <memset>
  if(huart->Instance==USART1)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	4a1e      	ldr	r2, [pc, #120]	@ (8001f74 <HAL_UART_MspInit+0xa4>)
 8001efc:	4293      	cmp	r3, r2
 8001efe:	d135      	bne.n	8001f6c <HAL_UART_MspInit+0x9c>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001f00:	2301      	movs	r3, #1
 8001f02:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001f04:	2300      	movs	r3, #0
 8001f06:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f08:	f107 0310 	add.w	r3, r7, #16
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	f007 f869 	bl	8008fe4 <HAL_RCCEx_PeriphCLKConfig>
 8001f12:	4603      	mov	r3, r0
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d001      	beq.n	8001f1c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001f18:	f7ff fc92 	bl	8001840 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f1c:	4b16      	ldr	r3, [pc, #88]	@ (8001f78 <HAL_UART_MspInit+0xa8>)
 8001f1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f20:	4a15      	ldr	r2, [pc, #84]	@ (8001f78 <HAL_UART_MspInit+0xa8>)
 8001f22:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f26:	6613      	str	r3, [r2, #96]	@ 0x60
 8001f28:	4b13      	ldr	r3, [pc, #76]	@ (8001f78 <HAL_UART_MspInit+0xa8>)
 8001f2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f2c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f30:	60fb      	str	r3, [r7, #12]
 8001f32:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f34:	4b10      	ldr	r3, [pc, #64]	@ (8001f78 <HAL_UART_MspInit+0xa8>)
 8001f36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f38:	4a0f      	ldr	r2, [pc, #60]	@ (8001f78 <HAL_UART_MspInit+0xa8>)
 8001f3a:	f043 0302 	orr.w	r3, r3, #2
 8001f3e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f40:	4b0d      	ldr	r3, [pc, #52]	@ (8001f78 <HAL_UART_MspInit+0xa8>)
 8001f42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f44:	f003 0302 	and.w	r3, r3, #2
 8001f48:	60bb      	str	r3, [r7, #8]
 8001f4a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001f4c:	23c0      	movs	r3, #192	@ 0xc0
 8001f4e:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f50:	2302      	movs	r3, #2
 8001f52:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f54:	2300      	movs	r3, #0
 8001f56:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001f5c:	2307      	movs	r3, #7
 8001f5e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f60:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001f64:	4619      	mov	r1, r3
 8001f66:	4805      	ldr	r0, [pc, #20]	@ (8001f7c <HAL_UART_MspInit+0xac>)
 8001f68:	f003 fd22 	bl	80059b0 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001f6c:	bf00      	nop
 8001f6e:	3768      	adds	r7, #104	@ 0x68
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bd80      	pop	{r7, pc}
 8001f74:	40013800 	.word	0x40013800
 8001f78:	40021000 	.word	0x40021000
 8001f7c:	48000400 	.word	0x48000400

08001f80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f80:	b480      	push	{r7}
 8001f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001f84:	bf00      	nop
 8001f86:	e7fd      	b.n	8001f84 <NMI_Handler+0x4>

08001f88 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f8c:	bf00      	nop
 8001f8e:	e7fd      	b.n	8001f8c <HardFault_Handler+0x4>

08001f90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f90:	b480      	push	{r7}
 8001f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f94:	bf00      	nop
 8001f96:	e7fd      	b.n	8001f94 <MemManage_Handler+0x4>

08001f98 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f9c:	bf00      	nop
 8001f9e:	e7fd      	b.n	8001f9c <BusFault_Handler+0x4>

08001fa0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fa4:	bf00      	nop
 8001fa6:	e7fd      	b.n	8001fa4 <UsageFault_Handler+0x4>

08001fa8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001fac:	bf00      	nop
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb4:	4770      	bx	lr

08001fb6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fb6:	b480      	push	{r7}
 8001fb8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fba:	bf00      	nop
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc2:	4770      	bx	lr

08001fc4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fc8:	bf00      	nop
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd0:	4770      	bx	lr

08001fd2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fd2:	b580      	push	{r7, lr}
 8001fd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001fd6:	f000 fa55 	bl	8002484 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001fda:	bf00      	nop
 8001fdc:	bd80      	pop	{r7, pc}
	...

08001fe0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001fe4:	4802      	ldr	r0, [pc, #8]	@ (8001ff0 <DMA1_Channel1_IRQHandler+0x10>)
 8001fe6:	f002 fd17 	bl	8004a18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001fea:	bf00      	nop
 8001fec:	bd80      	pop	{r7, pc}
 8001fee:	bf00      	nop
 8001ff0:	200003d4 	.word	0x200003d4

08001ff4 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8001ff8:	4802      	ldr	r0, [pc, #8]	@ (8002004 <DMA1_Channel2_IRQHandler+0x10>)
 8001ffa:	f002 fd0d 	bl	8004a18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001ffe:	bf00      	nop
 8002000:	bd80      	pop	{r7, pc}
 8002002:	bf00      	nop
 8002004:	20000434 	.word	0x20000434

08002008 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 800200c:	4802      	ldr	r0, [pc, #8]	@ (8002018 <USB_LP_IRQHandler+0x10>)
 800200e:	f004 fdf5 	bl	8006bfc <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8002012:	bf00      	nop
 8002014:	bd80      	pop	{r7, pc}
 8002016:	bf00      	nop
 8002018:	20001424 	.word	0x20001424

0800201c <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8002020:	4802      	ldr	r0, [pc, #8]	@ (800202c <FDCAN1_IT0_IRQHandler+0x10>)
 8002022:	f003 fadc 	bl	80055de <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8002026:	bf00      	nop
 8002028:	bd80      	pop	{r7, pc}
 800202a:	bf00      	nop
 800202c:	2000054c 	.word	0x2000054c

08002030 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8002034:	4802      	ldr	r0, [pc, #8]	@ (8002040 <SPI1_IRQHandler+0x10>)
 8002036:	f007 fbf1 	bl	800981c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 800203a:	bf00      	nop
 800203c:	bd80      	pop	{r7, pc}
 800203e:	bf00      	nop
 8002040:	20000294 	.word	0x20000294

08002044 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b086      	sub	sp, #24
 8002048:	af00      	add	r7, sp, #0
 800204a:	60f8      	str	r0, [r7, #12]
 800204c:	60b9      	str	r1, [r7, #8]
 800204e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002050:	2300      	movs	r3, #0
 8002052:	617b      	str	r3, [r7, #20]
 8002054:	e00a      	b.n	800206c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002056:	f3af 8000 	nop.w
 800205a:	4601      	mov	r1, r0
 800205c:	68bb      	ldr	r3, [r7, #8]
 800205e:	1c5a      	adds	r2, r3, #1
 8002060:	60ba      	str	r2, [r7, #8]
 8002062:	b2ca      	uxtb	r2, r1
 8002064:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002066:	697b      	ldr	r3, [r7, #20]
 8002068:	3301      	adds	r3, #1
 800206a:	617b      	str	r3, [r7, #20]
 800206c:	697a      	ldr	r2, [r7, #20]
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	429a      	cmp	r2, r3
 8002072:	dbf0      	blt.n	8002056 <_read+0x12>
  }

  return len;
 8002074:	687b      	ldr	r3, [r7, #4]
}
 8002076:	4618      	mov	r0, r3
 8002078:	3718      	adds	r7, #24
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}

0800207e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800207e:	b580      	push	{r7, lr}
 8002080:	b086      	sub	sp, #24
 8002082:	af00      	add	r7, sp, #0
 8002084:	60f8      	str	r0, [r7, #12]
 8002086:	60b9      	str	r1, [r7, #8]
 8002088:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800208a:	2300      	movs	r3, #0
 800208c:	617b      	str	r3, [r7, #20]
 800208e:	e009      	b.n	80020a4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002090:	68bb      	ldr	r3, [r7, #8]
 8002092:	1c5a      	adds	r2, r3, #1
 8002094:	60ba      	str	r2, [r7, #8]
 8002096:	781b      	ldrb	r3, [r3, #0]
 8002098:	4618      	mov	r0, r3
 800209a:	f7ff fbbf 	bl	800181c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800209e:	697b      	ldr	r3, [r7, #20]
 80020a0:	3301      	adds	r3, #1
 80020a2:	617b      	str	r3, [r7, #20]
 80020a4:	697a      	ldr	r2, [r7, #20]
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	429a      	cmp	r2, r3
 80020aa:	dbf1      	blt.n	8002090 <_write+0x12>
  }
  return len;
 80020ac:	687b      	ldr	r3, [r7, #4]
}
 80020ae:	4618      	mov	r0, r3
 80020b0:	3718      	adds	r7, #24
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}

080020b6 <_close>:

int _close(int file)
{
 80020b6:	b480      	push	{r7}
 80020b8:	b083      	sub	sp, #12
 80020ba:	af00      	add	r7, sp, #0
 80020bc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80020be:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020c2:	4618      	mov	r0, r3
 80020c4:	370c      	adds	r7, #12
 80020c6:	46bd      	mov	sp, r7
 80020c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020cc:	4770      	bx	lr

080020ce <_fstat>:


int _fstat(int file, struct stat *st)
{
 80020ce:	b480      	push	{r7}
 80020d0:	b083      	sub	sp, #12
 80020d2:	af00      	add	r7, sp, #0
 80020d4:	6078      	str	r0, [r7, #4]
 80020d6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80020de:	605a      	str	r2, [r3, #4]
  return 0;
 80020e0:	2300      	movs	r3, #0
}
 80020e2:	4618      	mov	r0, r3
 80020e4:	370c      	adds	r7, #12
 80020e6:	46bd      	mov	sp, r7
 80020e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ec:	4770      	bx	lr

080020ee <_isatty>:

int _isatty(int file)
{
 80020ee:	b480      	push	{r7}
 80020f0:	b083      	sub	sp, #12
 80020f2:	af00      	add	r7, sp, #0
 80020f4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80020f6:	2301      	movs	r3, #1
}
 80020f8:	4618      	mov	r0, r3
 80020fa:	370c      	adds	r7, #12
 80020fc:	46bd      	mov	sp, r7
 80020fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002102:	4770      	bx	lr

08002104 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002104:	b480      	push	{r7}
 8002106:	b085      	sub	sp, #20
 8002108:	af00      	add	r7, sp, #0
 800210a:	60f8      	str	r0, [r7, #12]
 800210c:	60b9      	str	r1, [r7, #8]
 800210e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002110:	2300      	movs	r3, #0
}
 8002112:	4618      	mov	r0, r3
 8002114:	3714      	adds	r7, #20
 8002116:	46bd      	mov	sp, r7
 8002118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211c:	4770      	bx	lr
	...

08002120 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b086      	sub	sp, #24
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002128:	4a14      	ldr	r2, [pc, #80]	@ (800217c <_sbrk+0x5c>)
 800212a:	4b15      	ldr	r3, [pc, #84]	@ (8002180 <_sbrk+0x60>)
 800212c:	1ad3      	subs	r3, r2, r3
 800212e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002130:	697b      	ldr	r3, [r7, #20]
 8002132:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002134:	4b13      	ldr	r3, [pc, #76]	@ (8002184 <_sbrk+0x64>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d102      	bne.n	8002142 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800213c:	4b11      	ldr	r3, [pc, #68]	@ (8002184 <_sbrk+0x64>)
 800213e:	4a12      	ldr	r2, [pc, #72]	@ (8002188 <_sbrk+0x68>)
 8002140:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002142:	4b10      	ldr	r3, [pc, #64]	@ (8002184 <_sbrk+0x64>)
 8002144:	681a      	ldr	r2, [r3, #0]
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	4413      	add	r3, r2
 800214a:	693a      	ldr	r2, [r7, #16]
 800214c:	429a      	cmp	r2, r3
 800214e:	d207      	bcs.n	8002160 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002150:	f00c ff6c 	bl	800f02c <__errno>
 8002154:	4603      	mov	r3, r0
 8002156:	220c      	movs	r2, #12
 8002158:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800215a:	f04f 33ff 	mov.w	r3, #4294967295
 800215e:	e009      	b.n	8002174 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002160:	4b08      	ldr	r3, [pc, #32]	@ (8002184 <_sbrk+0x64>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002166:	4b07      	ldr	r3, [pc, #28]	@ (8002184 <_sbrk+0x64>)
 8002168:	681a      	ldr	r2, [r3, #0]
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	4413      	add	r3, r2
 800216e:	4a05      	ldr	r2, [pc, #20]	@ (8002184 <_sbrk+0x64>)
 8002170:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002172:	68fb      	ldr	r3, [r7, #12]
}
 8002174:	4618      	mov	r0, r3
 8002176:	3718      	adds	r7, #24
 8002178:	46bd      	mov	sp, r7
 800217a:	bd80      	pop	{r7, pc}
 800217c:	20008000 	.word	0x20008000
 8002180:	00000400 	.word	0x00000400
 8002184:	200006ac 	.word	0x200006ac
 8002188:	20001a70 	.word	0x20001a70

0800218c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800218c:	b480      	push	{r7}
 800218e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002190:	4b06      	ldr	r3, [pc, #24]	@ (80021ac <SystemInit+0x20>)
 8002192:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002196:	4a05      	ldr	r2, [pc, #20]	@ (80021ac <SystemInit+0x20>)
 8002198:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800219c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80021a0:	bf00      	nop
 80021a2:	46bd      	mov	sp, r7
 80021a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a8:	4770      	bx	lr
 80021aa:	bf00      	nop
 80021ac:	e000ed00 	.word	0xe000ed00

080021b0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80021b0:	480d      	ldr	r0, [pc, #52]	@ (80021e8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80021b2:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80021b4:	f7ff ffea 	bl	800218c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80021b8:	480c      	ldr	r0, [pc, #48]	@ (80021ec <LoopForever+0x6>)
  ldr r1, =_edata
 80021ba:	490d      	ldr	r1, [pc, #52]	@ (80021f0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80021bc:	4a0d      	ldr	r2, [pc, #52]	@ (80021f4 <LoopForever+0xe>)
  movs r3, #0
 80021be:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80021c0:	e002      	b.n	80021c8 <LoopCopyDataInit>

080021c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80021c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80021c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80021c6:	3304      	adds	r3, #4

080021c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80021c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80021ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80021cc:	d3f9      	bcc.n	80021c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80021ce:	4a0a      	ldr	r2, [pc, #40]	@ (80021f8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80021d0:	4c0a      	ldr	r4, [pc, #40]	@ (80021fc <LoopForever+0x16>)
  movs r3, #0
 80021d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80021d4:	e001      	b.n	80021da <LoopFillZerobss>

080021d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80021d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80021d8:	3204      	adds	r2, #4

080021da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80021da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80021dc:	d3fb      	bcc.n	80021d6 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 80021de:	f00c ff2b 	bl	800f038 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80021e2:	f7fe fe1d 	bl	8000e20 <main>

080021e6 <LoopForever>:

LoopForever:
    b LoopForever
 80021e6:	e7fe      	b.n	80021e6 <LoopForever>
  ldr   r0, =_estack
 80021e8:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80021ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021f0:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 80021f4:	0800fcb0 	.word	0x0800fcb0
  ldr r2, =_sbss
 80021f8:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 80021fc:	20001a6c 	.word	0x20001a6c

08002200 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002200:	e7fe      	b.n	8002200 <ADC1_2_IRQHandler>
	...

08002204 <systemTask>:

uint8_t can_buf[8] = {0};

bool config_saved = 0;

void systemTask(){
 8002204:	b580      	push	{r7, lr}
 8002206:	af00      	add	r7, sp, #0
	//FDCAN_SendMessage(1, can_buf, 8);
	HAL_IWDG_Refresh(&hiwdg);
 8002208:	4807      	ldr	r0, [pc, #28]	@ (8002228 <systemTask+0x24>)
 800220a:	f004 fbf7 	bl	80069fc <HAL_IWDG_Refresh>
	HAL_ADC_Start_DMA(&hadc1, adc1_buf, 7);
 800220e:	2207      	movs	r2, #7
 8002210:	4906      	ldr	r1, [pc, #24]	@ (800222c <systemTask+0x28>)
 8002212:	4807      	ldr	r0, [pc, #28]	@ (8002230 <systemTask+0x2c>)
 8002214:	f000 fd8a 	bl	8002d2c <HAL_ADC_Start_DMA>
	HAL_ADC_Start_DMA(&hadc2, adc2_buf, 5);
 8002218:	2205      	movs	r2, #5
 800221a:	4906      	ldr	r1, [pc, #24]	@ (8002234 <systemTask+0x30>)
 800221c:	4806      	ldr	r0, [pc, #24]	@ (8002238 <systemTask+0x34>)
 800221e:	f000 fd85 	bl	8002d2c <HAL_ADC_Start_DMA>
}
 8002222:	bf00      	nop
 8002224:	bd80      	pop	{r7, pc}
 8002226:	bf00      	nop
 8002228:	20000604 	.word	0x20000604
 800222c:	2000071c 	.word	0x2000071c
 8002230:	200002fc 	.word	0x200002fc
 8002234:	20000738 	.word	0x20000738
 8002238:	20000368 	.word	0x20000368

0800223c <systemInit>:

void systemInit(){
 800223c:	b580      	push	{r7, lr}
 800223e:	b084      	sub	sp, #16
 8002240:	af02      	add	r7, sp, #8

	EE_Init_State ee = eepromInit(&eeprom, &hi2c2, 0xA0, 4096, I2C_MEMADD_SIZE_16BIT, EE_PAGE_SIZE);//ee = EE_ERROR;
 8002242:	2320      	movs	r3, #32
 8002244:	9301      	str	r3, [sp, #4]
 8002246:	2302      	movs	r3, #2
 8002248:	9300      	str	r3, [sp, #0]
 800224a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800224e:	22a0      	movs	r2, #160	@ 0xa0
 8002250:	4945      	ldr	r1, [pc, #276]	@ (8002368 <systemInit+0x12c>)
 8002252:	4846      	ldr	r0, [pc, #280]	@ (800236c <systemInit+0x130>)
 8002254:	f7fe fadc 	bl	8000810 <eepromInit>
 8002258:	4603      	mov	r3, r0
 800225a:	71fb      	strb	r3, [r7, #7]
	if(ee != EE_OK){
 800225c:	79fb      	ldrb	r3, [r7, #7]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d02e      	beq.n	80022c0 <systemInit+0x84>
		if(ee == EE_ERROR){
 8002262:	79fb      	ldrb	r3, [r7, #7]
 8002264:	2b01      	cmp	r3, #1
 8002266:	d10b      	bne.n	8002280 <systemInit+0x44>
			printf("EEPROM error, initialization process stopped.\n");
 8002268:	4841      	ldr	r0, [pc, #260]	@ (8002370 <systemInit+0x134>)
 800226a:	f00c fdb1 	bl	800edd0 <puts>
			HAL_IWDG_Refresh(&hiwdg);
 800226e:	4841      	ldr	r0, [pc, #260]	@ (8002374 <systemInit+0x138>)
 8002270:	f004 fbc4 	bl	80069fc <HAL_IWDG_Refresh>
			HAL_Delay(1000);
 8002274:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002278:	f000 f922 	bl	80024c0 <HAL_Delay>
			Error_Handler();
 800227c:	f7ff fae0 	bl	8001840 <Error_Handler>
		}
		if(ee == EE_NOT_FORMATTED){
 8002280:	79fb      	ldrb	r3, [r7, #7]
 8002282:	2b02      	cmp	r3, #2
 8002284:	d11f      	bne.n	80022c6 <systemInit+0x8a>
			printf("Formatting EEPROM\n");
 8002286:	483c      	ldr	r0, [pc, #240]	@ (8002378 <systemInit+0x13c>)
 8002288:	f00c fda2 	bl	800edd0 <puts>
			HAL_Delay(100);
 800228c:	2064      	movs	r0, #100	@ 0x64
 800228e:	f000 f917 	bl	80024c0 <HAL_Delay>
			if(eepromFormat(&eeprom) != HAL_OK){
 8002292:	4836      	ldr	r0, [pc, #216]	@ (800236c <systemInit+0x130>)
 8002294:	f7fe fb7a 	bl	800098c <eepromFormat>
 8002298:	4603      	mov	r3, r0
 800229a:	2b00      	cmp	r3, #0
 800229c:	d00c      	beq.n	80022b8 <systemInit+0x7c>
				printf("Error formatting EEPROM, initialization process stopped.\n");
 800229e:	4837      	ldr	r0, [pc, #220]	@ (800237c <systemInit+0x140>)
 80022a0:	f00c fd96 	bl	800edd0 <puts>
				HAL_IWDG_Refresh(&hiwdg);
 80022a4:	4833      	ldr	r0, [pc, #204]	@ (8002374 <systemInit+0x138>)
 80022a6:	f004 fba9 	bl	80069fc <HAL_IWDG_Refresh>
				HAL_Delay(1000);
 80022aa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80022ae:	f000 f907 	bl	80024c0 <HAL_Delay>
				Error_Handler();
 80022b2:	f7ff fac5 	bl	8001840 <Error_Handler>
 80022b6:	e006      	b.n	80022c6 <systemInit+0x8a>
			}
			else printf("EEPROM formatted\n");
 80022b8:	4831      	ldr	r0, [pc, #196]	@ (8002380 <systemInit+0x144>)
 80022ba:	f00c fd89 	bl	800edd0 <puts>
 80022be:	e002      	b.n	80022c6 <systemInit+0x8a>
		}

	}else printf("EEPROM initialization successful\n");
 80022c0:	4830      	ldr	r0, [pc, #192]	@ (8002384 <systemInit+0x148>)
 80022c2:	f00c fd85 	bl	800edd0 <puts>

	uint32_t res = BSP_SPI1_Init();
 80022c6:	f7fe fcdd 	bl	8000c84 <BSP_SPI1_Init>
 80022ca:	4603      	mov	r3, r0
 80022cc:	603b      	str	r3, [r7, #0]
	printf("BSP_SPI1_Init = %lu\n", res);
 80022ce:	6839      	ldr	r1, [r7, #0]
 80022d0:	482d      	ldr	r0, [pc, #180]	@ (8002388 <systemInit+0x14c>)
 80022d2:	f00c fd15 	bl	800ed00 <iprintf>

	FDCAN_Init();
 80022d6:	f7fe fc57 	bl	8000b88 <FDCAN_Init>

	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 80022da:	217f      	movs	r1, #127	@ 0x7f
 80022dc:	482b      	ldr	r0, [pc, #172]	@ (800238c <systemInit+0x150>)
 80022de:	f001 fba9 	bl	8003a34 <HAL_ADCEx_Calibration_Start>
	HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 80022e2:	217f      	movs	r1, #127	@ 0x7f
 80022e4:	482a      	ldr	r0, [pc, #168]	@ (8002390 <systemInit+0x154>)
 80022e6:	f001 fba5 	bl	8003a34 <HAL_ADCEx_Calibration_Start>
	HAL_IWDG_Refresh(&hiwdg);
 80022ea:	4822      	ldr	r0, [pc, #136]	@ (8002374 <systemInit+0x138>)
 80022ec:	f004 fb86 	bl	80069fc <HAL_IWDG_Refresh>

	//Initialization of Laser drivers
	AD5160_Init(&hadR, &hspi1, R_TH_CS_GPIO_Port, R_TH_CS_Pin);
 80022f0:	2340      	movs	r3, #64	@ 0x40
 80022f2:	4a28      	ldr	r2, [pc, #160]	@ (8002394 <systemInit+0x158>)
 80022f4:	4928      	ldr	r1, [pc, #160]	@ (8002398 <systemInit+0x15c>)
 80022f6:	4829      	ldr	r0, [pc, #164]	@ (800239c <systemInit+0x160>)
 80022f8:	f7fe f978 	bl	80005ec <AD5160_Init>
	AD5160_Init(&hadG, &hspi1, G_TH_CS_GPIO_Port, G_TH_CS_Pin);
 80022fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002300:	4a27      	ldr	r2, [pc, #156]	@ (80023a0 <systemInit+0x164>)
 8002302:	4925      	ldr	r1, [pc, #148]	@ (8002398 <systemInit+0x15c>)
 8002304:	4827      	ldr	r0, [pc, #156]	@ (80023a4 <systemInit+0x168>)
 8002306:	f7fe f971 	bl	80005ec <AD5160_Init>
	AD5160_Init(&hadB, &hspi1, B_TH_CS_GPIO_Port, B_TH_CS_Pin);
 800230a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800230e:	4a21      	ldr	r2, [pc, #132]	@ (8002394 <systemInit+0x158>)
 8002310:	4921      	ldr	r1, [pc, #132]	@ (8002398 <systemInit+0x15c>)
 8002312:	4825      	ldr	r0, [pc, #148]	@ (80023a8 <systemInit+0x16c>)
 8002314:	f7fe f96a 	bl	80005ec <AD5160_Init>
	DAC8551_Init(&hdacR, &hspi1, R_DIV_CS_GPIO_Port, R_DIV_CS_Pin, 5);
 8002318:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 800231c:	2380      	movs	r3, #128	@ 0x80
 800231e:	4a1d      	ldr	r2, [pc, #116]	@ (8002394 <systemInit+0x158>)
 8002320:	491d      	ldr	r1, [pc, #116]	@ (8002398 <systemInit+0x15c>)
 8002322:	4822      	ldr	r0, [pc, #136]	@ (80023ac <systemInit+0x170>)
 8002324:	f7fe f984 	bl	8000630 <DAC8551_Init>
	DAC8551_Init(&hdacG, &hspi1, G_DIV_CS_GPIO_Port, G_DIV_CS_Pin, 5);
 8002328:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 800232c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002330:	4a1b      	ldr	r2, [pc, #108]	@ (80023a0 <systemInit+0x164>)
 8002332:	4919      	ldr	r1, [pc, #100]	@ (8002398 <systemInit+0x15c>)
 8002334:	481e      	ldr	r0, [pc, #120]	@ (80023b0 <systemInit+0x174>)
 8002336:	f7fe f97b 	bl	8000630 <DAC8551_Init>
	DAC8551_Init(&hdacB, &hspi1, B_DIV_CS_GPIO_Port, B_DIV_CS_Pin, 5);
 800233a:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 800233e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002342:	4a14      	ldr	r2, [pc, #80]	@ (8002394 <systemInit+0x158>)
 8002344:	4914      	ldr	r1, [pc, #80]	@ (8002398 <systemInit+0x15c>)
 8002346:	481b      	ldr	r0, [pc, #108]	@ (80023b4 <systemInit+0x178>)
 8002348:	f7fe f972 	bl	8000630 <DAC8551_Init>
//	RGB_Init(&drvR, 1150, &hadR, &hdacR, &hdac4, DAC_CHANNEL_1, &hcomp7, &htim2, TIM_CHANNEL_4, &hadc2, &adc2_buf[1], 200, &ts3, &ts2, &eeprom, RGB_FIRST_EE_PAGE_NUM);
//	RGB_Init(&drvG, 2200, &hadG, &hdacG, &hdac1, DAC_CHANNEL_2, &hcomp5, &htim2, TIM_CHANNEL_3, &hadc2, &adc2_buf[2], 100, &ts1, &ts2, &eeprom, RGB_FIRST_EE_PAGE_NUM + 1);
//	RGB_Init(&drvB, 3600, &hadB, &hdacB, &hdac3, DAC_CHANNEL_2, &hcomp4, &htim2, TIM_CHANNEL_1, &hadc2, &adc2_buf[3], 50, &ts1, &ts2, &eeprom, RGB_FIRST_EE_PAGE_NUM + 2);
	HAL_IWDG_Refresh(&hiwdg);
 800234c:	4809      	ldr	r0, [pc, #36]	@ (8002374 <systemInit+0x138>)
 800234e:	f004 fb55 	bl	80069fc <HAL_IWDG_Refresh>

	HAL_Delay(500);
 8002352:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002356:	f000 f8b3 	bl	80024c0 <HAL_Delay>
	HAL_IWDG_Refresh(&hiwdg);
 800235a:	4806      	ldr	r0, [pc, #24]	@ (8002374 <systemInit+0x138>)
 800235c:	f004 fb4e 	bl	80069fc <HAL_IWDG_Refresh>
}
 8002360:	bf00      	nop
 8002362:	3708      	adds	r7, #8
 8002364:	46bd      	mov	sp, r7
 8002366:	bd80      	pop	{r7, pc}
 8002368:	200005b0 	.word	0x200005b0
 800236c:	200006b0 	.word	0x200006b0
 8002370:	0800fb04 	.word	0x0800fb04
 8002374:	20000604 	.word	0x20000604
 8002378:	0800fb34 	.word	0x0800fb34
 800237c:	0800fb48 	.word	0x0800fb48
 8002380:	0800fb84 	.word	0x0800fb84
 8002384:	0800fb98 	.word	0x0800fb98
 8002388:	0800fbbc 	.word	0x0800fbbc
 800238c:	200002fc 	.word	0x200002fc
 8002390:	20000368 	.word	0x20000368
 8002394:	48000800 	.word	0x48000800
 8002398:	20000294 	.word	0x20000294
 800239c:	200006bc 	.word	0x200006bc
 80023a0:	48000400 	.word	0x48000400
 80023a4:	200006c8 	.word	0x200006c8
 80023a8:	200006d4 	.word	0x200006d4
 80023ac:	200006e0 	.word	0x200006e0
 80023b0:	200006f4 	.word	0x200006f4
 80023b4:	20000708 	.word	0x20000708

080023b8 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc){
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b082      	sub	sp, #8
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
	if(hadc == &hadc1) HAL_GPIO_TogglePin(GREEN_GPIO_Port, GREEN_Pin);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	4a06      	ldr	r2, [pc, #24]	@ (80023dc <HAL_ADC_ConvCpltCallback+0x24>)
 80023c4:	4293      	cmp	r3, r2
 80023c6:	d105      	bne.n	80023d4 <HAL_ADC_ConvCpltCallback+0x1c>
 80023c8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80023cc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80023d0:	f003 fc88 	bl	8005ce4 <HAL_GPIO_TogglePin>
}
 80023d4:	bf00      	nop
 80023d6:	3708      	adds	r7, #8
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}
 80023dc:	200002fc 	.word	0x200002fc

080023e0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b082      	sub	sp, #8
 80023e4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80023e6:	2300      	movs	r3, #0
 80023e8:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023ea:	2003      	movs	r0, #3
 80023ec:	f001 fe7c 	bl	80040e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80023f0:	200f      	movs	r0, #15
 80023f2:	f000 f80d 	bl	8002410 <HAL_InitTick>
 80023f6:	4603      	mov	r3, r0
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d002      	beq.n	8002402 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80023fc:	2301      	movs	r3, #1
 80023fe:	71fb      	strb	r3, [r7, #7]
 8002400:	e001      	b.n	8002406 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002402:	f7ff fa23 	bl	800184c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002406:	79fb      	ldrb	r3, [r7, #7]

}
 8002408:	4618      	mov	r0, r3
 800240a:	3708      	adds	r7, #8
 800240c:	46bd      	mov	sp, r7
 800240e:	bd80      	pop	{r7, pc}

08002410 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b084      	sub	sp, #16
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002418:	2300      	movs	r3, #0
 800241a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800241c:	4b16      	ldr	r3, [pc, #88]	@ (8002478 <HAL_InitTick+0x68>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	2b00      	cmp	r3, #0
 8002422:	d022      	beq.n	800246a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002424:	4b15      	ldr	r3, [pc, #84]	@ (800247c <HAL_InitTick+0x6c>)
 8002426:	681a      	ldr	r2, [r3, #0]
 8002428:	4b13      	ldr	r3, [pc, #76]	@ (8002478 <HAL_InitTick+0x68>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002430:	fbb1 f3f3 	udiv	r3, r1, r3
 8002434:	fbb2 f3f3 	udiv	r3, r2, r3
 8002438:	4618      	mov	r0, r3
 800243a:	f001 fe88 	bl	800414e <HAL_SYSTICK_Config>
 800243e:	4603      	mov	r3, r0
 8002440:	2b00      	cmp	r3, #0
 8002442:	d10f      	bne.n	8002464 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	2b0f      	cmp	r3, #15
 8002448:	d809      	bhi.n	800245e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800244a:	2200      	movs	r2, #0
 800244c:	6879      	ldr	r1, [r7, #4]
 800244e:	f04f 30ff 	mov.w	r0, #4294967295
 8002452:	f001 fe54 	bl	80040fe <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002456:	4a0a      	ldr	r2, [pc, #40]	@ (8002480 <HAL_InitTick+0x70>)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6013      	str	r3, [r2, #0]
 800245c:	e007      	b.n	800246e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800245e:	2301      	movs	r3, #1
 8002460:	73fb      	strb	r3, [r7, #15]
 8002462:	e004      	b.n	800246e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002464:	2301      	movs	r3, #1
 8002466:	73fb      	strb	r3, [r7, #15]
 8002468:	e001      	b.n	800246e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800246a:	2301      	movs	r3, #1
 800246c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800246e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002470:	4618      	mov	r0, r3
 8002472:	3710      	adds	r7, #16
 8002474:	46bd      	mov	sp, r7
 8002476:	bd80      	pop	{r7, pc}
 8002478:	20000014 	.word	0x20000014
 800247c:	2000000c 	.word	0x2000000c
 8002480:	20000010 	.word	0x20000010

08002484 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002484:	b480      	push	{r7}
 8002486:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002488:	4b05      	ldr	r3, [pc, #20]	@ (80024a0 <HAL_IncTick+0x1c>)
 800248a:	681a      	ldr	r2, [r3, #0]
 800248c:	4b05      	ldr	r3, [pc, #20]	@ (80024a4 <HAL_IncTick+0x20>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4413      	add	r3, r2
 8002492:	4a03      	ldr	r2, [pc, #12]	@ (80024a0 <HAL_IncTick+0x1c>)
 8002494:	6013      	str	r3, [r2, #0]
}
 8002496:	bf00      	nop
 8002498:	46bd      	mov	sp, r7
 800249a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249e:	4770      	bx	lr
 80024a0:	2000074c 	.word	0x2000074c
 80024a4:	20000014 	.word	0x20000014

080024a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024a8:	b480      	push	{r7}
 80024aa:	af00      	add	r7, sp, #0
  return uwTick;
 80024ac:	4b03      	ldr	r3, [pc, #12]	@ (80024bc <HAL_GetTick+0x14>)
 80024ae:	681b      	ldr	r3, [r3, #0]
}
 80024b0:	4618      	mov	r0, r3
 80024b2:	46bd      	mov	sp, r7
 80024b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b8:	4770      	bx	lr
 80024ba:	bf00      	nop
 80024bc:	2000074c 	.word	0x2000074c

080024c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b084      	sub	sp, #16
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80024c8:	f7ff ffee 	bl	80024a8 <HAL_GetTick>
 80024cc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024d8:	d004      	beq.n	80024e4 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80024da:	4b09      	ldr	r3, [pc, #36]	@ (8002500 <HAL_Delay+0x40>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	68fa      	ldr	r2, [r7, #12]
 80024e0:	4413      	add	r3, r2
 80024e2:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80024e4:	bf00      	nop
 80024e6:	f7ff ffdf 	bl	80024a8 <HAL_GetTick>
 80024ea:	4602      	mov	r2, r0
 80024ec:	68bb      	ldr	r3, [r7, #8]
 80024ee:	1ad3      	subs	r3, r2, r3
 80024f0:	68fa      	ldr	r2, [r7, #12]
 80024f2:	429a      	cmp	r2, r3
 80024f4:	d8f7      	bhi.n	80024e6 <HAL_Delay+0x26>
  {
  }
}
 80024f6:	bf00      	nop
 80024f8:	bf00      	nop
 80024fa:	3710      	adds	r7, #16
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}
 8002500:	20000014 	.word	0x20000014

08002504 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>:
  *            @arg SYSCFG_VREFBUF_VOLTAGE_SCALE2: VREFBUF_OUT around 2.9 V.
  *                                                This requires VDDA equal to or higher than 3.15 V.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling)
{
 8002504:	b480      	push	{r7}
 8002506:	b083      	sub	sp, #12
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(VoltageScaling));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, VoltageScaling);
 800250c:	4b06      	ldr	r3, [pc, #24]	@ (8002528 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x24>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002514:	4904      	ldr	r1, [pc, #16]	@ (8002528 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x24>)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	4313      	orrs	r3, r2
 800251a:	600b      	str	r3, [r1, #0]
}
 800251c:	bf00      	nop
 800251e:	370c      	adds	r7, #12
 8002520:	46bd      	mov	sp, r7
 8002522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002526:	4770      	bx	lr
 8002528:	40010030 	.word	0x40010030

0800252c <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE: VREF+ pin is internally connect to VREFINT output.
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE: VREF+ pin is high impedance.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
 800252c:	b480      	push	{r7}
 800252e:	b083      	sub	sp, #12
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 8002534:	4b06      	ldr	r3, [pc, #24]	@ (8002550 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f023 0202 	bic.w	r2, r3, #2
 800253c:	4904      	ldr	r1, [pc, #16]	@ (8002550 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	4313      	orrs	r3, r2
 8002542:	600b      	str	r3, [r1, #0]
}
 8002544:	bf00      	nop
 8002546:	370c      	adds	r7, #12
 8002548:	46bd      	mov	sp, r7
 800254a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254e:	4770      	bx	lr
 8002550:	40010030 	.word	0x40010030

08002554 <HAL_SYSCFG_EnableVREFBUF>:
/**
  * @brief  Enable the Internal Voltage Reference buffer (VREFBUF).
  * @retval HAL_OK/HAL_TIMEOUT
  */
HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b082      	sub	sp, #8
 8002558:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 800255a:	4b0f      	ldr	r3, [pc, #60]	@ (8002598 <HAL_SYSCFG_EnableVREFBUF+0x44>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	4a0e      	ldr	r2, [pc, #56]	@ (8002598 <HAL_SYSCFG_EnableVREFBUF+0x44>)
 8002560:	f043 0301 	orr.w	r3, r3, #1
 8002564:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002566:	f7ff ff9f 	bl	80024a8 <HAL_GetTick>
 800256a:	6078      	str	r0, [r7, #4]

  /* Wait for VRR bit  */
  while (READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0x00U)
 800256c:	e008      	b.n	8002580 <HAL_SYSCFG_EnableVREFBUF+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > VREFBUF_TIMEOUT_VALUE)
 800256e:	f7ff ff9b 	bl	80024a8 <HAL_GetTick>
 8002572:	4602      	mov	r2, r0
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	1ad3      	subs	r3, r2, r3
 8002578:	2b0a      	cmp	r3, #10
 800257a:	d901      	bls.n	8002580 <HAL_SYSCFG_EnableVREFBUF+0x2c>
    {
      return HAL_TIMEOUT;
 800257c:	2303      	movs	r3, #3
 800257e:	e006      	b.n	800258e <HAL_SYSCFG_EnableVREFBUF+0x3a>
  while (READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0x00U)
 8002580:	4b05      	ldr	r3, [pc, #20]	@ (8002598 <HAL_SYSCFG_EnableVREFBUF+0x44>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f003 0308 	and.w	r3, r3, #8
 8002588:	2b00      	cmp	r3, #0
 800258a:	d0f0      	beq.n	800256e <HAL_SYSCFG_EnableVREFBUF+0x1a>
    }
  }

  return HAL_OK;
 800258c:	2300      	movs	r3, #0
}
 800258e:	4618      	mov	r0, r3
 8002590:	3708      	adds	r7, #8
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}
 8002596:	bf00      	nop
 8002598:	40010030 	.word	0x40010030

0800259c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800259c:	b480      	push	{r7}
 800259e:	b083      	sub	sp, #12
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
 80025a4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	689b      	ldr	r3, [r3, #8]
 80025aa:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	431a      	orrs	r2, r3
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	609a      	str	r2, [r3, #8]
}
 80025b6:	bf00      	nop
 80025b8:	370c      	adds	r7, #12
 80025ba:	46bd      	mov	sp, r7
 80025bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c0:	4770      	bx	lr

080025c2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80025c2:	b480      	push	{r7}
 80025c4:	b083      	sub	sp, #12
 80025c6:	af00      	add	r7, sp, #0
 80025c8:	6078      	str	r0, [r7, #4]
 80025ca:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	689b      	ldr	r3, [r3, #8]
 80025d0:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	431a      	orrs	r2, r3
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	609a      	str	r2, [r3, #8]
}
 80025dc:	bf00      	nop
 80025de:	370c      	adds	r7, #12
 80025e0:	46bd      	mov	sp, r7
 80025e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e6:	4770      	bx	lr

080025e8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80025e8:	b480      	push	{r7}
 80025ea:	b083      	sub	sp, #12
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	689b      	ldr	r3, [r3, #8]
 80025f4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80025f8:	4618      	mov	r0, r3
 80025fa:	370c      	adds	r7, #12
 80025fc:	46bd      	mov	sp, r7
 80025fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002602:	4770      	bx	lr

08002604 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002604:	b480      	push	{r7}
 8002606:	b087      	sub	sp, #28
 8002608:	af00      	add	r7, sp, #0
 800260a:	60f8      	str	r0, [r7, #12]
 800260c:	60b9      	str	r1, [r7, #8]
 800260e:	607a      	str	r2, [r7, #4]
 8002610:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	3360      	adds	r3, #96	@ 0x60
 8002616:	461a      	mov	r2, r3
 8002618:	68bb      	ldr	r3, [r7, #8]
 800261a:	009b      	lsls	r3, r3, #2
 800261c:	4413      	add	r3, r2
 800261e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002620:	697b      	ldr	r3, [r7, #20]
 8002622:	681a      	ldr	r2, [r3, #0]
 8002624:	4b08      	ldr	r3, [pc, #32]	@ (8002648 <LL_ADC_SetOffset+0x44>)
 8002626:	4013      	ands	r3, r2
 8002628:	687a      	ldr	r2, [r7, #4]
 800262a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800262e:	683a      	ldr	r2, [r7, #0]
 8002630:	430a      	orrs	r2, r1
 8002632:	4313      	orrs	r3, r2
 8002634:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002638:	697b      	ldr	r3, [r7, #20]
 800263a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800263c:	bf00      	nop
 800263e:	371c      	adds	r7, #28
 8002640:	46bd      	mov	sp, r7
 8002642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002646:	4770      	bx	lr
 8002648:	03fff000 	.word	0x03fff000

0800264c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800264c:	b480      	push	{r7}
 800264e:	b085      	sub	sp, #20
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
 8002654:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	3360      	adds	r3, #96	@ 0x60
 800265a:	461a      	mov	r2, r3
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	009b      	lsls	r3, r3, #2
 8002660:	4413      	add	r3, r2
 8002662:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800266c:	4618      	mov	r0, r3
 800266e:	3714      	adds	r7, #20
 8002670:	46bd      	mov	sp, r7
 8002672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002676:	4770      	bx	lr

08002678 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002678:	b480      	push	{r7}
 800267a:	b087      	sub	sp, #28
 800267c:	af00      	add	r7, sp, #0
 800267e:	60f8      	str	r0, [r7, #12]
 8002680:	60b9      	str	r1, [r7, #8]
 8002682:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	3360      	adds	r3, #96	@ 0x60
 8002688:	461a      	mov	r2, r3
 800268a:	68bb      	ldr	r3, [r7, #8]
 800268c:	009b      	lsls	r3, r3, #2
 800268e:	4413      	add	r3, r2
 8002690:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002692:	697b      	ldr	r3, [r7, #20]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	431a      	orrs	r2, r3
 800269e:	697b      	ldr	r3, [r7, #20]
 80026a0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80026a2:	bf00      	nop
 80026a4:	371c      	adds	r7, #28
 80026a6:	46bd      	mov	sp, r7
 80026a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ac:	4770      	bx	lr

080026ae <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80026ae:	b480      	push	{r7}
 80026b0:	b087      	sub	sp, #28
 80026b2:	af00      	add	r7, sp, #0
 80026b4:	60f8      	str	r0, [r7, #12]
 80026b6:	60b9      	str	r1, [r7, #8]
 80026b8:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	3360      	adds	r3, #96	@ 0x60
 80026be:	461a      	mov	r2, r3
 80026c0:	68bb      	ldr	r3, [r7, #8]
 80026c2:	009b      	lsls	r3, r3, #2
 80026c4:	4413      	add	r3, r2
 80026c6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80026c8:	697b      	ldr	r3, [r7, #20]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	431a      	orrs	r2, r3
 80026d4:	697b      	ldr	r3, [r7, #20]
 80026d6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80026d8:	bf00      	nop
 80026da:	371c      	adds	r7, #28
 80026dc:	46bd      	mov	sp, r7
 80026de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e2:	4770      	bx	lr

080026e4 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80026e4:	b480      	push	{r7}
 80026e6:	b087      	sub	sp, #28
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	60f8      	str	r0, [r7, #12]
 80026ec:	60b9      	str	r1, [r7, #8]
 80026ee:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	3360      	adds	r3, #96	@ 0x60
 80026f4:	461a      	mov	r2, r3
 80026f6:	68bb      	ldr	r3, [r7, #8]
 80026f8:	009b      	lsls	r3, r3, #2
 80026fa:	4413      	add	r3, r2
 80026fc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80026fe:	697b      	ldr	r3, [r7, #20]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	431a      	orrs	r2, r3
 800270a:	697b      	ldr	r3, [r7, #20]
 800270c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800270e:	bf00      	nop
 8002710:	371c      	adds	r7, #28
 8002712:	46bd      	mov	sp, r7
 8002714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002718:	4770      	bx	lr

0800271a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800271a:	b480      	push	{r7}
 800271c:	b083      	sub	sp, #12
 800271e:	af00      	add	r7, sp, #0
 8002720:	6078      	str	r0, [r7, #4]
 8002722:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	695b      	ldr	r3, [r3, #20]
 8002728:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	431a      	orrs	r2, r3
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	615a      	str	r2, [r3, #20]
}
 8002734:	bf00      	nop
 8002736:	370c      	adds	r7, #12
 8002738:	46bd      	mov	sp, r7
 800273a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273e:	4770      	bx	lr

08002740 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002740:	b480      	push	{r7}
 8002742:	b083      	sub	sp, #12
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	68db      	ldr	r3, [r3, #12]
 800274c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002750:	2b00      	cmp	r3, #0
 8002752:	d101      	bne.n	8002758 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002754:	2301      	movs	r3, #1
 8002756:	e000      	b.n	800275a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002758:	2300      	movs	r3, #0
}
 800275a:	4618      	mov	r0, r3
 800275c:	370c      	adds	r7, #12
 800275e:	46bd      	mov	sp, r7
 8002760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002764:	4770      	bx	lr

08002766 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002766:	b480      	push	{r7}
 8002768:	b087      	sub	sp, #28
 800276a:	af00      	add	r7, sp, #0
 800276c:	60f8      	str	r0, [r7, #12]
 800276e:	60b9      	str	r1, [r7, #8]
 8002770:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	3330      	adds	r3, #48	@ 0x30
 8002776:	461a      	mov	r2, r3
 8002778:	68bb      	ldr	r3, [r7, #8]
 800277a:	0a1b      	lsrs	r3, r3, #8
 800277c:	009b      	lsls	r3, r3, #2
 800277e:	f003 030c 	and.w	r3, r3, #12
 8002782:	4413      	add	r3, r2
 8002784:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002786:	697b      	ldr	r3, [r7, #20]
 8002788:	681a      	ldr	r2, [r3, #0]
 800278a:	68bb      	ldr	r3, [r7, #8]
 800278c:	f003 031f 	and.w	r3, r3, #31
 8002790:	211f      	movs	r1, #31
 8002792:	fa01 f303 	lsl.w	r3, r1, r3
 8002796:	43db      	mvns	r3, r3
 8002798:	401a      	ands	r2, r3
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	0e9b      	lsrs	r3, r3, #26
 800279e:	f003 011f 	and.w	r1, r3, #31
 80027a2:	68bb      	ldr	r3, [r7, #8]
 80027a4:	f003 031f 	and.w	r3, r3, #31
 80027a8:	fa01 f303 	lsl.w	r3, r1, r3
 80027ac:	431a      	orrs	r2, r3
 80027ae:	697b      	ldr	r3, [r7, #20]
 80027b0:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80027b2:	bf00      	nop
 80027b4:	371c      	adds	r7, #28
 80027b6:	46bd      	mov	sp, r7
 80027b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027bc:	4770      	bx	lr

080027be <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80027be:	b480      	push	{r7}
 80027c0:	b087      	sub	sp, #28
 80027c2:	af00      	add	r7, sp, #0
 80027c4:	60f8      	str	r0, [r7, #12]
 80027c6:	60b9      	str	r1, [r7, #8]
 80027c8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	3314      	adds	r3, #20
 80027ce:	461a      	mov	r2, r3
 80027d0:	68bb      	ldr	r3, [r7, #8]
 80027d2:	0e5b      	lsrs	r3, r3, #25
 80027d4:	009b      	lsls	r3, r3, #2
 80027d6:	f003 0304 	and.w	r3, r3, #4
 80027da:	4413      	add	r3, r2
 80027dc:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80027de:	697b      	ldr	r3, [r7, #20]
 80027e0:	681a      	ldr	r2, [r3, #0]
 80027e2:	68bb      	ldr	r3, [r7, #8]
 80027e4:	0d1b      	lsrs	r3, r3, #20
 80027e6:	f003 031f 	and.w	r3, r3, #31
 80027ea:	2107      	movs	r1, #7
 80027ec:	fa01 f303 	lsl.w	r3, r1, r3
 80027f0:	43db      	mvns	r3, r3
 80027f2:	401a      	ands	r2, r3
 80027f4:	68bb      	ldr	r3, [r7, #8]
 80027f6:	0d1b      	lsrs	r3, r3, #20
 80027f8:	f003 031f 	and.w	r3, r3, #31
 80027fc:	6879      	ldr	r1, [r7, #4]
 80027fe:	fa01 f303 	lsl.w	r3, r1, r3
 8002802:	431a      	orrs	r2, r3
 8002804:	697b      	ldr	r3, [r7, #20]
 8002806:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002808:	bf00      	nop
 800280a:	371c      	adds	r7, #28
 800280c:	46bd      	mov	sp, r7
 800280e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002812:	4770      	bx	lr

08002814 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002814:	b480      	push	{r7}
 8002816:	b085      	sub	sp, #20
 8002818:	af00      	add	r7, sp, #0
 800281a:	60f8      	str	r0, [r7, #12]
 800281c:	60b9      	str	r1, [r7, #8]
 800281e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002826:	68bb      	ldr	r3, [r7, #8]
 8002828:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800282c:	43db      	mvns	r3, r3
 800282e:	401a      	ands	r2, r3
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	f003 0318 	and.w	r3, r3, #24
 8002836:	4908      	ldr	r1, [pc, #32]	@ (8002858 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002838:	40d9      	lsrs	r1, r3
 800283a:	68bb      	ldr	r3, [r7, #8]
 800283c:	400b      	ands	r3, r1
 800283e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002842:	431a      	orrs	r2, r3
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800284a:	bf00      	nop
 800284c:	3714      	adds	r7, #20
 800284e:	46bd      	mov	sp, r7
 8002850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002854:	4770      	bx	lr
 8002856:	bf00      	nop
 8002858:	0007ffff 	.word	0x0007ffff

0800285c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800285c:	b480      	push	{r7}
 800285e:	b083      	sub	sp, #12
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	689b      	ldr	r3, [r3, #8]
 8002868:	f003 031f 	and.w	r3, r3, #31
}
 800286c:	4618      	mov	r0, r3
 800286e:	370c      	adds	r7, #12
 8002870:	46bd      	mov	sp, r7
 8002872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002876:	4770      	bx	lr

08002878 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002878:	b480      	push	{r7}
 800287a:	b083      	sub	sp, #12
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	689b      	ldr	r3, [r3, #8]
 8002884:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002888:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800288c:	687a      	ldr	r2, [r7, #4]
 800288e:	6093      	str	r3, [r2, #8]
}
 8002890:	bf00      	nop
 8002892:	370c      	adds	r7, #12
 8002894:	46bd      	mov	sp, r7
 8002896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289a:	4770      	bx	lr

0800289c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800289c:	b480      	push	{r7}
 800289e:	b083      	sub	sp, #12
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	689b      	ldr	r3, [r3, #8]
 80028a8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80028ac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80028b0:	d101      	bne.n	80028b6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80028b2:	2301      	movs	r3, #1
 80028b4:	e000      	b.n	80028b8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80028b6:	2300      	movs	r3, #0
}
 80028b8:	4618      	mov	r0, r3
 80028ba:	370c      	adds	r7, #12
 80028bc:	46bd      	mov	sp, r7
 80028be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c2:	4770      	bx	lr

080028c4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80028c4:	b480      	push	{r7}
 80028c6:	b083      	sub	sp, #12
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	689b      	ldr	r3, [r3, #8]
 80028d0:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80028d4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80028d8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80028e0:	bf00      	nop
 80028e2:	370c      	adds	r7, #12
 80028e4:	46bd      	mov	sp, r7
 80028e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ea:	4770      	bx	lr

080028ec <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80028ec:	b480      	push	{r7}
 80028ee:	b083      	sub	sp, #12
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	689b      	ldr	r3, [r3, #8]
 80028f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028fc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002900:	d101      	bne.n	8002906 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002902:	2301      	movs	r3, #1
 8002904:	e000      	b.n	8002908 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002906:	2300      	movs	r3, #0
}
 8002908:	4618      	mov	r0, r3
 800290a:	370c      	adds	r7, #12
 800290c:	46bd      	mov	sp, r7
 800290e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002912:	4770      	bx	lr

08002914 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002914:	b480      	push	{r7}
 8002916:	b083      	sub	sp, #12
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	689b      	ldr	r3, [r3, #8]
 8002920:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002924:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002928:	f043 0201 	orr.w	r2, r3, #1
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002930:	bf00      	nop
 8002932:	370c      	adds	r7, #12
 8002934:	46bd      	mov	sp, r7
 8002936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293a:	4770      	bx	lr

0800293c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800293c:	b480      	push	{r7}
 800293e:	b083      	sub	sp, #12
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	689b      	ldr	r3, [r3, #8]
 8002948:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800294c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002950:	f043 0202 	orr.w	r2, r3, #2
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002958:	bf00      	nop
 800295a:	370c      	adds	r7, #12
 800295c:	46bd      	mov	sp, r7
 800295e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002962:	4770      	bx	lr

08002964 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002964:	b480      	push	{r7}
 8002966:	b083      	sub	sp, #12
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	689b      	ldr	r3, [r3, #8]
 8002970:	f003 0301 	and.w	r3, r3, #1
 8002974:	2b01      	cmp	r3, #1
 8002976:	d101      	bne.n	800297c <LL_ADC_IsEnabled+0x18>
 8002978:	2301      	movs	r3, #1
 800297a:	e000      	b.n	800297e <LL_ADC_IsEnabled+0x1a>
 800297c:	2300      	movs	r3, #0
}
 800297e:	4618      	mov	r0, r3
 8002980:	370c      	adds	r7, #12
 8002982:	46bd      	mov	sp, r7
 8002984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002988:	4770      	bx	lr

0800298a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800298a:	b480      	push	{r7}
 800298c:	b083      	sub	sp, #12
 800298e:	af00      	add	r7, sp, #0
 8002990:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	689b      	ldr	r3, [r3, #8]
 8002996:	f003 0302 	and.w	r3, r3, #2
 800299a:	2b02      	cmp	r3, #2
 800299c:	d101      	bne.n	80029a2 <LL_ADC_IsDisableOngoing+0x18>
 800299e:	2301      	movs	r3, #1
 80029a0:	e000      	b.n	80029a4 <LL_ADC_IsDisableOngoing+0x1a>
 80029a2:	2300      	movs	r3, #0
}
 80029a4:	4618      	mov	r0, r3
 80029a6:	370c      	adds	r7, #12
 80029a8:	46bd      	mov	sp, r7
 80029aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ae:	4770      	bx	lr

080029b0 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80029b0:	b480      	push	{r7}
 80029b2:	b083      	sub	sp, #12
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	689b      	ldr	r3, [r3, #8]
 80029bc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80029c0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80029c4:	f043 0204 	orr.w	r2, r3, #4
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80029cc:	bf00      	nop
 80029ce:	370c      	adds	r7, #12
 80029d0:	46bd      	mov	sp, r7
 80029d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d6:	4770      	bx	lr

080029d8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80029d8:	b480      	push	{r7}
 80029da:	b083      	sub	sp, #12
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	689b      	ldr	r3, [r3, #8]
 80029e4:	f003 0304 	and.w	r3, r3, #4
 80029e8:	2b04      	cmp	r3, #4
 80029ea:	d101      	bne.n	80029f0 <LL_ADC_REG_IsConversionOngoing+0x18>
 80029ec:	2301      	movs	r3, #1
 80029ee:	e000      	b.n	80029f2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80029f0:	2300      	movs	r3, #0
}
 80029f2:	4618      	mov	r0, r3
 80029f4:	370c      	adds	r7, #12
 80029f6:	46bd      	mov	sp, r7
 80029f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fc:	4770      	bx	lr

080029fe <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80029fe:	b480      	push	{r7}
 8002a00:	b083      	sub	sp, #12
 8002a02:	af00      	add	r7, sp, #0
 8002a04:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	689b      	ldr	r3, [r3, #8]
 8002a0a:	f003 0308 	and.w	r3, r3, #8
 8002a0e:	2b08      	cmp	r3, #8
 8002a10:	d101      	bne.n	8002a16 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002a12:	2301      	movs	r3, #1
 8002a14:	e000      	b.n	8002a18 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002a16:	2300      	movs	r3, #0
}
 8002a18:	4618      	mov	r0, r3
 8002a1a:	370c      	adds	r7, #12
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a22:	4770      	bx	lr

08002a24 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002a24:	b590      	push	{r4, r7, lr}
 8002a26:	b089      	sub	sp, #36	@ 0x24
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002a30:	2300      	movs	r3, #0
 8002a32:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d101      	bne.n	8002a3e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	e167      	b.n	8002d0e <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	695b      	ldr	r3, [r3, #20]
 8002a42:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d109      	bne.n	8002a60 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002a4c:	6878      	ldr	r0, [r7, #4]
 8002a4e:	f7fe ff29 	bl	80018a4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2200      	movs	r2, #0
 8002a56:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4618      	mov	r0, r3
 8002a66:	f7ff ff19 	bl	800289c <LL_ADC_IsDeepPowerDownEnabled>
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d004      	beq.n	8002a7a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4618      	mov	r0, r3
 8002a76:	f7ff feff 	bl	8002878 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	4618      	mov	r0, r3
 8002a80:	f7ff ff34 	bl	80028ec <LL_ADC_IsInternalRegulatorEnabled>
 8002a84:	4603      	mov	r3, r0
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d115      	bne.n	8002ab6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	4618      	mov	r0, r3
 8002a90:	f7ff ff18 	bl	80028c4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002a94:	4ba0      	ldr	r3, [pc, #640]	@ (8002d18 <HAL_ADC_Init+0x2f4>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	099b      	lsrs	r3, r3, #6
 8002a9a:	4aa0      	ldr	r2, [pc, #640]	@ (8002d1c <HAL_ADC_Init+0x2f8>)
 8002a9c:	fba2 2303 	umull	r2, r3, r2, r3
 8002aa0:	099b      	lsrs	r3, r3, #6
 8002aa2:	3301      	adds	r3, #1
 8002aa4:	005b      	lsls	r3, r3, #1
 8002aa6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002aa8:	e002      	b.n	8002ab0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	3b01      	subs	r3, #1
 8002aae:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d1f9      	bne.n	8002aaa <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	4618      	mov	r0, r3
 8002abc:	f7ff ff16 	bl	80028ec <LL_ADC_IsInternalRegulatorEnabled>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d10d      	bne.n	8002ae2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002aca:	f043 0210 	orr.w	r2, r3, #16
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ad6:	f043 0201 	orr.w	r2, r3, #1
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	f7ff ff76 	bl	80029d8 <LL_ADC_REG_IsConversionOngoing>
 8002aec:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002af2:	f003 0310 	and.w	r3, r3, #16
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	f040 8100 	bne.w	8002cfc <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002afc:	697b      	ldr	r3, [r7, #20]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	f040 80fc 	bne.w	8002cfc <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b08:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002b0c:	f043 0202 	orr.w	r2, r3, #2
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4618      	mov	r0, r3
 8002b1a:	f7ff ff23 	bl	8002964 <LL_ADC_IsEnabled>
 8002b1e:	4603      	mov	r3, r0
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d111      	bne.n	8002b48 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002b24:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002b28:	f7ff ff1c 	bl	8002964 <LL_ADC_IsEnabled>
 8002b2c:	4604      	mov	r4, r0
 8002b2e:	487c      	ldr	r0, [pc, #496]	@ (8002d20 <HAL_ADC_Init+0x2fc>)
 8002b30:	f7ff ff18 	bl	8002964 <LL_ADC_IsEnabled>
 8002b34:	4603      	mov	r3, r0
 8002b36:	4323      	orrs	r3, r4
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d105      	bne.n	8002b48 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	4619      	mov	r1, r3
 8002b42:	4878      	ldr	r0, [pc, #480]	@ (8002d24 <HAL_ADC_Init+0x300>)
 8002b44:	f7ff fd2a 	bl	800259c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	7f5b      	ldrb	r3, [r3, #29]
 8002b4c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002b52:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002b58:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002b5e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002b66:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002b68:	4313      	orrs	r3, r2
 8002b6a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002b72:	2b01      	cmp	r3, #1
 8002b74:	d106      	bne.n	8002b84 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b7a:	3b01      	subs	r3, #1
 8002b7c:	045b      	lsls	r3, r3, #17
 8002b7e:	69ba      	ldr	r2, [r7, #24]
 8002b80:	4313      	orrs	r3, r2
 8002b82:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d009      	beq.n	8002ba0 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b90:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b98:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002b9a:	69ba      	ldr	r2, [r7, #24]
 8002b9c:	4313      	orrs	r3, r2
 8002b9e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	68da      	ldr	r2, [r3, #12]
 8002ba6:	4b60      	ldr	r3, [pc, #384]	@ (8002d28 <HAL_ADC_Init+0x304>)
 8002ba8:	4013      	ands	r3, r2
 8002baa:	687a      	ldr	r2, [r7, #4]
 8002bac:	6812      	ldr	r2, [r2, #0]
 8002bae:	69b9      	ldr	r1, [r7, #24]
 8002bb0:	430b      	orrs	r3, r1
 8002bb2:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	691b      	ldr	r3, [r3, #16]
 8002bba:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	430a      	orrs	r2, r1
 8002bc8:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	4618      	mov	r0, r3
 8002bd0:	f7ff ff15 	bl	80029fe <LL_ADC_INJ_IsConversionOngoing>
 8002bd4:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002bd6:	697b      	ldr	r3, [r7, #20]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d16d      	bne.n	8002cb8 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002bdc:	693b      	ldr	r3, [r7, #16]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d16a      	bne.n	8002cb8 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002be6:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002bee:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002bf0:	4313      	orrs	r3, r2
 8002bf2:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	68db      	ldr	r3, [r3, #12]
 8002bfa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002bfe:	f023 0302 	bic.w	r3, r3, #2
 8002c02:	687a      	ldr	r2, [r7, #4]
 8002c04:	6812      	ldr	r2, [r2, #0]
 8002c06:	69b9      	ldr	r1, [r7, #24]
 8002c08:	430b      	orrs	r3, r1
 8002c0a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	691b      	ldr	r3, [r3, #16]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d017      	beq.n	8002c44 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	691a      	ldr	r2, [r3, #16]
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002c22:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002c2c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002c30:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002c34:	687a      	ldr	r2, [r7, #4]
 8002c36:	6911      	ldr	r1, [r2, #16]
 8002c38:	687a      	ldr	r2, [r7, #4]
 8002c3a:	6812      	ldr	r2, [r2, #0]
 8002c3c:	430b      	orrs	r3, r1
 8002c3e:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8002c42:	e013      	b.n	8002c6c <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	691a      	ldr	r2, [r3, #16]
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002c52:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002c5c:	687a      	ldr	r2, [r7, #4]
 8002c5e:	6812      	ldr	r2, [r2, #0]
 8002c60:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002c64:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002c68:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002c72:	2b01      	cmp	r3, #1
 8002c74:	d118      	bne.n	8002ca8 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	691b      	ldr	r3, [r3, #16]
 8002c7c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002c80:	f023 0304 	bic.w	r3, r3, #4
 8002c84:	687a      	ldr	r2, [r7, #4]
 8002c86:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8002c88:	687a      	ldr	r2, [r7, #4]
 8002c8a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002c8c:	4311      	orrs	r1, r2
 8002c8e:	687a      	ldr	r2, [r7, #4]
 8002c90:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002c92:	4311      	orrs	r1, r2
 8002c94:	687a      	ldr	r2, [r7, #4]
 8002c96:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002c98:	430a      	orrs	r2, r1
 8002c9a:	431a      	orrs	r2, r3
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f042 0201 	orr.w	r2, r2, #1
 8002ca4:	611a      	str	r2, [r3, #16]
 8002ca6:	e007      	b.n	8002cb8 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	691a      	ldr	r2, [r3, #16]
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f022 0201 	bic.w	r2, r2, #1
 8002cb6:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	695b      	ldr	r3, [r3, #20]
 8002cbc:	2b01      	cmp	r3, #1
 8002cbe:	d10c      	bne.n	8002cda <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cc6:	f023 010f 	bic.w	r1, r3, #15
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6a1b      	ldr	r3, [r3, #32]
 8002cce:	1e5a      	subs	r2, r3, #1
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	430a      	orrs	r2, r1
 8002cd6:	631a      	str	r2, [r3, #48]	@ 0x30
 8002cd8:	e007      	b.n	8002cea <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f022 020f 	bic.w	r2, r2, #15
 8002ce8:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cee:	f023 0303 	bic.w	r3, r3, #3
 8002cf2:	f043 0201 	orr.w	r2, r3, #1
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002cfa:	e007      	b.n	8002d0c <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d00:	f043 0210 	orr.w	r2, r3, #16
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002d08:	2301      	movs	r3, #1
 8002d0a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002d0c:	7ffb      	ldrb	r3, [r7, #31]
}
 8002d0e:	4618      	mov	r0, r3
 8002d10:	3724      	adds	r7, #36	@ 0x24
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bd90      	pop	{r4, r7, pc}
 8002d16:	bf00      	nop
 8002d18:	2000000c 	.word	0x2000000c
 8002d1c:	053e2d63 	.word	0x053e2d63
 8002d20:	50000100 	.word	0x50000100
 8002d24:	50000300 	.word	0x50000300
 8002d28:	fff04007 	.word	0xfff04007

08002d2c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b086      	sub	sp, #24
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	60f8      	str	r0, [r7, #12]
 8002d34:	60b9      	str	r1, [r7, #8]
 8002d36:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002d38:	4851      	ldr	r0, [pc, #324]	@ (8002e80 <HAL_ADC_Start_DMA+0x154>)
 8002d3a:	f7ff fd8f 	bl	800285c <LL_ADC_GetMultimode>
 8002d3e:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4618      	mov	r0, r3
 8002d46:	f7ff fe47 	bl	80029d8 <LL_ADC_REG_IsConversionOngoing>
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	f040 808f 	bne.w	8002e70 <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002d58:	2b01      	cmp	r3, #1
 8002d5a:	d101      	bne.n	8002d60 <HAL_ADC_Start_DMA+0x34>
 8002d5c:	2302      	movs	r3, #2
 8002d5e:	e08a      	b.n	8002e76 <HAL_ADC_Start_DMA+0x14a>
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	2201      	movs	r2, #1
 8002d64:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8002d68:	693b      	ldr	r3, [r7, #16]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d005      	beq.n	8002d7a <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002d6e:	693b      	ldr	r3, [r7, #16]
 8002d70:	2b05      	cmp	r3, #5
 8002d72:	d002      	beq.n	8002d7a <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002d74:	693b      	ldr	r3, [r7, #16]
 8002d76:	2b09      	cmp	r3, #9
 8002d78:	d173      	bne.n	8002e62 <HAL_ADC_Start_DMA+0x136>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002d7a:	68f8      	ldr	r0, [r7, #12]
 8002d7c:	f000 fc8e 	bl	800369c <ADC_Enable>
 8002d80:	4603      	mov	r3, r0
 8002d82:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002d84:	7dfb      	ldrb	r3, [r7, #23]
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d166      	bne.n	8002e58 <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d8e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002d92:	f023 0301 	bic.w	r3, r3, #1
 8002d96:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	4a38      	ldr	r2, [pc, #224]	@ (8002e84 <HAL_ADC_Start_DMA+0x158>)
 8002da4:	4293      	cmp	r3, r2
 8002da6:	d002      	beq.n	8002dae <HAL_ADC_Start_DMA+0x82>
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	e001      	b.n	8002db2 <HAL_ADC_Start_DMA+0x86>
 8002dae:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002db2:	68fa      	ldr	r2, [r7, #12]
 8002db4:	6812      	ldr	r2, [r2, #0]
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d002      	beq.n	8002dc0 <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002dba:	693b      	ldr	r3, [r7, #16]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d105      	bne.n	8002dcc <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dc4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dd0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d006      	beq.n	8002de6 <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ddc:	f023 0206 	bic.w	r2, r3, #6
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	661a      	str	r2, [r3, #96]	@ 0x60
 8002de4:	e002      	b.n	8002dec <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	2200      	movs	r2, #0
 8002dea:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002df0:	4a25      	ldr	r2, [pc, #148]	@ (8002e88 <HAL_ADC_Start_DMA+0x15c>)
 8002df2:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002df8:	4a24      	ldr	r2, [pc, #144]	@ (8002e8c <HAL_ADC_Start_DMA+0x160>)
 8002dfa:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e00:	4a23      	ldr	r2, [pc, #140]	@ (8002e90 <HAL_ADC_Start_DMA+0x164>)
 8002e02:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	221c      	movs	r2, #28
 8002e0a:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	2200      	movs	r2, #0
 8002e10:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	685a      	ldr	r2, [r3, #4]
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f042 0210 	orr.w	r2, r2, #16
 8002e22:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	68da      	ldr	r2, [r3, #12]
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f042 0201 	orr.w	r2, r2, #1
 8002e32:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	3340      	adds	r3, #64	@ 0x40
 8002e3e:	4619      	mov	r1, r3
 8002e40:	68ba      	ldr	r2, [r7, #8]
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	f001 fd06 	bl	8004854 <HAL_DMA_Start_IT>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4618      	mov	r0, r3
 8002e52:	f7ff fdad 	bl	80029b0 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8002e56:	e00d      	b.n	8002e74 <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8002e60:	e008      	b.n	8002e74 <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8002e62:	2301      	movs	r3, #1
 8002e64:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	2200      	movs	r2, #0
 8002e6a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8002e6e:	e001      	b.n	8002e74 <HAL_ADC_Start_DMA+0x148>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002e70:	2302      	movs	r3, #2
 8002e72:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002e74:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e76:	4618      	mov	r0, r3
 8002e78:	3718      	adds	r7, #24
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bd80      	pop	{r7, pc}
 8002e7e:	bf00      	nop
 8002e80:	50000300 	.word	0x50000300
 8002e84:	50000100 	.word	0x50000100
 8002e88:	08003867 	.word	0x08003867
 8002e8c:	0800393f 	.word	0x0800393f
 8002e90:	0800395b 	.word	0x0800395b

08002e94 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002e94:	b480      	push	{r7}
 8002e96:	b083      	sub	sp, #12
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002e9c:	bf00      	nop
 8002e9e:	370c      	adds	r7, #12
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea6:	4770      	bx	lr

08002ea8 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	b083      	sub	sp, #12
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002eb0:	bf00      	nop
 8002eb2:	370c      	adds	r7, #12
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eba:	4770      	bx	lr

08002ebc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b0b6      	sub	sp, #216	@ 0xd8
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
 8002ec4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002ecc:	2300      	movs	r3, #0
 8002ece:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002ed6:	2b01      	cmp	r3, #1
 8002ed8:	d101      	bne.n	8002ede <HAL_ADC_ConfigChannel+0x22>
 8002eda:	2302      	movs	r3, #2
 8002edc:	e3c8      	b.n	8003670 <HAL_ADC_ConfigChannel+0x7b4>
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2201      	movs	r2, #1
 8002ee2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	4618      	mov	r0, r3
 8002eec:	f7ff fd74 	bl	80029d8 <LL_ADC_REG_IsConversionOngoing>
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	f040 83ad 	bne.w	8003652 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6818      	ldr	r0, [r3, #0]
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	6859      	ldr	r1, [r3, #4]
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	461a      	mov	r2, r3
 8002f06:	f7ff fc2e 	bl	8002766 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4618      	mov	r0, r3
 8002f10:	f7ff fd62 	bl	80029d8 <LL_ADC_REG_IsConversionOngoing>
 8002f14:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	f7ff fd6e 	bl	80029fe <LL_ADC_INJ_IsConversionOngoing>
 8002f22:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002f26:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	f040 81d9 	bne.w	80032e2 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002f30:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	f040 81d4 	bne.w	80032e2 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	689b      	ldr	r3, [r3, #8]
 8002f3e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002f42:	d10f      	bne.n	8002f64 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6818      	ldr	r0, [r3, #0]
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	4619      	mov	r1, r3
 8002f50:	f7ff fc35 	bl	80027be <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	f7ff fbdc 	bl	800271a <LL_ADC_SetSamplingTimeCommonConfig>
 8002f62:	e00e      	b.n	8002f82 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6818      	ldr	r0, [r3, #0]
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	6819      	ldr	r1, [r3, #0]
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	689b      	ldr	r3, [r3, #8]
 8002f70:	461a      	mov	r2, r3
 8002f72:	f7ff fc24 	bl	80027be <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	2100      	movs	r1, #0
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	f7ff fbcc 	bl	800271a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	695a      	ldr	r2, [r3, #20]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	68db      	ldr	r3, [r3, #12]
 8002f8c:	08db      	lsrs	r3, r3, #3
 8002f8e:	f003 0303 	and.w	r3, r3, #3
 8002f92:	005b      	lsls	r3, r3, #1
 8002f94:	fa02 f303 	lsl.w	r3, r2, r3
 8002f98:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	691b      	ldr	r3, [r3, #16]
 8002fa0:	2b04      	cmp	r3, #4
 8002fa2:	d022      	beq.n	8002fea <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6818      	ldr	r0, [r3, #0]
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	6919      	ldr	r1, [r3, #16]
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	681a      	ldr	r2, [r3, #0]
 8002fb0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002fb4:	f7ff fb26 	bl	8002604 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6818      	ldr	r0, [r3, #0]
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	6919      	ldr	r1, [r3, #16]
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	699b      	ldr	r3, [r3, #24]
 8002fc4:	461a      	mov	r2, r3
 8002fc6:	f7ff fb72 	bl	80026ae <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6818      	ldr	r0, [r3, #0]
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002fd6:	2b01      	cmp	r3, #1
 8002fd8:	d102      	bne.n	8002fe0 <HAL_ADC_ConfigChannel+0x124>
 8002fda:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002fde:	e000      	b.n	8002fe2 <HAL_ADC_ConfigChannel+0x126>
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	461a      	mov	r2, r3
 8002fe4:	f7ff fb7e 	bl	80026e4 <LL_ADC_SetOffsetSaturation>
 8002fe8:	e17b      	b.n	80032e2 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	2100      	movs	r1, #0
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	f7ff fb2b 	bl	800264c <LL_ADC_GetOffsetChannel>
 8002ff6:	4603      	mov	r3, r0
 8002ff8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d10a      	bne.n	8003016 <HAL_ADC_ConfigChannel+0x15a>
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	2100      	movs	r1, #0
 8003006:	4618      	mov	r0, r3
 8003008:	f7ff fb20 	bl	800264c <LL_ADC_GetOffsetChannel>
 800300c:	4603      	mov	r3, r0
 800300e:	0e9b      	lsrs	r3, r3, #26
 8003010:	f003 021f 	and.w	r2, r3, #31
 8003014:	e01e      	b.n	8003054 <HAL_ADC_ConfigChannel+0x198>
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	2100      	movs	r1, #0
 800301c:	4618      	mov	r0, r3
 800301e:	f7ff fb15 	bl	800264c <LL_ADC_GetOffsetChannel>
 8003022:	4603      	mov	r3, r0
 8003024:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003028:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800302c:	fa93 f3a3 	rbit	r3, r3
 8003030:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003034:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003038:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800303c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003040:	2b00      	cmp	r3, #0
 8003042:	d101      	bne.n	8003048 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8003044:	2320      	movs	r3, #32
 8003046:	e004      	b.n	8003052 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8003048:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800304c:	fab3 f383 	clz	r3, r3
 8003050:	b2db      	uxtb	r3, r3
 8003052:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800305c:	2b00      	cmp	r3, #0
 800305e:	d105      	bne.n	800306c <HAL_ADC_ConfigChannel+0x1b0>
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	0e9b      	lsrs	r3, r3, #26
 8003066:	f003 031f 	and.w	r3, r3, #31
 800306a:	e018      	b.n	800309e <HAL_ADC_ConfigChannel+0x1e2>
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003074:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003078:	fa93 f3a3 	rbit	r3, r3
 800307c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8003080:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003084:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8003088:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800308c:	2b00      	cmp	r3, #0
 800308e:	d101      	bne.n	8003094 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8003090:	2320      	movs	r3, #32
 8003092:	e004      	b.n	800309e <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8003094:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003098:	fab3 f383 	clz	r3, r3
 800309c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800309e:	429a      	cmp	r2, r3
 80030a0:	d106      	bne.n	80030b0 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	2200      	movs	r2, #0
 80030a8:	2100      	movs	r1, #0
 80030aa:	4618      	mov	r0, r3
 80030ac:	f7ff fae4 	bl	8002678 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	2101      	movs	r1, #1
 80030b6:	4618      	mov	r0, r3
 80030b8:	f7ff fac8 	bl	800264c <LL_ADC_GetOffsetChannel>
 80030bc:	4603      	mov	r3, r0
 80030be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d10a      	bne.n	80030dc <HAL_ADC_ConfigChannel+0x220>
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	2101      	movs	r1, #1
 80030cc:	4618      	mov	r0, r3
 80030ce:	f7ff fabd 	bl	800264c <LL_ADC_GetOffsetChannel>
 80030d2:	4603      	mov	r3, r0
 80030d4:	0e9b      	lsrs	r3, r3, #26
 80030d6:	f003 021f 	and.w	r2, r3, #31
 80030da:	e01e      	b.n	800311a <HAL_ADC_ConfigChannel+0x25e>
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	2101      	movs	r1, #1
 80030e2:	4618      	mov	r0, r3
 80030e4:	f7ff fab2 	bl	800264c <LL_ADC_GetOffsetChannel>
 80030e8:	4603      	mov	r3, r0
 80030ea:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030ee:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80030f2:	fa93 f3a3 	rbit	r3, r3
 80030f6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80030fa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80030fe:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8003102:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003106:	2b00      	cmp	r3, #0
 8003108:	d101      	bne.n	800310e <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 800310a:	2320      	movs	r3, #32
 800310c:	e004      	b.n	8003118 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 800310e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003112:	fab3 f383 	clz	r3, r3
 8003116:	b2db      	uxtb	r3, r3
 8003118:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003122:	2b00      	cmp	r3, #0
 8003124:	d105      	bne.n	8003132 <HAL_ADC_ConfigChannel+0x276>
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	0e9b      	lsrs	r3, r3, #26
 800312c:	f003 031f 	and.w	r3, r3, #31
 8003130:	e018      	b.n	8003164 <HAL_ADC_ConfigChannel+0x2a8>
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800313a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800313e:	fa93 f3a3 	rbit	r3, r3
 8003142:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8003146:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800314a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 800314e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003152:	2b00      	cmp	r3, #0
 8003154:	d101      	bne.n	800315a <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8003156:	2320      	movs	r3, #32
 8003158:	e004      	b.n	8003164 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 800315a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800315e:	fab3 f383 	clz	r3, r3
 8003162:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003164:	429a      	cmp	r2, r3
 8003166:	d106      	bne.n	8003176 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	2200      	movs	r2, #0
 800316e:	2101      	movs	r1, #1
 8003170:	4618      	mov	r0, r3
 8003172:	f7ff fa81 	bl	8002678 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	2102      	movs	r1, #2
 800317c:	4618      	mov	r0, r3
 800317e:	f7ff fa65 	bl	800264c <LL_ADC_GetOffsetChannel>
 8003182:	4603      	mov	r3, r0
 8003184:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003188:	2b00      	cmp	r3, #0
 800318a:	d10a      	bne.n	80031a2 <HAL_ADC_ConfigChannel+0x2e6>
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	2102      	movs	r1, #2
 8003192:	4618      	mov	r0, r3
 8003194:	f7ff fa5a 	bl	800264c <LL_ADC_GetOffsetChannel>
 8003198:	4603      	mov	r3, r0
 800319a:	0e9b      	lsrs	r3, r3, #26
 800319c:	f003 021f 	and.w	r2, r3, #31
 80031a0:	e01e      	b.n	80031e0 <HAL_ADC_ConfigChannel+0x324>
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	2102      	movs	r1, #2
 80031a8:	4618      	mov	r0, r3
 80031aa:	f7ff fa4f 	bl	800264c <LL_ADC_GetOffsetChannel>
 80031ae:	4603      	mov	r3, r0
 80031b0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031b4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80031b8:	fa93 f3a3 	rbit	r3, r3
 80031bc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 80031c0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80031c4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 80031c8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d101      	bne.n	80031d4 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 80031d0:	2320      	movs	r3, #32
 80031d2:	e004      	b.n	80031de <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 80031d4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80031d8:	fab3 f383 	clz	r3, r3
 80031dc:	b2db      	uxtb	r3, r3
 80031de:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d105      	bne.n	80031f8 <HAL_ADC_ConfigChannel+0x33c>
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	0e9b      	lsrs	r3, r3, #26
 80031f2:	f003 031f 	and.w	r3, r3, #31
 80031f6:	e016      	b.n	8003226 <HAL_ADC_ConfigChannel+0x36a>
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003200:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003204:	fa93 f3a3 	rbit	r3, r3
 8003208:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 800320a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800320c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8003210:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003214:	2b00      	cmp	r3, #0
 8003216:	d101      	bne.n	800321c <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8003218:	2320      	movs	r3, #32
 800321a:	e004      	b.n	8003226 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 800321c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003220:	fab3 f383 	clz	r3, r3
 8003224:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003226:	429a      	cmp	r2, r3
 8003228:	d106      	bne.n	8003238 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	2200      	movs	r2, #0
 8003230:	2102      	movs	r1, #2
 8003232:	4618      	mov	r0, r3
 8003234:	f7ff fa20 	bl	8002678 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	2103      	movs	r1, #3
 800323e:	4618      	mov	r0, r3
 8003240:	f7ff fa04 	bl	800264c <LL_ADC_GetOffsetChannel>
 8003244:	4603      	mov	r3, r0
 8003246:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800324a:	2b00      	cmp	r3, #0
 800324c:	d10a      	bne.n	8003264 <HAL_ADC_ConfigChannel+0x3a8>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	2103      	movs	r1, #3
 8003254:	4618      	mov	r0, r3
 8003256:	f7ff f9f9 	bl	800264c <LL_ADC_GetOffsetChannel>
 800325a:	4603      	mov	r3, r0
 800325c:	0e9b      	lsrs	r3, r3, #26
 800325e:	f003 021f 	and.w	r2, r3, #31
 8003262:	e017      	b.n	8003294 <HAL_ADC_ConfigChannel+0x3d8>
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	2103      	movs	r1, #3
 800326a:	4618      	mov	r0, r3
 800326c:	f7ff f9ee 	bl	800264c <LL_ADC_GetOffsetChannel>
 8003270:	4603      	mov	r3, r0
 8003272:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003274:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003276:	fa93 f3a3 	rbit	r3, r3
 800327a:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800327c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800327e:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8003280:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003282:	2b00      	cmp	r3, #0
 8003284:	d101      	bne.n	800328a <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8003286:	2320      	movs	r3, #32
 8003288:	e003      	b.n	8003292 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 800328a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800328c:	fab3 f383 	clz	r3, r3
 8003290:	b2db      	uxtb	r3, r3
 8003292:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800329c:	2b00      	cmp	r3, #0
 800329e:	d105      	bne.n	80032ac <HAL_ADC_ConfigChannel+0x3f0>
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	0e9b      	lsrs	r3, r3, #26
 80032a6:	f003 031f 	and.w	r3, r3, #31
 80032aa:	e011      	b.n	80032d0 <HAL_ADC_ConfigChannel+0x414>
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032b2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80032b4:	fa93 f3a3 	rbit	r3, r3
 80032b8:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80032ba:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80032bc:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80032be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d101      	bne.n	80032c8 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 80032c4:	2320      	movs	r3, #32
 80032c6:	e003      	b.n	80032d0 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 80032c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80032ca:	fab3 f383 	clz	r3, r3
 80032ce:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80032d0:	429a      	cmp	r2, r3
 80032d2:	d106      	bne.n	80032e2 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	2200      	movs	r2, #0
 80032da:	2103      	movs	r1, #3
 80032dc:	4618      	mov	r0, r3
 80032de:	f7ff f9cb 	bl	8002678 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4618      	mov	r0, r3
 80032e8:	f7ff fb3c 	bl	8002964 <LL_ADC_IsEnabled>
 80032ec:	4603      	mov	r3, r0
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	f040 8140 	bne.w	8003574 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6818      	ldr	r0, [r3, #0]
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	6819      	ldr	r1, [r3, #0]
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	68db      	ldr	r3, [r3, #12]
 8003300:	461a      	mov	r2, r3
 8003302:	f7ff fa87 	bl	8002814 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003306:	683b      	ldr	r3, [r7, #0]
 8003308:	68db      	ldr	r3, [r3, #12]
 800330a:	4a8f      	ldr	r2, [pc, #572]	@ (8003548 <HAL_ADC_ConfigChannel+0x68c>)
 800330c:	4293      	cmp	r3, r2
 800330e:	f040 8131 	bne.w	8003574 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800331e:	2b00      	cmp	r3, #0
 8003320:	d10b      	bne.n	800333a <HAL_ADC_ConfigChannel+0x47e>
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	0e9b      	lsrs	r3, r3, #26
 8003328:	3301      	adds	r3, #1
 800332a:	f003 031f 	and.w	r3, r3, #31
 800332e:	2b09      	cmp	r3, #9
 8003330:	bf94      	ite	ls
 8003332:	2301      	movls	r3, #1
 8003334:	2300      	movhi	r3, #0
 8003336:	b2db      	uxtb	r3, r3
 8003338:	e019      	b.n	800336e <HAL_ADC_ConfigChannel+0x4b2>
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003340:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003342:	fa93 f3a3 	rbit	r3, r3
 8003346:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8003348:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800334a:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800334c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800334e:	2b00      	cmp	r3, #0
 8003350:	d101      	bne.n	8003356 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8003352:	2320      	movs	r3, #32
 8003354:	e003      	b.n	800335e <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8003356:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003358:	fab3 f383 	clz	r3, r3
 800335c:	b2db      	uxtb	r3, r3
 800335e:	3301      	adds	r3, #1
 8003360:	f003 031f 	and.w	r3, r3, #31
 8003364:	2b09      	cmp	r3, #9
 8003366:	bf94      	ite	ls
 8003368:	2301      	movls	r3, #1
 800336a:	2300      	movhi	r3, #0
 800336c:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800336e:	2b00      	cmp	r3, #0
 8003370:	d079      	beq.n	8003466 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800337a:	2b00      	cmp	r3, #0
 800337c:	d107      	bne.n	800338e <HAL_ADC_ConfigChannel+0x4d2>
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	0e9b      	lsrs	r3, r3, #26
 8003384:	3301      	adds	r3, #1
 8003386:	069b      	lsls	r3, r3, #26
 8003388:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800338c:	e015      	b.n	80033ba <HAL_ADC_ConfigChannel+0x4fe>
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003394:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003396:	fa93 f3a3 	rbit	r3, r3
 800339a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800339c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800339e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80033a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d101      	bne.n	80033aa <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 80033a6:	2320      	movs	r3, #32
 80033a8:	e003      	b.n	80033b2 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 80033aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80033ac:	fab3 f383 	clz	r3, r3
 80033b0:	b2db      	uxtb	r3, r3
 80033b2:	3301      	adds	r3, #1
 80033b4:	069b      	lsls	r3, r3, #26
 80033b6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d109      	bne.n	80033da <HAL_ADC_ConfigChannel+0x51e>
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	0e9b      	lsrs	r3, r3, #26
 80033cc:	3301      	adds	r3, #1
 80033ce:	f003 031f 	and.w	r3, r3, #31
 80033d2:	2101      	movs	r1, #1
 80033d4:	fa01 f303 	lsl.w	r3, r1, r3
 80033d8:	e017      	b.n	800340a <HAL_ADC_ConfigChannel+0x54e>
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80033e2:	fa93 f3a3 	rbit	r3, r3
 80033e6:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80033e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80033ea:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80033ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d101      	bne.n	80033f6 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 80033f2:	2320      	movs	r3, #32
 80033f4:	e003      	b.n	80033fe <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 80033f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80033f8:	fab3 f383 	clz	r3, r3
 80033fc:	b2db      	uxtb	r3, r3
 80033fe:	3301      	adds	r3, #1
 8003400:	f003 031f 	and.w	r3, r3, #31
 8003404:	2101      	movs	r1, #1
 8003406:	fa01 f303 	lsl.w	r3, r1, r3
 800340a:	ea42 0103 	orr.w	r1, r2, r3
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003416:	2b00      	cmp	r3, #0
 8003418:	d10a      	bne.n	8003430 <HAL_ADC_ConfigChannel+0x574>
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	0e9b      	lsrs	r3, r3, #26
 8003420:	3301      	adds	r3, #1
 8003422:	f003 021f 	and.w	r2, r3, #31
 8003426:	4613      	mov	r3, r2
 8003428:	005b      	lsls	r3, r3, #1
 800342a:	4413      	add	r3, r2
 800342c:	051b      	lsls	r3, r3, #20
 800342e:	e018      	b.n	8003462 <HAL_ADC_ConfigChannel+0x5a6>
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003436:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003438:	fa93 f3a3 	rbit	r3, r3
 800343c:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800343e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003440:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8003442:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003444:	2b00      	cmp	r3, #0
 8003446:	d101      	bne.n	800344c <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8003448:	2320      	movs	r3, #32
 800344a:	e003      	b.n	8003454 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 800344c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800344e:	fab3 f383 	clz	r3, r3
 8003452:	b2db      	uxtb	r3, r3
 8003454:	3301      	adds	r3, #1
 8003456:	f003 021f 	and.w	r2, r3, #31
 800345a:	4613      	mov	r3, r2
 800345c:	005b      	lsls	r3, r3, #1
 800345e:	4413      	add	r3, r2
 8003460:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003462:	430b      	orrs	r3, r1
 8003464:	e081      	b.n	800356a <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800346e:	2b00      	cmp	r3, #0
 8003470:	d107      	bne.n	8003482 <HAL_ADC_ConfigChannel+0x5c6>
 8003472:	683b      	ldr	r3, [r7, #0]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	0e9b      	lsrs	r3, r3, #26
 8003478:	3301      	adds	r3, #1
 800347a:	069b      	lsls	r3, r3, #26
 800347c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003480:	e015      	b.n	80034ae <HAL_ADC_ConfigChannel+0x5f2>
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003488:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800348a:	fa93 f3a3 	rbit	r3, r3
 800348e:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8003490:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003492:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8003494:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003496:	2b00      	cmp	r3, #0
 8003498:	d101      	bne.n	800349e <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 800349a:	2320      	movs	r3, #32
 800349c:	e003      	b.n	80034a6 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 800349e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034a0:	fab3 f383 	clz	r3, r3
 80034a4:	b2db      	uxtb	r3, r3
 80034a6:	3301      	adds	r3, #1
 80034a8:	069b      	lsls	r3, r3, #26
 80034aa:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d109      	bne.n	80034ce <HAL_ADC_ConfigChannel+0x612>
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	0e9b      	lsrs	r3, r3, #26
 80034c0:	3301      	adds	r3, #1
 80034c2:	f003 031f 	and.w	r3, r3, #31
 80034c6:	2101      	movs	r1, #1
 80034c8:	fa01 f303 	lsl.w	r3, r1, r3
 80034cc:	e017      	b.n	80034fe <HAL_ADC_ConfigChannel+0x642>
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034d4:	6a3b      	ldr	r3, [r7, #32]
 80034d6:	fa93 f3a3 	rbit	r3, r3
 80034da:	61fb      	str	r3, [r7, #28]
  return result;
 80034dc:	69fb      	ldr	r3, [r7, #28]
 80034de:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80034e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d101      	bne.n	80034ea <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 80034e6:	2320      	movs	r3, #32
 80034e8:	e003      	b.n	80034f2 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 80034ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034ec:	fab3 f383 	clz	r3, r3
 80034f0:	b2db      	uxtb	r3, r3
 80034f2:	3301      	adds	r3, #1
 80034f4:	f003 031f 	and.w	r3, r3, #31
 80034f8:	2101      	movs	r1, #1
 80034fa:	fa01 f303 	lsl.w	r3, r1, r3
 80034fe:	ea42 0103 	orr.w	r1, r2, r3
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800350a:	2b00      	cmp	r3, #0
 800350c:	d10d      	bne.n	800352a <HAL_ADC_ConfigChannel+0x66e>
 800350e:	683b      	ldr	r3, [r7, #0]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	0e9b      	lsrs	r3, r3, #26
 8003514:	3301      	adds	r3, #1
 8003516:	f003 021f 	and.w	r2, r3, #31
 800351a:	4613      	mov	r3, r2
 800351c:	005b      	lsls	r3, r3, #1
 800351e:	4413      	add	r3, r2
 8003520:	3b1e      	subs	r3, #30
 8003522:	051b      	lsls	r3, r3, #20
 8003524:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003528:	e01e      	b.n	8003568 <HAL_ADC_ConfigChannel+0x6ac>
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003530:	697b      	ldr	r3, [r7, #20]
 8003532:	fa93 f3a3 	rbit	r3, r3
 8003536:	613b      	str	r3, [r7, #16]
  return result;
 8003538:	693b      	ldr	r3, [r7, #16]
 800353a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800353c:	69bb      	ldr	r3, [r7, #24]
 800353e:	2b00      	cmp	r3, #0
 8003540:	d104      	bne.n	800354c <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8003542:	2320      	movs	r3, #32
 8003544:	e006      	b.n	8003554 <HAL_ADC_ConfigChannel+0x698>
 8003546:	bf00      	nop
 8003548:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800354c:	69bb      	ldr	r3, [r7, #24]
 800354e:	fab3 f383 	clz	r3, r3
 8003552:	b2db      	uxtb	r3, r3
 8003554:	3301      	adds	r3, #1
 8003556:	f003 021f 	and.w	r2, r3, #31
 800355a:	4613      	mov	r3, r2
 800355c:	005b      	lsls	r3, r3, #1
 800355e:	4413      	add	r3, r2
 8003560:	3b1e      	subs	r3, #30
 8003562:	051b      	lsls	r3, r3, #20
 8003564:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003568:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800356a:	683a      	ldr	r2, [r7, #0]
 800356c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800356e:	4619      	mov	r1, r3
 8003570:	f7ff f925 	bl	80027be <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	681a      	ldr	r2, [r3, #0]
 8003578:	4b3f      	ldr	r3, [pc, #252]	@ (8003678 <HAL_ADC_ConfigChannel+0x7bc>)
 800357a:	4013      	ands	r3, r2
 800357c:	2b00      	cmp	r3, #0
 800357e:	d071      	beq.n	8003664 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003580:	483e      	ldr	r0, [pc, #248]	@ (800367c <HAL_ADC_ConfigChannel+0x7c0>)
 8003582:	f7ff f831 	bl	80025e8 <LL_ADC_GetCommonPathInternalCh>
 8003586:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800358a:	683b      	ldr	r3, [r7, #0]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	4a3c      	ldr	r2, [pc, #240]	@ (8003680 <HAL_ADC_ConfigChannel+0x7c4>)
 8003590:	4293      	cmp	r3, r2
 8003592:	d004      	beq.n	800359e <HAL_ADC_ConfigChannel+0x6e2>
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	4a3a      	ldr	r2, [pc, #232]	@ (8003684 <HAL_ADC_ConfigChannel+0x7c8>)
 800359a:	4293      	cmp	r3, r2
 800359c:	d127      	bne.n	80035ee <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800359e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80035a2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d121      	bne.n	80035ee <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80035b2:	d157      	bne.n	8003664 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80035b4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80035b8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80035bc:	4619      	mov	r1, r3
 80035be:	482f      	ldr	r0, [pc, #188]	@ (800367c <HAL_ADC_ConfigChannel+0x7c0>)
 80035c0:	f7fe ffff 	bl	80025c2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80035c4:	4b30      	ldr	r3, [pc, #192]	@ (8003688 <HAL_ADC_ConfigChannel+0x7cc>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	099b      	lsrs	r3, r3, #6
 80035ca:	4a30      	ldr	r2, [pc, #192]	@ (800368c <HAL_ADC_ConfigChannel+0x7d0>)
 80035cc:	fba2 2303 	umull	r2, r3, r2, r3
 80035d0:	099b      	lsrs	r3, r3, #6
 80035d2:	1c5a      	adds	r2, r3, #1
 80035d4:	4613      	mov	r3, r2
 80035d6:	005b      	lsls	r3, r3, #1
 80035d8:	4413      	add	r3, r2
 80035da:	009b      	lsls	r3, r3, #2
 80035dc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80035de:	e002      	b.n	80035e6 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	3b01      	subs	r3, #1
 80035e4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d1f9      	bne.n	80035e0 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80035ec:	e03a      	b.n	8003664 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	4a27      	ldr	r2, [pc, #156]	@ (8003690 <HAL_ADC_ConfigChannel+0x7d4>)
 80035f4:	4293      	cmp	r3, r2
 80035f6:	d113      	bne.n	8003620 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80035f8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80035fc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003600:	2b00      	cmp	r3, #0
 8003602:	d10d      	bne.n	8003620 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	4a22      	ldr	r2, [pc, #136]	@ (8003694 <HAL_ADC_ConfigChannel+0x7d8>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d02a      	beq.n	8003664 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800360e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003612:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003616:	4619      	mov	r1, r3
 8003618:	4818      	ldr	r0, [pc, #96]	@ (800367c <HAL_ADC_ConfigChannel+0x7c0>)
 800361a:	f7fe ffd2 	bl	80025c2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800361e:	e021      	b.n	8003664 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	4a1c      	ldr	r2, [pc, #112]	@ (8003698 <HAL_ADC_ConfigChannel+0x7dc>)
 8003626:	4293      	cmp	r3, r2
 8003628:	d11c      	bne.n	8003664 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800362a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800362e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003632:	2b00      	cmp	r3, #0
 8003634:	d116      	bne.n	8003664 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	4a16      	ldr	r2, [pc, #88]	@ (8003694 <HAL_ADC_ConfigChannel+0x7d8>)
 800363c:	4293      	cmp	r3, r2
 800363e:	d011      	beq.n	8003664 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003640:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003644:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003648:	4619      	mov	r1, r3
 800364a:	480c      	ldr	r0, [pc, #48]	@ (800367c <HAL_ADC_ConfigChannel+0x7c0>)
 800364c:	f7fe ffb9 	bl	80025c2 <LL_ADC_SetCommonPathInternalCh>
 8003650:	e008      	b.n	8003664 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003656:	f043 0220 	orr.w	r2, r3, #32
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800365e:	2301      	movs	r3, #1
 8003660:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2200      	movs	r2, #0
 8003668:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800366c:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003670:	4618      	mov	r0, r3
 8003672:	37d8      	adds	r7, #216	@ 0xd8
 8003674:	46bd      	mov	sp, r7
 8003676:	bd80      	pop	{r7, pc}
 8003678:	80080000 	.word	0x80080000
 800367c:	50000300 	.word	0x50000300
 8003680:	c3210000 	.word	0xc3210000
 8003684:	90c00010 	.word	0x90c00010
 8003688:	2000000c 	.word	0x2000000c
 800368c:	053e2d63 	.word	0x053e2d63
 8003690:	c7520000 	.word	0xc7520000
 8003694:	50000100 	.word	0x50000100
 8003698:	cb840000 	.word	0xcb840000

0800369c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b084      	sub	sp, #16
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80036a4:	2300      	movs	r3, #0
 80036a6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4618      	mov	r0, r3
 80036ae:	f7ff f959 	bl	8002964 <LL_ADC_IsEnabled>
 80036b2:	4603      	mov	r3, r0
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d169      	bne.n	800378c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	689a      	ldr	r2, [r3, #8]
 80036be:	4b36      	ldr	r3, [pc, #216]	@ (8003798 <ADC_Enable+0xfc>)
 80036c0:	4013      	ands	r3, r2
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d00d      	beq.n	80036e2 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036ca:	f043 0210 	orr.w	r2, r3, #16
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036d6:	f043 0201 	orr.w	r2, r3, #1
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80036de:	2301      	movs	r3, #1
 80036e0:	e055      	b.n	800378e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	4618      	mov	r0, r3
 80036e8:	f7ff f914 	bl	8002914 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80036ec:	482b      	ldr	r0, [pc, #172]	@ (800379c <ADC_Enable+0x100>)
 80036ee:	f7fe ff7b 	bl	80025e8 <LL_ADC_GetCommonPathInternalCh>
 80036f2:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80036f4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d013      	beq.n	8003724 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80036fc:	4b28      	ldr	r3, [pc, #160]	@ (80037a0 <ADC_Enable+0x104>)
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	099b      	lsrs	r3, r3, #6
 8003702:	4a28      	ldr	r2, [pc, #160]	@ (80037a4 <ADC_Enable+0x108>)
 8003704:	fba2 2303 	umull	r2, r3, r2, r3
 8003708:	099b      	lsrs	r3, r3, #6
 800370a:	1c5a      	adds	r2, r3, #1
 800370c:	4613      	mov	r3, r2
 800370e:	005b      	lsls	r3, r3, #1
 8003710:	4413      	add	r3, r2
 8003712:	009b      	lsls	r3, r3, #2
 8003714:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003716:	e002      	b.n	800371e <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8003718:	68bb      	ldr	r3, [r7, #8]
 800371a:	3b01      	subs	r3, #1
 800371c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800371e:	68bb      	ldr	r3, [r7, #8]
 8003720:	2b00      	cmp	r3, #0
 8003722:	d1f9      	bne.n	8003718 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003724:	f7fe fec0 	bl	80024a8 <HAL_GetTick>
 8003728:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800372a:	e028      	b.n	800377e <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	4618      	mov	r0, r3
 8003732:	f7ff f917 	bl	8002964 <LL_ADC_IsEnabled>
 8003736:	4603      	mov	r3, r0
 8003738:	2b00      	cmp	r3, #0
 800373a:	d104      	bne.n	8003746 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	4618      	mov	r0, r3
 8003742:	f7ff f8e7 	bl	8002914 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003746:	f7fe feaf 	bl	80024a8 <HAL_GetTick>
 800374a:	4602      	mov	r2, r0
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	1ad3      	subs	r3, r2, r3
 8003750:	2b02      	cmp	r3, #2
 8003752:	d914      	bls.n	800377e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f003 0301 	and.w	r3, r3, #1
 800375e:	2b01      	cmp	r3, #1
 8003760:	d00d      	beq.n	800377e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003766:	f043 0210 	orr.w	r2, r3, #16
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003772:	f043 0201 	orr.w	r2, r3, #1
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800377a:	2301      	movs	r3, #1
 800377c:	e007      	b.n	800378e <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f003 0301 	and.w	r3, r3, #1
 8003788:	2b01      	cmp	r3, #1
 800378a:	d1cf      	bne.n	800372c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800378c:	2300      	movs	r3, #0
}
 800378e:	4618      	mov	r0, r3
 8003790:	3710      	adds	r7, #16
 8003792:	46bd      	mov	sp, r7
 8003794:	bd80      	pop	{r7, pc}
 8003796:	bf00      	nop
 8003798:	8000003f 	.word	0x8000003f
 800379c:	50000300 	.word	0x50000300
 80037a0:	2000000c 	.word	0x2000000c
 80037a4:	053e2d63 	.word	0x053e2d63

080037a8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b084      	sub	sp, #16
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	4618      	mov	r0, r3
 80037b6:	f7ff f8e8 	bl	800298a <LL_ADC_IsDisableOngoing>
 80037ba:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	4618      	mov	r0, r3
 80037c2:	f7ff f8cf 	bl	8002964 <LL_ADC_IsEnabled>
 80037c6:	4603      	mov	r3, r0
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d047      	beq.n	800385c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d144      	bne.n	800385c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	689b      	ldr	r3, [r3, #8]
 80037d8:	f003 030d 	and.w	r3, r3, #13
 80037dc:	2b01      	cmp	r3, #1
 80037de:	d10c      	bne.n	80037fa <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	4618      	mov	r0, r3
 80037e6:	f7ff f8a9 	bl	800293c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	2203      	movs	r2, #3
 80037f0:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80037f2:	f7fe fe59 	bl	80024a8 <HAL_GetTick>
 80037f6:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80037f8:	e029      	b.n	800384e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037fe:	f043 0210 	orr.w	r2, r3, #16
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800380a:	f043 0201 	orr.w	r2, r3, #1
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 8003812:	2301      	movs	r3, #1
 8003814:	e023      	b.n	800385e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003816:	f7fe fe47 	bl	80024a8 <HAL_GetTick>
 800381a:	4602      	mov	r2, r0
 800381c:	68bb      	ldr	r3, [r7, #8]
 800381e:	1ad3      	subs	r3, r2, r3
 8003820:	2b02      	cmp	r3, #2
 8003822:	d914      	bls.n	800384e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	689b      	ldr	r3, [r3, #8]
 800382a:	f003 0301 	and.w	r3, r3, #1
 800382e:	2b00      	cmp	r3, #0
 8003830:	d00d      	beq.n	800384e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003836:	f043 0210 	orr.w	r2, r3, #16
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003842:	f043 0201 	orr.w	r2, r3, #1
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800384a:	2301      	movs	r3, #1
 800384c:	e007      	b.n	800385e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	689b      	ldr	r3, [r3, #8]
 8003854:	f003 0301 	and.w	r3, r3, #1
 8003858:	2b00      	cmp	r3, #0
 800385a:	d1dc      	bne.n	8003816 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800385c:	2300      	movs	r3, #0
}
 800385e:	4618      	mov	r0, r3
 8003860:	3710      	adds	r7, #16
 8003862:	46bd      	mov	sp, r7
 8003864:	bd80      	pop	{r7, pc}

08003866 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003866:	b580      	push	{r7, lr}
 8003868:	b084      	sub	sp, #16
 800386a:	af00      	add	r7, sp, #0
 800386c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003872:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003878:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800387c:	2b00      	cmp	r3, #0
 800387e:	d14b      	bne.n	8003918 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003884:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f003 0308 	and.w	r3, r3, #8
 8003896:	2b00      	cmp	r3, #0
 8003898:	d021      	beq.n	80038de <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4618      	mov	r0, r3
 80038a0:	f7fe ff4e 	bl	8002740 <LL_ADC_REG_IsTriggerSourceSWStart>
 80038a4:	4603      	mov	r3, r0
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d032      	beq.n	8003910 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	68db      	ldr	r3, [r3, #12]
 80038b0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d12b      	bne.n	8003910 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038bc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038c8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d11f      	bne.n	8003910 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038d4:	f043 0201 	orr.w	r2, r3, #1
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	65da      	str	r2, [r3, #92]	@ 0x5c
 80038dc:	e018      	b.n	8003910 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	68db      	ldr	r3, [r3, #12]
 80038e4:	f003 0302 	and.w	r3, r3, #2
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d111      	bne.n	8003910 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038f0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038fc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003900:	2b00      	cmp	r3, #0
 8003902:	d105      	bne.n	8003910 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003908:	f043 0201 	orr.w	r2, r3, #1
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003910:	68f8      	ldr	r0, [r7, #12]
 8003912:	f7fe fd51 	bl	80023b8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003916:	e00e      	b.n	8003936 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800391c:	f003 0310 	and.w	r3, r3, #16
 8003920:	2b00      	cmp	r3, #0
 8003922:	d003      	beq.n	800392c <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8003924:	68f8      	ldr	r0, [r7, #12]
 8003926:	f7ff fabf 	bl	8002ea8 <HAL_ADC_ErrorCallback>
}
 800392a:	e004      	b.n	8003936 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003930:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003932:	6878      	ldr	r0, [r7, #4]
 8003934:	4798      	blx	r3
}
 8003936:	bf00      	nop
 8003938:	3710      	adds	r7, #16
 800393a:	46bd      	mov	sp, r7
 800393c:	bd80      	pop	{r7, pc}

0800393e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800393e:	b580      	push	{r7, lr}
 8003940:	b084      	sub	sp, #16
 8003942:	af00      	add	r7, sp, #0
 8003944:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800394a:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800394c:	68f8      	ldr	r0, [r7, #12]
 800394e:	f7ff faa1 	bl	8002e94 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003952:	bf00      	nop
 8003954:	3710      	adds	r7, #16
 8003956:	46bd      	mov	sp, r7
 8003958:	bd80      	pop	{r7, pc}

0800395a <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800395a:	b580      	push	{r7, lr}
 800395c:	b084      	sub	sp, #16
 800395e:	af00      	add	r7, sp, #0
 8003960:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003966:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800396c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003978:	f043 0204 	orr.w	r2, r3, #4
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003980:	68f8      	ldr	r0, [r7, #12]
 8003982:	f7ff fa91 	bl	8002ea8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003986:	bf00      	nop
 8003988:	3710      	adds	r7, #16
 800398a:	46bd      	mov	sp, r7
 800398c:	bd80      	pop	{r7, pc}

0800398e <LL_ADC_IsEnabled>:
{
 800398e:	b480      	push	{r7}
 8003990:	b083      	sub	sp, #12
 8003992:	af00      	add	r7, sp, #0
 8003994:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	689b      	ldr	r3, [r3, #8]
 800399a:	f003 0301 	and.w	r3, r3, #1
 800399e:	2b01      	cmp	r3, #1
 80039a0:	d101      	bne.n	80039a6 <LL_ADC_IsEnabled+0x18>
 80039a2:	2301      	movs	r3, #1
 80039a4:	e000      	b.n	80039a8 <LL_ADC_IsEnabled+0x1a>
 80039a6:	2300      	movs	r3, #0
}
 80039a8:	4618      	mov	r0, r3
 80039aa:	370c      	adds	r7, #12
 80039ac:	46bd      	mov	sp, r7
 80039ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b2:	4770      	bx	lr

080039b4 <LL_ADC_StartCalibration>:
{
 80039b4:	b480      	push	{r7}
 80039b6:	b083      	sub	sp, #12
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
 80039bc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	689b      	ldr	r3, [r3, #8]
 80039c2:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80039c6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80039ca:	683a      	ldr	r2, [r7, #0]
 80039cc:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80039d0:	4313      	orrs	r3, r2
 80039d2:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	609a      	str	r2, [r3, #8]
}
 80039da:	bf00      	nop
 80039dc:	370c      	adds	r7, #12
 80039de:	46bd      	mov	sp, r7
 80039e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e4:	4770      	bx	lr

080039e6 <LL_ADC_IsCalibrationOnGoing>:
{
 80039e6:	b480      	push	{r7}
 80039e8:	b083      	sub	sp, #12
 80039ea:	af00      	add	r7, sp, #0
 80039ec:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	689b      	ldr	r3, [r3, #8]
 80039f2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80039f6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80039fa:	d101      	bne.n	8003a00 <LL_ADC_IsCalibrationOnGoing+0x1a>
 80039fc:	2301      	movs	r3, #1
 80039fe:	e000      	b.n	8003a02 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003a00:	2300      	movs	r3, #0
}
 8003a02:	4618      	mov	r0, r3
 8003a04:	370c      	adds	r7, #12
 8003a06:	46bd      	mov	sp, r7
 8003a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0c:	4770      	bx	lr

08003a0e <LL_ADC_REG_IsConversionOngoing>:
{
 8003a0e:	b480      	push	{r7}
 8003a10:	b083      	sub	sp, #12
 8003a12:	af00      	add	r7, sp, #0
 8003a14:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	689b      	ldr	r3, [r3, #8]
 8003a1a:	f003 0304 	and.w	r3, r3, #4
 8003a1e:	2b04      	cmp	r3, #4
 8003a20:	d101      	bne.n	8003a26 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003a22:	2301      	movs	r3, #1
 8003a24:	e000      	b.n	8003a28 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003a26:	2300      	movs	r3, #0
}
 8003a28:	4618      	mov	r0, r3
 8003a2a:	370c      	adds	r7, #12
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a32:	4770      	bx	lr

08003a34 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b084      	sub	sp, #16
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
 8003a3c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003a3e:	2300      	movs	r3, #0
 8003a40:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003a48:	2b01      	cmp	r3, #1
 8003a4a:	d101      	bne.n	8003a50 <HAL_ADCEx_Calibration_Start+0x1c>
 8003a4c:	2302      	movs	r3, #2
 8003a4e:	e04d      	b.n	8003aec <HAL_ADCEx_Calibration_Start+0xb8>
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2201      	movs	r2, #1
 8003a54:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003a58:	6878      	ldr	r0, [r7, #4]
 8003a5a:	f7ff fea5 	bl	80037a8 <ADC_Disable>
 8003a5e:	4603      	mov	r3, r0
 8003a60:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003a62:	7bfb      	ldrb	r3, [r7, #15]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d136      	bne.n	8003ad6 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a6c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003a70:	f023 0302 	bic.w	r3, r3, #2
 8003a74:	f043 0202 	orr.w	r2, r3, #2
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	6839      	ldr	r1, [r7, #0]
 8003a82:	4618      	mov	r0, r3
 8003a84:	f7ff ff96 	bl	80039b4 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003a88:	e014      	b.n	8003ab4 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8003a8a:	68bb      	ldr	r3, [r7, #8]
 8003a8c:	3301      	adds	r3, #1
 8003a8e:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003a90:	68bb      	ldr	r3, [r7, #8]
 8003a92:	4a18      	ldr	r2, [pc, #96]	@ (8003af4 <HAL_ADCEx_Calibration_Start+0xc0>)
 8003a94:	4293      	cmp	r3, r2
 8003a96:	d90d      	bls.n	8003ab4 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a9c:	f023 0312 	bic.w	r3, r3, #18
 8003aa0:	f043 0210 	orr.w	r2, r3, #16
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2200      	movs	r2, #0
 8003aac:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	e01b      	b.n	8003aec <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	4618      	mov	r0, r3
 8003aba:	f7ff ff94 	bl	80039e6 <LL_ADC_IsCalibrationOnGoing>
 8003abe:	4603      	mov	r3, r0
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d1e2      	bne.n	8003a8a <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ac8:	f023 0303 	bic.w	r3, r3, #3
 8003acc:	f043 0201 	orr.w	r2, r3, #1
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003ad4:	e005      	b.n	8003ae2 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ada:	f043 0210 	orr.w	r2, r3, #16
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003aea:	7bfb      	ldrb	r3, [r7, #15]
}
 8003aec:	4618      	mov	r0, r3
 8003aee:	3710      	adds	r7, #16
 8003af0:	46bd      	mov	sp, r7
 8003af2:	bd80      	pop	{r7, pc}
 8003af4:	0004de01 	.word	0x0004de01

08003af8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8003af8:	b590      	push	{r4, r7, lr}
 8003afa:	b0a1      	sub	sp, #132	@ 0x84
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
 8003b00:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003b02:	2300      	movs	r3, #0
 8003b04:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003b0e:	2b01      	cmp	r3, #1
 8003b10:	d101      	bne.n	8003b16 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003b12:	2302      	movs	r3, #2
 8003b14:	e08b      	b.n	8003c2e <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2201      	movs	r2, #1
 8003b1a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8003b1e:	2300      	movs	r3, #0
 8003b20:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8003b22:	2300      	movs	r3, #0
 8003b24:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003b2e:	d102      	bne.n	8003b36 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003b30:	4b41      	ldr	r3, [pc, #260]	@ (8003c38 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003b32:	60bb      	str	r3, [r7, #8]
 8003b34:	e001      	b.n	8003b3a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003b36:	2300      	movs	r3, #0
 8003b38:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8003b3a:	68bb      	ldr	r3, [r7, #8]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d10b      	bne.n	8003b58 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b44:	f043 0220 	orr.w	r2, r3, #32
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2200      	movs	r2, #0
 8003b50:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8003b54:	2301      	movs	r3, #1
 8003b56:	e06a      	b.n	8003c2e <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8003b58:	68bb      	ldr	r3, [r7, #8]
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	f7ff ff57 	bl	8003a0e <LL_ADC_REG_IsConversionOngoing>
 8003b60:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	4618      	mov	r0, r3
 8003b68:	f7ff ff51 	bl	8003a0e <LL_ADC_REG_IsConversionOngoing>
 8003b6c:	4603      	mov	r3, r0
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d14c      	bne.n	8003c0c <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8003b72:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d149      	bne.n	8003c0c <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003b78:	4b30      	ldr	r3, [pc, #192]	@ (8003c3c <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8003b7a:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d028      	beq.n	8003bd6 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003b84:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003b86:	689b      	ldr	r3, [r3, #8]
 8003b88:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	6859      	ldr	r1, [r3, #4]
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003b96:	035b      	lsls	r3, r3, #13
 8003b98:	430b      	orrs	r3, r1
 8003b9a:	431a      	orrs	r2, r3
 8003b9c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003b9e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003ba0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003ba4:	f7ff fef3 	bl	800398e <LL_ADC_IsEnabled>
 8003ba8:	4604      	mov	r4, r0
 8003baa:	4823      	ldr	r0, [pc, #140]	@ (8003c38 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003bac:	f7ff feef 	bl	800398e <LL_ADC_IsEnabled>
 8003bb0:	4603      	mov	r3, r0
 8003bb2:	4323      	orrs	r3, r4
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d133      	bne.n	8003c20 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003bb8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003bba:	689b      	ldr	r3, [r3, #8]
 8003bbc:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003bc0:	f023 030f 	bic.w	r3, r3, #15
 8003bc4:	683a      	ldr	r2, [r7, #0]
 8003bc6:	6811      	ldr	r1, [r2, #0]
 8003bc8:	683a      	ldr	r2, [r7, #0]
 8003bca:	6892      	ldr	r2, [r2, #8]
 8003bcc:	430a      	orrs	r2, r1
 8003bce:	431a      	orrs	r2, r3
 8003bd0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003bd2:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003bd4:	e024      	b.n	8003c20 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003bd6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003bd8:	689b      	ldr	r3, [r3, #8]
 8003bda:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003bde:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003be0:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003be2:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003be6:	f7ff fed2 	bl	800398e <LL_ADC_IsEnabled>
 8003bea:	4604      	mov	r4, r0
 8003bec:	4812      	ldr	r0, [pc, #72]	@ (8003c38 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003bee:	f7ff fece 	bl	800398e <LL_ADC_IsEnabled>
 8003bf2:	4603      	mov	r3, r0
 8003bf4:	4323      	orrs	r3, r4
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d112      	bne.n	8003c20 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003bfa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003bfc:	689b      	ldr	r3, [r3, #8]
 8003bfe:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003c02:	f023 030f 	bic.w	r3, r3, #15
 8003c06:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003c08:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003c0a:	e009      	b.n	8003c20 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c10:	f043 0220 	orr.w	r2, r3, #32
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003c18:	2301      	movs	r3, #1
 8003c1a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8003c1e:	e000      	b.n	8003c22 <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003c20:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	2200      	movs	r2, #0
 8003c26:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003c2a:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8003c2e:	4618      	mov	r0, r3
 8003c30:	3784      	adds	r7, #132	@ 0x84
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bd90      	pop	{r4, r7, pc}
 8003c36:	bf00      	nop
 8003c38:	50000100 	.word	0x50000100
 8003c3c:	50000300 	.word	0x50000300

08003c40 <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8003c40:	b480      	push	{r7}
 8003c42:	b083      	sub	sp, #12
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8003c48:	4b05      	ldr	r3, [pc, #20]	@ (8003c60 <LL_EXTI_EnableIT_0_31+0x20>)
 8003c4a:	681a      	ldr	r2, [r3, #0]
 8003c4c:	4904      	ldr	r1, [pc, #16]	@ (8003c60 <LL_EXTI_EnableIT_0_31+0x20>)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	4313      	orrs	r3, r2
 8003c52:	600b      	str	r3, [r1, #0]
}
 8003c54:	bf00      	nop
 8003c56:	370c      	adds	r7, #12
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5e:	4770      	bx	lr
 8003c60:	40010400 	.word	0x40010400

08003c64 <LL_EXTI_DisableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8003c64:	b480      	push	{r7}
 8003c66:	b083      	sub	sp, #12
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8003c6c:	4b06      	ldr	r3, [pc, #24]	@ (8003c88 <LL_EXTI_DisableIT_0_31+0x24>)
 8003c6e:	681a      	ldr	r2, [r3, #0]
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	43db      	mvns	r3, r3
 8003c74:	4904      	ldr	r1, [pc, #16]	@ (8003c88 <LL_EXTI_DisableIT_0_31+0x24>)
 8003c76:	4013      	ands	r3, r2
 8003c78:	600b      	str	r3, [r1, #0]
}
 8003c7a:	bf00      	nop
 8003c7c:	370c      	adds	r7, #12
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c84:	4770      	bx	lr
 8003c86:	bf00      	nop
 8003c88:	40010400 	.word	0x40010400

08003c8c <LL_EXTI_EnableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 8003c8c:	b480      	push	{r7}
 8003c8e:	b083      	sub	sp, #12
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8003c94:	4b05      	ldr	r3, [pc, #20]	@ (8003cac <LL_EXTI_EnableEvent_0_31+0x20>)
 8003c96:	685a      	ldr	r2, [r3, #4]
 8003c98:	4904      	ldr	r1, [pc, #16]	@ (8003cac <LL_EXTI_EnableEvent_0_31+0x20>)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	4313      	orrs	r3, r2
 8003c9e:	604b      	str	r3, [r1, #4]

}
 8003ca0:	bf00      	nop
 8003ca2:	370c      	adds	r7, #12
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003caa:	4770      	bx	lr
 8003cac:	40010400 	.word	0x40010400

08003cb0 <LL_EXTI_DisableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8003cb0:	b480      	push	{r7}
 8003cb2:	b083      	sub	sp, #12
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8003cb8:	4b06      	ldr	r3, [pc, #24]	@ (8003cd4 <LL_EXTI_DisableEvent_0_31+0x24>)
 8003cba:	685a      	ldr	r2, [r3, #4]
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	43db      	mvns	r3, r3
 8003cc0:	4904      	ldr	r1, [pc, #16]	@ (8003cd4 <LL_EXTI_DisableEvent_0_31+0x24>)
 8003cc2:	4013      	ands	r3, r2
 8003cc4:	604b      	str	r3, [r1, #4]
}
 8003cc6:	bf00      	nop
 8003cc8:	370c      	adds	r7, #12
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd0:	4770      	bx	lr
 8003cd2:	bf00      	nop
 8003cd4:	40010400 	.word	0x40010400

08003cd8 <LL_EXTI_EnableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8003cd8:	b480      	push	{r7}
 8003cda:	b083      	sub	sp, #12
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8003ce0:	4b05      	ldr	r3, [pc, #20]	@ (8003cf8 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8003ce2:	689a      	ldr	r2, [r3, #8]
 8003ce4:	4904      	ldr	r1, [pc, #16]	@ (8003cf8 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	4313      	orrs	r3, r2
 8003cea:	608b      	str	r3, [r1, #8]

}
 8003cec:	bf00      	nop
 8003cee:	370c      	adds	r7, #12
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf6:	4770      	bx	lr
 8003cf8:	40010400 	.word	0x40010400

08003cfc <LL_EXTI_DisableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8003cfc:	b480      	push	{r7}
 8003cfe:	b083      	sub	sp, #12
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8003d04:	4b06      	ldr	r3, [pc, #24]	@ (8003d20 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8003d06:	689a      	ldr	r2, [r3, #8]
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	43db      	mvns	r3, r3
 8003d0c:	4904      	ldr	r1, [pc, #16]	@ (8003d20 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8003d0e:	4013      	ands	r3, r2
 8003d10:	608b      	str	r3, [r1, #8]

}
 8003d12:	bf00      	nop
 8003d14:	370c      	adds	r7, #12
 8003d16:	46bd      	mov	sp, r7
 8003d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1c:	4770      	bx	lr
 8003d1e:	bf00      	nop
 8003d20:	40010400 	.word	0x40010400

08003d24 <LL_EXTI_EnableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8003d24:	b480      	push	{r7}
 8003d26:	b083      	sub	sp, #12
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8003d2c:	4b05      	ldr	r3, [pc, #20]	@ (8003d44 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8003d2e:	68da      	ldr	r2, [r3, #12]
 8003d30:	4904      	ldr	r1, [pc, #16]	@ (8003d44 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	4313      	orrs	r3, r2
 8003d36:	60cb      	str	r3, [r1, #12]
}
 8003d38:	bf00      	nop
 8003d3a:	370c      	adds	r7, #12
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d42:	4770      	bx	lr
 8003d44:	40010400 	.word	0x40010400

08003d48 <LL_EXTI_DisableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8003d48:	b480      	push	{r7}
 8003d4a:	b083      	sub	sp, #12
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8003d50:	4b06      	ldr	r3, [pc, #24]	@ (8003d6c <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8003d52:	68da      	ldr	r2, [r3, #12]
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	43db      	mvns	r3, r3
 8003d58:	4904      	ldr	r1, [pc, #16]	@ (8003d6c <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8003d5a:	4013      	ands	r3, r2
 8003d5c:	60cb      	str	r3, [r1, #12]
}
 8003d5e:	bf00      	nop
 8003d60:	370c      	adds	r7, #12
 8003d62:	46bd      	mov	sp, r7
 8003d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d68:	4770      	bx	lr
 8003d6a:	bf00      	nop
 8003d6c:	40010400 	.word	0x40010400

08003d70 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8003d70:	b480      	push	{r7}
 8003d72:	b083      	sub	sp, #12
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8003d78:	4a04      	ldr	r2, [pc, #16]	@ (8003d8c <LL_EXTI_ClearFlag_0_31+0x1c>)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6153      	str	r3, [r2, #20]
}
 8003d7e:	bf00      	nop
 8003d80:	370c      	adds	r7, #12
 8003d82:	46bd      	mov	sp, r7
 8003d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d88:	4770      	bx	lr
 8003d8a:	bf00      	nop
 8003d8c:	40010400 	.word	0x40010400

08003d90 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b088      	sub	sp, #32
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8003d98:	2300      	movs	r3, #0
 8003d9a:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d102      	bne.n	8003dac <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 8003da6:	2301      	movs	r3, #1
 8003da8:	77fb      	strb	r3, [r7, #31]
 8003daa:	e0bc      	b.n	8003f26 <HAL_COMP_Init+0x196>
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003db6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003dba:	d102      	bne.n	8003dc2 <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	77fb      	strb	r3, [r7, #31]
 8003dc0:	e0b1      	b.n	8003f26 <HAL_COMP_Init+0x196>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if (hcomp->State == HAL_COMP_STATE_RESET)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	7f5b      	ldrb	r3, [r3, #29]
 8003dc6:	b2db      	uxtb	r3, r3
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d108      	bne.n	8003dde <HAL_COMP_Init+0x4e>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2200      	movs	r2, #0
 8003dd0:	771a      	strb	r2, [r3, #28]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	621a      	str	r2, [r3, #32]
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 8003dd8:	6878      	ldr	r0, [r7, #4]
 8003dda:	f7fd feb5 	bl	8001b48 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003de8:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (hcomp->Init.InputMinus
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	689a      	ldr	r2, [r3, #8]
               | hcomp->Init.InputPlus
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	685b      	ldr	r3, [r3, #4]
 8003df2:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	695b      	ldr	r3, [r3, #20]
 8003df8:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	68db      	ldr	r3, [r3, #12]
 8003dfe:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	691b      	ldr	r3, [r3, #16]
    tmp_csr = (hcomp->Init.InputMinus
 8003e04:	4313      	orrs	r3, r2
 8003e06:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	681a      	ldr	r2, [r3, #0]
 8003e0e:	4b48      	ldr	r3, [pc, #288]	@ (8003f30 <HAL_COMP_Init+0x1a0>)
 8003e10:	4013      	ands	r3, r2
 8003e12:	687a      	ldr	r2, [r7, #4]
 8003e14:	6812      	ldr	r2, [r2, #0]
 8003e16:	6979      	ldr	r1, [r7, #20]
 8003e18:	430b      	orrs	r3, r1
 8003e1a:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d016      	beq.n	8003e58 <HAL_COMP_Init+0xc8>
 8003e2a:	69bb      	ldr	r3, [r7, #24]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d113      	bne.n	8003e58 <HAL_COMP_Init+0xc8>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003e30:	4b40      	ldr	r3, [pc, #256]	@ (8003f34 <HAL_COMP_Init+0x1a4>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	099b      	lsrs	r3, r3, #6
 8003e36:	4a40      	ldr	r2, [pc, #256]	@ (8003f38 <HAL_COMP_Init+0x1a8>)
 8003e38:	fba2 2303 	umull	r2, r3, r2, r3
 8003e3c:	099b      	lsrs	r3, r3, #6
 8003e3e:	1c5a      	adds	r2, r3, #1
 8003e40:	4613      	mov	r3, r2
 8003e42:	009b      	lsls	r3, r3, #2
 8003e44:	4413      	add	r3, r2
 8003e46:	009b      	lsls	r3, r3, #2
 8003e48:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 8003e4a:	e002      	b.n	8003e52 <HAL_COMP_Init+0xc2>
      {
        wait_loop_index--;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	3b01      	subs	r3, #1
 8003e50:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d1f9      	bne.n	8003e4c <HAL_COMP_Init+0xbc>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	4a37      	ldr	r2, [pc, #220]	@ (8003f3c <HAL_COMP_Init+0x1ac>)
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d012      	beq.n	8003e88 <HAL_COMP_Init+0xf8>
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	4a36      	ldr	r2, [pc, #216]	@ (8003f40 <HAL_COMP_Init+0x1b0>)
 8003e68:	4293      	cmp	r3, r2
 8003e6a:	d00a      	beq.n	8003e82 <HAL_COMP_Init+0xf2>
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	4a34      	ldr	r2, [pc, #208]	@ (8003f44 <HAL_COMP_Init+0x1b4>)
 8003e72:	4293      	cmp	r3, r2
 8003e74:	d102      	bne.n	8003e7c <HAL_COMP_Init+0xec>
 8003e76:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8003e7a:	e007      	b.n	8003e8c <HAL_COMP_Init+0xfc>
 8003e7c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003e80:	e004      	b.n	8003e8c <HAL_COMP_Init+0xfc>
 8003e82:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003e86:	e001      	b.n	8003e8c <HAL_COMP_Init+0xfc>
 8003e88:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003e8c:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if ((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	699b      	ldr	r3, [r3, #24]
 8003e92:	f003 0303 	and.w	r3, r3, #3
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d037      	beq.n	8003f0a <HAL_COMP_Init+0x17a>
    {
      /* Configure EXTI rising edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	699b      	ldr	r3, [r3, #24]
 8003e9e:	f003 0310 	and.w	r3, r3, #16
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d003      	beq.n	8003eae <HAL_COMP_Init+0x11e>
        else
        {
          LL_EXTI_EnableRisingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_EnableRisingTrig_0_31(exti_line);
 8003ea6:	6938      	ldr	r0, [r7, #16]
 8003ea8:	f7ff ff16 	bl	8003cd8 <LL_EXTI_EnableRisingTrig_0_31>
 8003eac:	e002      	b.n	8003eb4 <HAL_COMP_Init+0x124>
        else
        {
          LL_EXTI_DisableRisingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
 8003eae:	6938      	ldr	r0, [r7, #16]
 8003eb0:	f7ff ff24 	bl	8003cfc <LL_EXTI_DisableRisingTrig_0_31>
#endif /* COMP7 */
      }

      /* Configure EXTI falling edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	699b      	ldr	r3, [r3, #24]
 8003eb8:	f003 0320 	and.w	r3, r3, #32
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d003      	beq.n	8003ec8 <HAL_COMP_Init+0x138>
        else
        {
          LL_EXTI_EnableFallingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_EnableFallingTrig_0_31(exti_line);
 8003ec0:	6938      	ldr	r0, [r7, #16]
 8003ec2:	f7ff ff2f 	bl	8003d24 <LL_EXTI_EnableFallingTrig_0_31>
 8003ec6:	e002      	b.n	8003ece <HAL_COMP_Init+0x13e>
        else
        {
          LL_EXTI_DisableFallingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_DisableFallingTrig_0_31(exti_line);
 8003ec8:	6938      	ldr	r0, [r7, #16]
 8003eca:	f7ff ff3d 	bl	8003d48 <LL_EXTI_DisableFallingTrig_0_31>
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
      }
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
 8003ece:	6938      	ldr	r0, [r7, #16]
 8003ed0:	f7ff ff4e 	bl	8003d70 <LL_EXTI_ClearFlag_0_31>
#endif /* COMP7 */

      /* Configure EXTI event mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	699b      	ldr	r3, [r3, #24]
 8003ed8:	f003 0302 	and.w	r3, r3, #2
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d003      	beq.n	8003ee8 <HAL_COMP_Init+0x158>
        else
        {
          LL_EXTI_EnableEvent_0_31(exti_line);
        }
#else
        LL_EXTI_EnableEvent_0_31(exti_line);
 8003ee0:	6938      	ldr	r0, [r7, #16]
 8003ee2:	f7ff fed3 	bl	8003c8c <LL_EXTI_EnableEvent_0_31>
 8003ee6:	e002      	b.n	8003eee <HAL_COMP_Init+0x15e>
        else
        {
          LL_EXTI_DisableEvent_0_31(exti_line);
        }
#else
        LL_EXTI_DisableEvent_0_31(exti_line);
 8003ee8:	6938      	ldr	r0, [r7, #16]
 8003eea:	f7ff fee1 	bl	8003cb0 <LL_EXTI_DisableEvent_0_31>
#endif /* COMP7 */
      }

      /* Configure EXTI interrupt mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	699b      	ldr	r3, [r3, #24]
 8003ef2:	f003 0301 	and.w	r3, r3, #1
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d003      	beq.n	8003f02 <HAL_COMP_Init+0x172>
        else
        {
          LL_EXTI_EnableIT_0_31(exti_line);
        }
#else
        LL_EXTI_EnableIT_0_31(exti_line);
 8003efa:	6938      	ldr	r0, [r7, #16]
 8003efc:	f7ff fea0 	bl	8003c40 <LL_EXTI_EnableIT_0_31>
 8003f00:	e009      	b.n	8003f16 <HAL_COMP_Init+0x186>
        else
        {
          LL_EXTI_DisableIT_0_31(exti_line);
        }
#else
        LL_EXTI_DisableIT_0_31(exti_line);
 8003f02:	6938      	ldr	r0, [r7, #16]
 8003f04:	f7ff feae 	bl	8003c64 <LL_EXTI_DisableIT_0_31>
 8003f08:	e005      	b.n	8003f16 <HAL_COMP_Init+0x186>
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
      }
#else
      LL_EXTI_DisableEvent_0_31(exti_line);
 8003f0a:	6938      	ldr	r0, [r7, #16]
 8003f0c:	f7ff fed0 	bl	8003cb0 <LL_EXTI_DisableEvent_0_31>
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
      }
#else
      LL_EXTI_DisableIT_0_31(exti_line);
 8003f10:	6938      	ldr	r0, [r7, #16]
 8003f12:	f7ff fea7 	bl	8003c64 <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	7f5b      	ldrb	r3, [r3, #29]
 8003f1a:	b2db      	uxtb	r3, r3
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d102      	bne.n	8003f26 <HAL_COMP_Init+0x196>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2201      	movs	r2, #1
 8003f24:	775a      	strb	r2, [r3, #29]
    }
  }

  return status;
 8003f26:	7ffb      	ldrb	r3, [r7, #31]
}
 8003f28:	4618      	mov	r0, r3
 8003f2a:	3720      	adds	r7, #32
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	bd80      	pop	{r7, pc}
 8003f30:	ff007e0f 	.word	0xff007e0f
 8003f34:	2000000c 	.word	0x2000000c
 8003f38:	053e2d63 	.word	0x053e2d63
 8003f3c:	40010200 	.word	0x40010200
 8003f40:	40010204 	.word	0x40010204
 8003f44:	40010208 	.word	0x40010208

08003f48 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f48:	b480      	push	{r7}
 8003f4a:	b085      	sub	sp, #20
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	f003 0307 	and.w	r3, r3, #7
 8003f56:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003f58:	4b0c      	ldr	r3, [pc, #48]	@ (8003f8c <__NVIC_SetPriorityGrouping+0x44>)
 8003f5a:	68db      	ldr	r3, [r3, #12]
 8003f5c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003f5e:	68ba      	ldr	r2, [r7, #8]
 8003f60:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003f64:	4013      	ands	r3, r2
 8003f66:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003f6c:	68bb      	ldr	r3, [r7, #8]
 8003f6e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003f70:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003f74:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f78:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003f7a:	4a04      	ldr	r2, [pc, #16]	@ (8003f8c <__NVIC_SetPriorityGrouping+0x44>)
 8003f7c:	68bb      	ldr	r3, [r7, #8]
 8003f7e:	60d3      	str	r3, [r2, #12]
}
 8003f80:	bf00      	nop
 8003f82:	3714      	adds	r7, #20
 8003f84:	46bd      	mov	sp, r7
 8003f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8a:	4770      	bx	lr
 8003f8c:	e000ed00 	.word	0xe000ed00

08003f90 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003f90:	b480      	push	{r7}
 8003f92:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003f94:	4b04      	ldr	r3, [pc, #16]	@ (8003fa8 <__NVIC_GetPriorityGrouping+0x18>)
 8003f96:	68db      	ldr	r3, [r3, #12]
 8003f98:	0a1b      	lsrs	r3, r3, #8
 8003f9a:	f003 0307 	and.w	r3, r3, #7
}
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa6:	4770      	bx	lr
 8003fa8:	e000ed00 	.word	0xe000ed00

08003fac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003fac:	b480      	push	{r7}
 8003fae:	b083      	sub	sp, #12
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	4603      	mov	r3, r0
 8003fb4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003fb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	db0b      	blt.n	8003fd6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003fbe:	79fb      	ldrb	r3, [r7, #7]
 8003fc0:	f003 021f 	and.w	r2, r3, #31
 8003fc4:	4907      	ldr	r1, [pc, #28]	@ (8003fe4 <__NVIC_EnableIRQ+0x38>)
 8003fc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fca:	095b      	lsrs	r3, r3, #5
 8003fcc:	2001      	movs	r0, #1
 8003fce:	fa00 f202 	lsl.w	r2, r0, r2
 8003fd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003fd6:	bf00      	nop
 8003fd8:	370c      	adds	r7, #12
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe0:	4770      	bx	lr
 8003fe2:	bf00      	nop
 8003fe4:	e000e100 	.word	0xe000e100

08003fe8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003fe8:	b480      	push	{r7}
 8003fea:	b083      	sub	sp, #12
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	4603      	mov	r3, r0
 8003ff0:	6039      	str	r1, [r7, #0]
 8003ff2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ff4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	db0a      	blt.n	8004012 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ffc:	683b      	ldr	r3, [r7, #0]
 8003ffe:	b2da      	uxtb	r2, r3
 8004000:	490c      	ldr	r1, [pc, #48]	@ (8004034 <__NVIC_SetPriority+0x4c>)
 8004002:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004006:	0112      	lsls	r2, r2, #4
 8004008:	b2d2      	uxtb	r2, r2
 800400a:	440b      	add	r3, r1
 800400c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004010:	e00a      	b.n	8004028 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	b2da      	uxtb	r2, r3
 8004016:	4908      	ldr	r1, [pc, #32]	@ (8004038 <__NVIC_SetPriority+0x50>)
 8004018:	79fb      	ldrb	r3, [r7, #7]
 800401a:	f003 030f 	and.w	r3, r3, #15
 800401e:	3b04      	subs	r3, #4
 8004020:	0112      	lsls	r2, r2, #4
 8004022:	b2d2      	uxtb	r2, r2
 8004024:	440b      	add	r3, r1
 8004026:	761a      	strb	r2, [r3, #24]
}
 8004028:	bf00      	nop
 800402a:	370c      	adds	r7, #12
 800402c:	46bd      	mov	sp, r7
 800402e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004032:	4770      	bx	lr
 8004034:	e000e100 	.word	0xe000e100
 8004038:	e000ed00 	.word	0xe000ed00

0800403c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800403c:	b480      	push	{r7}
 800403e:	b089      	sub	sp, #36	@ 0x24
 8004040:	af00      	add	r7, sp, #0
 8004042:	60f8      	str	r0, [r7, #12]
 8004044:	60b9      	str	r1, [r7, #8]
 8004046:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	f003 0307 	and.w	r3, r3, #7
 800404e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004050:	69fb      	ldr	r3, [r7, #28]
 8004052:	f1c3 0307 	rsb	r3, r3, #7
 8004056:	2b04      	cmp	r3, #4
 8004058:	bf28      	it	cs
 800405a:	2304      	movcs	r3, #4
 800405c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800405e:	69fb      	ldr	r3, [r7, #28]
 8004060:	3304      	adds	r3, #4
 8004062:	2b06      	cmp	r3, #6
 8004064:	d902      	bls.n	800406c <NVIC_EncodePriority+0x30>
 8004066:	69fb      	ldr	r3, [r7, #28]
 8004068:	3b03      	subs	r3, #3
 800406a:	e000      	b.n	800406e <NVIC_EncodePriority+0x32>
 800406c:	2300      	movs	r3, #0
 800406e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004070:	f04f 32ff 	mov.w	r2, #4294967295
 8004074:	69bb      	ldr	r3, [r7, #24]
 8004076:	fa02 f303 	lsl.w	r3, r2, r3
 800407a:	43da      	mvns	r2, r3
 800407c:	68bb      	ldr	r3, [r7, #8]
 800407e:	401a      	ands	r2, r3
 8004080:	697b      	ldr	r3, [r7, #20]
 8004082:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004084:	f04f 31ff 	mov.w	r1, #4294967295
 8004088:	697b      	ldr	r3, [r7, #20]
 800408a:	fa01 f303 	lsl.w	r3, r1, r3
 800408e:	43d9      	mvns	r1, r3
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004094:	4313      	orrs	r3, r2
         );
}
 8004096:	4618      	mov	r0, r3
 8004098:	3724      	adds	r7, #36	@ 0x24
 800409a:	46bd      	mov	sp, r7
 800409c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a0:	4770      	bx	lr
	...

080040a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b082      	sub	sp, #8
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	3b01      	subs	r3, #1
 80040b0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80040b4:	d301      	bcc.n	80040ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80040b6:	2301      	movs	r3, #1
 80040b8:	e00f      	b.n	80040da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80040ba:	4a0a      	ldr	r2, [pc, #40]	@ (80040e4 <SysTick_Config+0x40>)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	3b01      	subs	r3, #1
 80040c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80040c2:	210f      	movs	r1, #15
 80040c4:	f04f 30ff 	mov.w	r0, #4294967295
 80040c8:	f7ff ff8e 	bl	8003fe8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80040cc:	4b05      	ldr	r3, [pc, #20]	@ (80040e4 <SysTick_Config+0x40>)
 80040ce:	2200      	movs	r2, #0
 80040d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80040d2:	4b04      	ldr	r3, [pc, #16]	@ (80040e4 <SysTick_Config+0x40>)
 80040d4:	2207      	movs	r2, #7
 80040d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80040d8:	2300      	movs	r3, #0
}
 80040da:	4618      	mov	r0, r3
 80040dc:	3708      	adds	r7, #8
 80040de:	46bd      	mov	sp, r7
 80040e0:	bd80      	pop	{r7, pc}
 80040e2:	bf00      	nop
 80040e4:	e000e010 	.word	0xe000e010

080040e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b082      	sub	sp, #8
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80040f0:	6878      	ldr	r0, [r7, #4]
 80040f2:	f7ff ff29 	bl	8003f48 <__NVIC_SetPriorityGrouping>
}
 80040f6:	bf00      	nop
 80040f8:	3708      	adds	r7, #8
 80040fa:	46bd      	mov	sp, r7
 80040fc:	bd80      	pop	{r7, pc}

080040fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80040fe:	b580      	push	{r7, lr}
 8004100:	b086      	sub	sp, #24
 8004102:	af00      	add	r7, sp, #0
 8004104:	4603      	mov	r3, r0
 8004106:	60b9      	str	r1, [r7, #8]
 8004108:	607a      	str	r2, [r7, #4]
 800410a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800410c:	f7ff ff40 	bl	8003f90 <__NVIC_GetPriorityGrouping>
 8004110:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004112:	687a      	ldr	r2, [r7, #4]
 8004114:	68b9      	ldr	r1, [r7, #8]
 8004116:	6978      	ldr	r0, [r7, #20]
 8004118:	f7ff ff90 	bl	800403c <NVIC_EncodePriority>
 800411c:	4602      	mov	r2, r0
 800411e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004122:	4611      	mov	r1, r2
 8004124:	4618      	mov	r0, r3
 8004126:	f7ff ff5f 	bl	8003fe8 <__NVIC_SetPriority>
}
 800412a:	bf00      	nop
 800412c:	3718      	adds	r7, #24
 800412e:	46bd      	mov	sp, r7
 8004130:	bd80      	pop	{r7, pc}

08004132 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004132:	b580      	push	{r7, lr}
 8004134:	b082      	sub	sp, #8
 8004136:	af00      	add	r7, sp, #0
 8004138:	4603      	mov	r3, r0
 800413a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800413c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004140:	4618      	mov	r0, r3
 8004142:	f7ff ff33 	bl	8003fac <__NVIC_EnableIRQ>
}
 8004146:	bf00      	nop
 8004148:	3708      	adds	r7, #8
 800414a:	46bd      	mov	sp, r7
 800414c:	bd80      	pop	{r7, pc}

0800414e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800414e:	b580      	push	{r7, lr}
 8004150:	b082      	sub	sp, #8
 8004152:	af00      	add	r7, sp, #0
 8004154:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004156:	6878      	ldr	r0, [r7, #4]
 8004158:	f7ff ffa4 	bl	80040a4 <SysTick_Config>
 800415c:	4603      	mov	r3, r0
}
 800415e:	4618      	mov	r0, r3
 8004160:	3708      	adds	r7, #8
 8004162:	46bd      	mov	sp, r7
 8004164:	bd80      	pop	{r7, pc}
	...

08004168 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b082      	sub	sp, #8
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2b00      	cmp	r3, #0
 8004174:	d101      	bne.n	800417a <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8004176:	2301      	movs	r3, #1
 8004178:	e054      	b.n	8004224 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	7f5b      	ldrb	r3, [r3, #29]
 800417e:	b2db      	uxtb	r3, r3
 8004180:	2b00      	cmp	r3, #0
 8004182:	d105      	bne.n	8004190 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2200      	movs	r2, #0
 8004188:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800418a:	6878      	ldr	r0, [r7, #4]
 800418c:	f7fd fd90 	bl	8001cb0 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2202      	movs	r2, #2
 8004194:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	791b      	ldrb	r3, [r3, #4]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d10c      	bne.n	80041b8 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	4a22      	ldr	r2, [pc, #136]	@ (800422c <HAL_CRC_Init+0xc4>)
 80041a4:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	689a      	ldr	r2, [r3, #8]
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f022 0218 	bic.w	r2, r2, #24
 80041b4:	609a      	str	r2, [r3, #8]
 80041b6:	e00c      	b.n	80041d2 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6899      	ldr	r1, [r3, #8]
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	68db      	ldr	r3, [r3, #12]
 80041c0:	461a      	mov	r2, r3
 80041c2:	6878      	ldr	r0, [r7, #4]
 80041c4:	f000 f834 	bl	8004230 <HAL_CRCEx_Polynomial_Set>
 80041c8:	4603      	mov	r3, r0
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d001      	beq.n	80041d2 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 80041ce:	2301      	movs	r3, #1
 80041d0:	e028      	b.n	8004224 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	795b      	ldrb	r3, [r3, #5]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d105      	bne.n	80041e6 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f04f 32ff 	mov.w	r2, #4294967295
 80041e2:	611a      	str	r2, [r3, #16]
 80041e4:	e004      	b.n	80041f0 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	687a      	ldr	r2, [r7, #4]
 80041ec:	6912      	ldr	r2, [r2, #16]
 80041ee:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	689b      	ldr	r3, [r3, #8]
 80041f6:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	695a      	ldr	r2, [r3, #20]
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	430a      	orrs	r2, r1
 8004204:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	689b      	ldr	r3, [r3, #8]
 800420c:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	699a      	ldr	r2, [r3, #24]
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	430a      	orrs	r2, r1
 800421a:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2201      	movs	r2, #1
 8004220:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8004222:	2300      	movs	r3, #0
}
 8004224:	4618      	mov	r0, r3
 8004226:	3708      	adds	r7, #8
 8004228:	46bd      	mov	sp, r7
 800422a:	bd80      	pop	{r7, pc}
 800422c:	04c11db7 	.word	0x04c11db7

08004230 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8004230:	b480      	push	{r7}
 8004232:	b087      	sub	sp, #28
 8004234:	af00      	add	r7, sp, #0
 8004236:	60f8      	str	r0, [r7, #12]
 8004238:	60b9      	str	r1, [r7, #8]
 800423a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800423c:	2300      	movs	r3, #0
 800423e:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8004240:	231f      	movs	r3, #31
 8004242:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8004244:	68bb      	ldr	r3, [r7, #8]
 8004246:	f003 0301 	and.w	r3, r3, #1
 800424a:	2b00      	cmp	r3, #0
 800424c:	d102      	bne.n	8004254 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 800424e:	2301      	movs	r3, #1
 8004250:	75fb      	strb	r3, [r7, #23]
 8004252:	e063      	b.n	800431c <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8004254:	bf00      	nop
 8004256:	693b      	ldr	r3, [r7, #16]
 8004258:	1e5a      	subs	r2, r3, #1
 800425a:	613a      	str	r2, [r7, #16]
 800425c:	2b00      	cmp	r3, #0
 800425e:	d009      	beq.n	8004274 <HAL_CRCEx_Polynomial_Set+0x44>
 8004260:	693b      	ldr	r3, [r7, #16]
 8004262:	f003 031f 	and.w	r3, r3, #31
 8004266:	68ba      	ldr	r2, [r7, #8]
 8004268:	fa22 f303 	lsr.w	r3, r2, r3
 800426c:	f003 0301 	and.w	r3, r3, #1
 8004270:	2b00      	cmp	r3, #0
 8004272:	d0f0      	beq.n	8004256 <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2b18      	cmp	r3, #24
 8004278:	d846      	bhi.n	8004308 <HAL_CRCEx_Polynomial_Set+0xd8>
 800427a:	a201      	add	r2, pc, #4	@ (adr r2, 8004280 <HAL_CRCEx_Polynomial_Set+0x50>)
 800427c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004280:	0800430f 	.word	0x0800430f
 8004284:	08004309 	.word	0x08004309
 8004288:	08004309 	.word	0x08004309
 800428c:	08004309 	.word	0x08004309
 8004290:	08004309 	.word	0x08004309
 8004294:	08004309 	.word	0x08004309
 8004298:	08004309 	.word	0x08004309
 800429c:	08004309 	.word	0x08004309
 80042a0:	080042fd 	.word	0x080042fd
 80042a4:	08004309 	.word	0x08004309
 80042a8:	08004309 	.word	0x08004309
 80042ac:	08004309 	.word	0x08004309
 80042b0:	08004309 	.word	0x08004309
 80042b4:	08004309 	.word	0x08004309
 80042b8:	08004309 	.word	0x08004309
 80042bc:	08004309 	.word	0x08004309
 80042c0:	080042f1 	.word	0x080042f1
 80042c4:	08004309 	.word	0x08004309
 80042c8:	08004309 	.word	0x08004309
 80042cc:	08004309 	.word	0x08004309
 80042d0:	08004309 	.word	0x08004309
 80042d4:	08004309 	.word	0x08004309
 80042d8:	08004309 	.word	0x08004309
 80042dc:	08004309 	.word	0x08004309
 80042e0:	080042e5 	.word	0x080042e5
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 80042e4:	693b      	ldr	r3, [r7, #16]
 80042e6:	2b06      	cmp	r3, #6
 80042e8:	d913      	bls.n	8004312 <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 80042ea:	2301      	movs	r3, #1
 80042ec:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80042ee:	e010      	b.n	8004312 <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 80042f0:	693b      	ldr	r3, [r7, #16]
 80042f2:	2b07      	cmp	r3, #7
 80042f4:	d90f      	bls.n	8004316 <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 80042f6:	2301      	movs	r3, #1
 80042f8:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80042fa:	e00c      	b.n	8004316 <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 80042fc:	693b      	ldr	r3, [r7, #16]
 80042fe:	2b0f      	cmp	r3, #15
 8004300:	d90b      	bls.n	800431a <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 8004302:	2301      	movs	r3, #1
 8004304:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8004306:	e008      	b.n	800431a <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8004308:	2301      	movs	r3, #1
 800430a:	75fb      	strb	r3, [r7, #23]
        break;
 800430c:	e006      	b.n	800431c <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800430e:	bf00      	nop
 8004310:	e004      	b.n	800431c <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8004312:	bf00      	nop
 8004314:	e002      	b.n	800431c <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8004316:	bf00      	nop
 8004318:	e000      	b.n	800431c <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800431a:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 800431c:	7dfb      	ldrb	r3, [r7, #23]
 800431e:	2b00      	cmp	r3, #0
 8004320:	d10d      	bne.n	800433e <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	68ba      	ldr	r2, [r7, #8]
 8004328:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	689b      	ldr	r3, [r3, #8]
 8004330:	f023 0118 	bic.w	r1, r3, #24
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	687a      	ldr	r2, [r7, #4]
 800433a:	430a      	orrs	r2, r1
 800433c:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 800433e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004340:	4618      	mov	r0, r3
 8004342:	371c      	adds	r7, #28
 8004344:	46bd      	mov	sp, r7
 8004346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434a:	4770      	bx	lr

0800434c <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800434c:	b580      	push	{r7, lr}
 800434e:	b082      	sub	sp, #8
 8004350:	af00      	add	r7, sp, #0
 8004352:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d101      	bne.n	800435e <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 800435a:	2301      	movs	r3, #1
 800435c:	e014      	b.n	8004388 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	791b      	ldrb	r3, [r3, #4]
 8004362:	b2db      	uxtb	r3, r3
 8004364:	2b00      	cmp	r3, #0
 8004366:	d105      	bne.n	8004374 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2200      	movs	r2, #0
 800436c:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800436e:	6878      	ldr	r0, [r7, #4]
 8004370:	f7fd fcbe 	bl	8001cf0 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2202      	movs	r2, #2
 8004378:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2200      	movs	r2, #0
 800437e:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2201      	movs	r2, #1
 8004384:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8004386:	2300      	movs	r3, #0
}
 8004388:	4618      	mov	r0, r3
 800438a:	3708      	adds	r7, #8
 800438c:	46bd      	mov	sp, r7
 800438e:	bd80      	pop	{r7, pc}

08004390 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8004390:	b580      	push	{r7, lr}
 8004392:	b08a      	sub	sp, #40	@ 0x28
 8004394:	af00      	add	r7, sp, #0
 8004396:	60f8      	str	r0, [r7, #12]
 8004398:	60b9      	str	r1, [r7, #8]
 800439a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800439c:	2300      	movs	r3, #0
 800439e:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d002      	beq.n	80043ac <HAL_DAC_ConfigChannel+0x1c>
 80043a6:	68bb      	ldr	r3, [r7, #8]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d101      	bne.n	80043b0 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 80043ac:	2301      	movs	r3, #1
 80043ae:	e1a1      	b.n	80046f4 <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 80043b0:	68bb      	ldr	r3, [r7, #8]
 80043b2:	689b      	ldr	r3, [r3, #8]
 80043b4:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	795b      	ldrb	r3, [r3, #5]
 80043ba:	2b01      	cmp	r3, #1
 80043bc:	d101      	bne.n	80043c2 <HAL_DAC_ConfigChannel+0x32>
 80043be:	2302      	movs	r3, #2
 80043c0:	e198      	b.n	80046f4 <HAL_DAC_ConfigChannel+0x364>
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	2201      	movs	r2, #1
 80043c6:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	2202      	movs	r2, #2
 80043cc:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80043ce:	68bb      	ldr	r3, [r7, #8]
 80043d0:	689b      	ldr	r3, [r3, #8]
 80043d2:	2b04      	cmp	r3, #4
 80043d4:	d17a      	bne.n	80044cc <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80043d6:	f7fe f867 	bl	80024a8 <HAL_GetTick>
 80043da:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d13d      	bne.n	800445e <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80043e2:	e018      	b.n	8004416 <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80043e4:	f7fe f860 	bl	80024a8 <HAL_GetTick>
 80043e8:	4602      	mov	r2, r0
 80043ea:	69bb      	ldr	r3, [r7, #24]
 80043ec:	1ad3      	subs	r3, r2, r3
 80043ee:	2b01      	cmp	r3, #1
 80043f0:	d911      	bls.n	8004416 <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043f8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d00a      	beq.n	8004416 <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	691b      	ldr	r3, [r3, #16]
 8004404:	f043 0208 	orr.w	r2, r3, #8
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	2203      	movs	r2, #3
 8004410:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8004412:	2303      	movs	r3, #3
 8004414:	e16e      	b.n	80046f4 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800441c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004420:	2b00      	cmp	r3, #0
 8004422:	d1df      	bne.n	80043e4 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	68ba      	ldr	r2, [r7, #8]
 800442a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800442c:	641a      	str	r2, [r3, #64]	@ 0x40
 800442e:	e020      	b.n	8004472 <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004430:	f7fe f83a 	bl	80024a8 <HAL_GetTick>
 8004434:	4602      	mov	r2, r0
 8004436:	69bb      	ldr	r3, [r7, #24]
 8004438:	1ad3      	subs	r3, r2, r3
 800443a:	2b01      	cmp	r3, #1
 800443c:	d90f      	bls.n	800445e <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004444:	2b00      	cmp	r3, #0
 8004446:	da0a      	bge.n	800445e <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	691b      	ldr	r3, [r3, #16]
 800444c:	f043 0208 	orr.w	r2, r3, #8
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	2203      	movs	r2, #3
 8004458:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800445a:	2303      	movs	r3, #3
 800445c:	e14a      	b.n	80046f4 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004464:	2b00      	cmp	r3, #0
 8004466:	dbe3      	blt.n	8004430 <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	68ba      	ldr	r2, [r7, #8]
 800446e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004470:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	f003 0310 	and.w	r3, r3, #16
 800447e:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8004482:	fa01 f303 	lsl.w	r3, r1, r3
 8004486:	43db      	mvns	r3, r3
 8004488:	ea02 0103 	and.w	r1, r2, r3
 800448c:	68bb      	ldr	r3, [r7, #8]
 800448e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	f003 0310 	and.w	r3, r3, #16
 8004496:	409a      	lsls	r2, r3
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	430a      	orrs	r2, r1
 800449e:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	f003 0310 	and.w	r3, r3, #16
 80044ac:	21ff      	movs	r1, #255	@ 0xff
 80044ae:	fa01 f303 	lsl.w	r3, r1, r3
 80044b2:	43db      	mvns	r3, r3
 80044b4:	ea02 0103 	and.w	r1, r2, r3
 80044b8:	68bb      	ldr	r3, [r7, #8]
 80044ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	f003 0310 	and.w	r3, r3, #16
 80044c2:	409a      	lsls	r2, r3
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	430a      	orrs	r2, r1
 80044ca:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80044cc:	68bb      	ldr	r3, [r7, #8]
 80044ce:	69db      	ldr	r3, [r3, #28]
 80044d0:	2b01      	cmp	r3, #1
 80044d2:	d11d      	bne.n	8004510 <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044da:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	f003 0310 	and.w	r3, r3, #16
 80044e2:	221f      	movs	r2, #31
 80044e4:	fa02 f303 	lsl.w	r3, r2, r3
 80044e8:	43db      	mvns	r3, r3
 80044ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044ec:	4013      	ands	r3, r2
 80044ee:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80044f0:	68bb      	ldr	r3, [r7, #8]
 80044f2:	6a1b      	ldr	r3, [r3, #32]
 80044f4:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	f003 0310 	and.w	r3, r3, #16
 80044fc:	697a      	ldr	r2, [r7, #20]
 80044fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004502:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004504:	4313      	orrs	r3, r2
 8004506:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800450e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004516:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	f003 0310 	and.w	r3, r3, #16
 800451e:	2207      	movs	r2, #7
 8004520:	fa02 f303 	lsl.w	r3, r2, r3
 8004524:	43db      	mvns	r3, r3
 8004526:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004528:	4013      	ands	r3, r2
 800452a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 800452c:	68bb      	ldr	r3, [r7, #8]
 800452e:	699b      	ldr	r3, [r3, #24]
 8004530:	2b01      	cmp	r3, #1
 8004532:	d102      	bne.n	800453a <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 8004534:	2300      	movs	r3, #0
 8004536:	623b      	str	r3, [r7, #32]
 8004538:	e00f      	b.n	800455a <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 800453a:	68bb      	ldr	r3, [r7, #8]
 800453c:	699b      	ldr	r3, [r3, #24]
 800453e:	2b02      	cmp	r3, #2
 8004540:	d102      	bne.n	8004548 <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8004542:	2301      	movs	r3, #1
 8004544:	623b      	str	r3, [r7, #32]
 8004546:	e008      	b.n	800455a <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8004548:	68bb      	ldr	r3, [r7, #8]
 800454a:	695b      	ldr	r3, [r3, #20]
 800454c:	2b00      	cmp	r3, #0
 800454e:	d102      	bne.n	8004556 <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8004550:	2301      	movs	r3, #1
 8004552:	623b      	str	r3, [r7, #32]
 8004554:	e001      	b.n	800455a <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8004556:	2300      	movs	r3, #0
 8004558:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 800455a:	68bb      	ldr	r3, [r7, #8]
 800455c:	689a      	ldr	r2, [r3, #8]
 800455e:	68bb      	ldr	r3, [r7, #8]
 8004560:	695b      	ldr	r3, [r3, #20]
 8004562:	4313      	orrs	r3, r2
 8004564:	6a3a      	ldr	r2, [r7, #32]
 8004566:	4313      	orrs	r3, r2
 8004568:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	f003 0310 	and.w	r3, r3, #16
 8004570:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004574:	fa02 f303 	lsl.w	r3, r2, r3
 8004578:	43db      	mvns	r3, r3
 800457a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800457c:	4013      	ands	r3, r2
 800457e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8004580:	68bb      	ldr	r3, [r7, #8]
 8004582:	791b      	ldrb	r3, [r3, #4]
 8004584:	2b01      	cmp	r3, #1
 8004586:	d102      	bne.n	800458e <HAL_DAC_ConfigChannel+0x1fe>
 8004588:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800458c:	e000      	b.n	8004590 <HAL_DAC_ConfigChannel+0x200>
 800458e:	2300      	movs	r3, #0
 8004590:	697a      	ldr	r2, [r7, #20]
 8004592:	4313      	orrs	r3, r2
 8004594:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	f003 0310 	and.w	r3, r3, #16
 800459c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80045a0:	fa02 f303 	lsl.w	r3, r2, r3
 80045a4:	43db      	mvns	r3, r3
 80045a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045a8:	4013      	ands	r3, r2
 80045aa:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80045ac:	68bb      	ldr	r3, [r7, #8]
 80045ae:	795b      	ldrb	r3, [r3, #5]
 80045b0:	2b01      	cmp	r3, #1
 80045b2:	d102      	bne.n	80045ba <HAL_DAC_ConfigChannel+0x22a>
 80045b4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80045b8:	e000      	b.n	80045bc <HAL_DAC_ConfigChannel+0x22c>
 80045ba:	2300      	movs	r3, #0
 80045bc:	697a      	ldr	r2, [r7, #20]
 80045be:	4313      	orrs	r3, r2
 80045c0:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 80045c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045c4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80045c8:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 80045ca:	68bb      	ldr	r3, [r7, #8]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	2b02      	cmp	r3, #2
 80045d0:	d114      	bne.n	80045fc <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 80045d2:	f004 fc89 	bl	8008ee8 <HAL_RCC_GetHCLKFreq>
 80045d6:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 80045d8:	693b      	ldr	r3, [r7, #16]
 80045da:	4a48      	ldr	r2, [pc, #288]	@ (80046fc <HAL_DAC_ConfigChannel+0x36c>)
 80045dc:	4293      	cmp	r3, r2
 80045de:	d904      	bls.n	80045ea <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 80045e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045e2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80045e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80045e8:	e00f      	b.n	800460a <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80045ea:	693b      	ldr	r3, [r7, #16]
 80045ec:	4a44      	ldr	r2, [pc, #272]	@ (8004700 <HAL_DAC_ConfigChannel+0x370>)
 80045ee:	4293      	cmp	r3, r2
 80045f0:	d90a      	bls.n	8004608 <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80045f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045f4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80045f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80045fa:	e006      	b.n	800460a <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 80045fc:	68bb      	ldr	r3, [r7, #8]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004602:	4313      	orrs	r3, r2
 8004604:	627b      	str	r3, [r7, #36]	@ 0x24
 8004606:	e000      	b.n	800460a <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8004608:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	f003 0310 	and.w	r3, r3, #16
 8004610:	697a      	ldr	r2, [r7, #20]
 8004612:	fa02 f303 	lsl.w	r3, r2, r3
 8004616:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004618:	4313      	orrs	r3, r2
 800461a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004622:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	6819      	ldr	r1, [r3, #0]
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	f003 0310 	and.w	r3, r3, #16
 8004630:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004634:	fa02 f303 	lsl.w	r3, r2, r3
 8004638:	43da      	mvns	r2, r3
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	400a      	ands	r2, r1
 8004640:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	f003 0310 	and.w	r3, r3, #16
 8004650:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8004654:	fa02 f303 	lsl.w	r3, r2, r3
 8004658:	43db      	mvns	r3, r3
 800465a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800465c:	4013      	ands	r3, r2
 800465e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8004660:	68bb      	ldr	r3, [r7, #8]
 8004662:	68db      	ldr	r3, [r3, #12]
 8004664:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	f003 0310 	and.w	r3, r3, #16
 800466c:	697a      	ldr	r2, [r7, #20]
 800466e:	fa02 f303 	lsl.w	r3, r2, r3
 8004672:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004674:	4313      	orrs	r3, r2
 8004676:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800467e:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	6819      	ldr	r1, [r3, #0]
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	f003 0310 	and.w	r3, r3, #16
 800468c:	22c0      	movs	r2, #192	@ 0xc0
 800468e:	fa02 f303 	lsl.w	r3, r2, r3
 8004692:	43da      	mvns	r2, r3
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	400a      	ands	r2, r1
 800469a:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 800469c:	68bb      	ldr	r3, [r7, #8]
 800469e:	68db      	ldr	r3, [r3, #12]
 80046a0:	089b      	lsrs	r3, r3, #2
 80046a2:	f003 030f 	and.w	r3, r3, #15
 80046a6:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 80046a8:	68bb      	ldr	r3, [r7, #8]
 80046aa:	691b      	ldr	r3, [r3, #16]
 80046ac:	089b      	lsrs	r3, r3, #2
 80046ae:	021b      	lsls	r3, r3, #8
 80046b0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80046b4:	697a      	ldr	r2, [r7, #20]
 80046b6:	4313      	orrs	r3, r2
 80046b8:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	f003 0310 	and.w	r3, r3, #16
 80046c6:	f640 710f 	movw	r1, #3855	@ 0xf0f
 80046ca:	fa01 f303 	lsl.w	r3, r1, r3
 80046ce:	43db      	mvns	r3, r3
 80046d0:	ea02 0103 	and.w	r1, r2, r3
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	f003 0310 	and.w	r3, r3, #16
 80046da:	697a      	ldr	r2, [r7, #20]
 80046dc:	409a      	lsls	r2, r3
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	430a      	orrs	r2, r1
 80046e4:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	2201      	movs	r2, #1
 80046ea:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	2200      	movs	r2, #0
 80046f0:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 80046f2:	7ffb      	ldrb	r3, [r7, #31]
}
 80046f4:	4618      	mov	r0, r3
 80046f6:	3728      	adds	r7, #40	@ 0x28
 80046f8:	46bd      	mov	sp, r7
 80046fa:	bd80      	pop	{r7, pc}
 80046fc:	09896800 	.word	0x09896800
 8004700:	04c4b400 	.word	0x04c4b400

08004704 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004704:	b580      	push	{r7, lr}
 8004706:	b084      	sub	sp, #16
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2b00      	cmp	r3, #0
 8004710:	d101      	bne.n	8004716 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004712:	2301      	movs	r3, #1
 8004714:	e08d      	b.n	8004832 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	461a      	mov	r2, r3
 800471c:	4b47      	ldr	r3, [pc, #284]	@ (800483c <HAL_DMA_Init+0x138>)
 800471e:	429a      	cmp	r2, r3
 8004720:	d80f      	bhi.n	8004742 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	461a      	mov	r2, r3
 8004728:	4b45      	ldr	r3, [pc, #276]	@ (8004840 <HAL_DMA_Init+0x13c>)
 800472a:	4413      	add	r3, r2
 800472c:	4a45      	ldr	r2, [pc, #276]	@ (8004844 <HAL_DMA_Init+0x140>)
 800472e:	fba2 2303 	umull	r2, r3, r2, r3
 8004732:	091b      	lsrs	r3, r3, #4
 8004734:	009a      	lsls	r2, r3, #2
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	4a42      	ldr	r2, [pc, #264]	@ (8004848 <HAL_DMA_Init+0x144>)
 800473e:	641a      	str	r2, [r3, #64]	@ 0x40
 8004740:	e00e      	b.n	8004760 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	461a      	mov	r2, r3
 8004748:	4b40      	ldr	r3, [pc, #256]	@ (800484c <HAL_DMA_Init+0x148>)
 800474a:	4413      	add	r3, r2
 800474c:	4a3d      	ldr	r2, [pc, #244]	@ (8004844 <HAL_DMA_Init+0x140>)
 800474e:	fba2 2303 	umull	r2, r3, r2, r3
 8004752:	091b      	lsrs	r3, r3, #4
 8004754:	009a      	lsls	r2, r3, #2
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	4a3c      	ldr	r2, [pc, #240]	@ (8004850 <HAL_DMA_Init+0x14c>)
 800475e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2202      	movs	r2, #2
 8004764:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8004776:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800477a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004784:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	691b      	ldr	r3, [r3, #16]
 800478a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004790:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	699b      	ldr	r3, [r3, #24]
 8004796:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800479c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6a1b      	ldr	r3, [r3, #32]
 80047a2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80047a4:	68fa      	ldr	r2, [r7, #12]
 80047a6:	4313      	orrs	r3, r2
 80047a8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	68fa      	ldr	r2, [r7, #12]
 80047b0:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80047b2:	6878      	ldr	r0, [r7, #4]
 80047b4:	f000 fa1e 	bl	8004bf4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	689b      	ldr	r3, [r3, #8]
 80047bc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80047c0:	d102      	bne.n	80047c8 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	2200      	movs	r2, #0
 80047c6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	685a      	ldr	r2, [r3, #4]
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047d0:	b2d2      	uxtb	r2, r2
 80047d2:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047d8:	687a      	ldr	r2, [r7, #4]
 80047da:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80047dc:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	685b      	ldr	r3, [r3, #4]
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d010      	beq.n	8004808 <HAL_DMA_Init+0x104>
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	685b      	ldr	r3, [r3, #4]
 80047ea:	2b04      	cmp	r3, #4
 80047ec:	d80c      	bhi.n	8004808 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80047ee:	6878      	ldr	r0, [r7, #4]
 80047f0:	f000 fa3e 	bl	8004c70 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047f8:	2200      	movs	r2, #0
 80047fa:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004800:	687a      	ldr	r2, [r7, #4]
 8004802:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004804:	605a      	str	r2, [r3, #4]
 8004806:	e008      	b.n	800481a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2200      	movs	r2, #0
 800480c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	2200      	movs	r2, #0
 8004812:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2200      	movs	r2, #0
 8004818:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	2200      	movs	r2, #0
 800481e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2201      	movs	r2, #1
 8004824:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2200      	movs	r2, #0
 800482c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004830:	2300      	movs	r3, #0
}
 8004832:	4618      	mov	r0, r3
 8004834:	3710      	adds	r7, #16
 8004836:	46bd      	mov	sp, r7
 8004838:	bd80      	pop	{r7, pc}
 800483a:	bf00      	nop
 800483c:	40020407 	.word	0x40020407
 8004840:	bffdfff8 	.word	0xbffdfff8
 8004844:	cccccccd 	.word	0xcccccccd
 8004848:	40020000 	.word	0x40020000
 800484c:	bffdfbf8 	.word	0xbffdfbf8
 8004850:	40020400 	.word	0x40020400

08004854 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b086      	sub	sp, #24
 8004858:	af00      	add	r7, sp, #0
 800485a:	60f8      	str	r0, [r7, #12]
 800485c:	60b9      	str	r1, [r7, #8]
 800485e:	607a      	str	r2, [r7, #4]
 8004860:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004862:	2300      	movs	r3, #0
 8004864:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800486c:	2b01      	cmp	r3, #1
 800486e:	d101      	bne.n	8004874 <HAL_DMA_Start_IT+0x20>
 8004870:	2302      	movs	r3, #2
 8004872:	e066      	b.n	8004942 <HAL_DMA_Start_IT+0xee>
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	2201      	movs	r2, #1
 8004878:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004882:	b2db      	uxtb	r3, r3
 8004884:	2b01      	cmp	r3, #1
 8004886:	d155      	bne.n	8004934 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	2202      	movs	r2, #2
 800488c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	2200      	movs	r2, #0
 8004894:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	681a      	ldr	r2, [r3, #0]
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f022 0201 	bic.w	r2, r2, #1
 80048a4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	687a      	ldr	r2, [r7, #4]
 80048aa:	68b9      	ldr	r1, [r7, #8]
 80048ac:	68f8      	ldr	r0, [r7, #12]
 80048ae:	f000 f962 	bl	8004b76 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d008      	beq.n	80048cc <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	681a      	ldr	r2, [r3, #0]
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f042 020e 	orr.w	r2, r2, #14
 80048c8:	601a      	str	r2, [r3, #0]
 80048ca:	e00f      	b.n	80048ec <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	681a      	ldr	r2, [r3, #0]
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f022 0204 	bic.w	r2, r2, #4
 80048da:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	681a      	ldr	r2, [r3, #0]
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f042 020a 	orr.w	r2, r2, #10
 80048ea:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d007      	beq.n	800490a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80048fe:	681a      	ldr	r2, [r3, #0]
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004904:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004908:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800490e:	2b00      	cmp	r3, #0
 8004910:	d007      	beq.n	8004922 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004916:	681a      	ldr	r2, [r3, #0]
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800491c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004920:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	681a      	ldr	r2, [r3, #0]
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f042 0201 	orr.w	r2, r2, #1
 8004930:	601a      	str	r2, [r3, #0]
 8004932:	e005      	b.n	8004940 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	2200      	movs	r2, #0
 8004938:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800493c:	2302      	movs	r3, #2
 800493e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004940:	7dfb      	ldrb	r3, [r7, #23]
}
 8004942:	4618      	mov	r0, r3
 8004944:	3718      	adds	r7, #24
 8004946:	46bd      	mov	sp, r7
 8004948:	bd80      	pop	{r7, pc}

0800494a <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800494a:	b580      	push	{r7, lr}
 800494c:	b084      	sub	sp, #16
 800494e:	af00      	add	r7, sp, #0
 8004950:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004952:	2300      	movs	r3, #0
 8004954:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800495c:	b2db      	uxtb	r3, r3
 800495e:	2b02      	cmp	r3, #2
 8004960:	d00d      	beq.n	800497e <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	2204      	movs	r2, #4
 8004966:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2201      	movs	r2, #1
 800496c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2200      	movs	r2, #0
 8004974:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8004978:	2301      	movs	r3, #1
 800497a:	73fb      	strb	r3, [r7, #15]
 800497c:	e047      	b.n	8004a0e <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	681a      	ldr	r2, [r3, #0]
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f022 020e 	bic.w	r2, r2, #14
 800498c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	681a      	ldr	r2, [r3, #0]
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f022 0201 	bic.w	r2, r2, #1
 800499c:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80049a2:	681a      	ldr	r2, [r3, #0]
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80049a8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80049ac:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049b2:	f003 021f 	and.w	r2, r3, #31
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049ba:	2101      	movs	r1, #1
 80049bc:	fa01 f202 	lsl.w	r2, r1, r2
 80049c0:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049c6:	687a      	ldr	r2, [r7, #4]
 80049c8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80049ca:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d00c      	beq.n	80049ee <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049d8:	681a      	ldr	r2, [r3, #0]
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049de:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80049e2:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049e8:	687a      	ldr	r2, [r7, #4]
 80049ea:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80049ec:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	2201      	movs	r2, #1
 80049f2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2200      	movs	r2, #0
 80049fa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d003      	beq.n	8004a0e <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a0a:	6878      	ldr	r0, [r7, #4]
 8004a0c:	4798      	blx	r3
    }
  }
  return status;
 8004a0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a10:	4618      	mov	r0, r3
 8004a12:	3710      	adds	r7, #16
 8004a14:	46bd      	mov	sp, r7
 8004a16:	bd80      	pop	{r7, pc}

08004a18 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b084      	sub	sp, #16
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a34:	f003 031f 	and.w	r3, r3, #31
 8004a38:	2204      	movs	r2, #4
 8004a3a:	409a      	lsls	r2, r3
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	4013      	ands	r3, r2
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d026      	beq.n	8004a92 <HAL_DMA_IRQHandler+0x7a>
 8004a44:	68bb      	ldr	r3, [r7, #8]
 8004a46:	f003 0304 	and.w	r3, r3, #4
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d021      	beq.n	8004a92 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f003 0320 	and.w	r3, r3, #32
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d107      	bne.n	8004a6c <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	681a      	ldr	r2, [r3, #0]
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f022 0204 	bic.w	r2, r2, #4
 8004a6a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a70:	f003 021f 	and.w	r2, r3, #31
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a78:	2104      	movs	r1, #4
 8004a7a:	fa01 f202 	lsl.w	r2, r1, r2
 8004a7e:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d071      	beq.n	8004b6c <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a8c:	6878      	ldr	r0, [r7, #4]
 8004a8e:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004a90:	e06c      	b.n	8004b6c <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a96:	f003 031f 	and.w	r3, r3, #31
 8004a9a:	2202      	movs	r2, #2
 8004a9c:	409a      	lsls	r2, r3
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	4013      	ands	r3, r2
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d02e      	beq.n	8004b04 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8004aa6:	68bb      	ldr	r3, [r7, #8]
 8004aa8:	f003 0302 	and.w	r3, r3, #2
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d029      	beq.n	8004b04 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f003 0320 	and.w	r3, r3, #32
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d10b      	bne.n	8004ad6 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	681a      	ldr	r2, [r3, #0]
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f022 020a 	bic.w	r2, r2, #10
 8004acc:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	2201      	movs	r2, #1
 8004ad2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ada:	f003 021f 	and.w	r2, r3, #31
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ae2:	2102      	movs	r1, #2
 8004ae4:	fa01 f202 	lsl.w	r2, r1, r2
 8004ae8:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	2200      	movs	r2, #0
 8004aee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d038      	beq.n	8004b6c <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004afe:	6878      	ldr	r0, [r7, #4]
 8004b00:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004b02:	e033      	b.n	8004b6c <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b08:	f003 031f 	and.w	r3, r3, #31
 8004b0c:	2208      	movs	r2, #8
 8004b0e:	409a      	lsls	r2, r3
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	4013      	ands	r3, r2
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d02a      	beq.n	8004b6e <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8004b18:	68bb      	ldr	r3, [r7, #8]
 8004b1a:	f003 0308 	and.w	r3, r3, #8
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d025      	beq.n	8004b6e <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	681a      	ldr	r2, [r3, #0]
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f022 020e 	bic.w	r2, r2, #14
 8004b30:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b36:	f003 021f 	and.w	r2, r3, #31
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b3e:	2101      	movs	r1, #1
 8004b40:	fa01 f202 	lsl.w	r2, r1, r2
 8004b44:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	2201      	movs	r2, #1
 8004b4a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2201      	movs	r2, #1
 8004b50:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2200      	movs	r2, #0
 8004b58:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d004      	beq.n	8004b6e <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b68:	6878      	ldr	r0, [r7, #4]
 8004b6a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004b6c:	bf00      	nop
 8004b6e:	bf00      	nop
}
 8004b70:	3710      	adds	r7, #16
 8004b72:	46bd      	mov	sp, r7
 8004b74:	bd80      	pop	{r7, pc}

08004b76 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004b76:	b480      	push	{r7}
 8004b78:	b085      	sub	sp, #20
 8004b7a:	af00      	add	r7, sp, #0
 8004b7c:	60f8      	str	r0, [r7, #12]
 8004b7e:	60b9      	str	r1, [r7, #8]
 8004b80:	607a      	str	r2, [r7, #4]
 8004b82:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b88:	68fa      	ldr	r2, [r7, #12]
 8004b8a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004b8c:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d004      	beq.n	8004ba0 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b9a:	68fa      	ldr	r2, [r7, #12]
 8004b9c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004b9e:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ba4:	f003 021f 	and.w	r2, r3, #31
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bac:	2101      	movs	r1, #1
 8004bae:	fa01 f202 	lsl.w	r2, r1, r2
 8004bb2:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	683a      	ldr	r2, [r7, #0]
 8004bba:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	689b      	ldr	r3, [r3, #8]
 8004bc0:	2b10      	cmp	r3, #16
 8004bc2:	d108      	bne.n	8004bd6 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	687a      	ldr	r2, [r7, #4]
 8004bca:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	68ba      	ldr	r2, [r7, #8]
 8004bd2:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004bd4:	e007      	b.n	8004be6 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	68ba      	ldr	r2, [r7, #8]
 8004bdc:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	687a      	ldr	r2, [r7, #4]
 8004be4:	60da      	str	r2, [r3, #12]
}
 8004be6:	bf00      	nop
 8004be8:	3714      	adds	r7, #20
 8004bea:	46bd      	mov	sp, r7
 8004bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf0:	4770      	bx	lr
	...

08004bf4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004bf4:	b480      	push	{r7}
 8004bf6:	b087      	sub	sp, #28
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	461a      	mov	r2, r3
 8004c02:	4b16      	ldr	r3, [pc, #88]	@ (8004c5c <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8004c04:	429a      	cmp	r2, r3
 8004c06:	d802      	bhi.n	8004c0e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8004c08:	4b15      	ldr	r3, [pc, #84]	@ (8004c60 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8004c0a:	617b      	str	r3, [r7, #20]
 8004c0c:	e001      	b.n	8004c12 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8004c0e:	4b15      	ldr	r3, [pc, #84]	@ (8004c64 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004c10:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8004c12:	697b      	ldr	r3, [r7, #20]
 8004c14:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	b2db      	uxtb	r3, r3
 8004c1c:	3b08      	subs	r3, #8
 8004c1e:	4a12      	ldr	r2, [pc, #72]	@ (8004c68 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004c20:	fba2 2303 	umull	r2, r3, r2, r3
 8004c24:	091b      	lsrs	r3, r3, #4
 8004c26:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c2c:	089b      	lsrs	r3, r3, #2
 8004c2e:	009a      	lsls	r2, r3, #2
 8004c30:	693b      	ldr	r3, [r7, #16]
 8004c32:	4413      	add	r3, r2
 8004c34:	461a      	mov	r2, r3
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	4a0b      	ldr	r2, [pc, #44]	@ (8004c6c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8004c3e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	f003 031f 	and.w	r3, r3, #31
 8004c46:	2201      	movs	r2, #1
 8004c48:	409a      	lsls	r2, r3
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004c4e:	bf00      	nop
 8004c50:	371c      	adds	r7, #28
 8004c52:	46bd      	mov	sp, r7
 8004c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c58:	4770      	bx	lr
 8004c5a:	bf00      	nop
 8004c5c:	40020407 	.word	0x40020407
 8004c60:	40020800 	.word	0x40020800
 8004c64:	40020820 	.word	0x40020820
 8004c68:	cccccccd 	.word	0xcccccccd
 8004c6c:	40020880 	.word	0x40020880

08004c70 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004c70:	b480      	push	{r7}
 8004c72:	b085      	sub	sp, #20
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	685b      	ldr	r3, [r3, #4]
 8004c7c:	b2db      	uxtb	r3, r3
 8004c7e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004c80:	68fa      	ldr	r2, [r7, #12]
 8004c82:	4b0b      	ldr	r3, [pc, #44]	@ (8004cb0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004c84:	4413      	add	r3, r2
 8004c86:	009b      	lsls	r3, r3, #2
 8004c88:	461a      	mov	r2, r3
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	4a08      	ldr	r2, [pc, #32]	@ (8004cb4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004c92:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	3b01      	subs	r3, #1
 8004c98:	f003 031f 	and.w	r3, r3, #31
 8004c9c:	2201      	movs	r2, #1
 8004c9e:	409a      	lsls	r2, r3
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8004ca4:	bf00      	nop
 8004ca6:	3714      	adds	r7, #20
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cae:	4770      	bx	lr
 8004cb0:	1000823f 	.word	0x1000823f
 8004cb4:	40020940 	.word	0x40020940

08004cb8 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	b084      	sub	sp, #16
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d101      	bne.n	8004cca <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	e147      	b.n	8004f5a <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004cd0:	b2db      	uxtb	r3, r3
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d106      	bne.n	8004ce4 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	2200      	movs	r2, #0
 8004cda:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8004cde:	6878      	ldr	r0, [r7, #4]
 8004ce0:	f7fd f83a 	bl	8001d58 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	699a      	ldr	r2, [r3, #24]
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f022 0210 	bic.w	r2, r2, #16
 8004cf2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004cf4:	f7fd fbd8 	bl	80024a8 <HAL_GetTick>
 8004cf8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004cfa:	e012      	b.n	8004d22 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004cfc:	f7fd fbd4 	bl	80024a8 <HAL_GetTick>
 8004d00:	4602      	mov	r2, r0
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	1ad3      	subs	r3, r2, r3
 8004d06:	2b0a      	cmp	r3, #10
 8004d08:	d90b      	bls.n	8004d22 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d0e:	f043 0201 	orr.w	r2, r3, #1
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	2203      	movs	r2, #3
 8004d1a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8004d1e:	2301      	movs	r3, #1
 8004d20:	e11b      	b.n	8004f5a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	699b      	ldr	r3, [r3, #24]
 8004d28:	f003 0308 	and.w	r3, r3, #8
 8004d2c:	2b08      	cmp	r3, #8
 8004d2e:	d0e5      	beq.n	8004cfc <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	699a      	ldr	r2, [r3, #24]
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f042 0201 	orr.w	r2, r2, #1
 8004d3e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004d40:	f7fd fbb2 	bl	80024a8 <HAL_GetTick>
 8004d44:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8004d46:	e012      	b.n	8004d6e <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004d48:	f7fd fbae 	bl	80024a8 <HAL_GetTick>
 8004d4c:	4602      	mov	r2, r0
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	1ad3      	subs	r3, r2, r3
 8004d52:	2b0a      	cmp	r3, #10
 8004d54:	d90b      	bls.n	8004d6e <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d5a:	f043 0201 	orr.w	r2, r3, #1
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2203      	movs	r2, #3
 8004d66:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8004d6a:	2301      	movs	r3, #1
 8004d6c:	e0f5      	b.n	8004f5a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	699b      	ldr	r3, [r3, #24]
 8004d74:	f003 0301 	and.w	r3, r3, #1
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d0e5      	beq.n	8004d48 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	699a      	ldr	r2, [r3, #24]
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f042 0202 	orr.w	r2, r2, #2
 8004d8a:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	4a74      	ldr	r2, [pc, #464]	@ (8004f64 <HAL_FDCAN_Init+0x2ac>)
 8004d92:	4293      	cmp	r3, r2
 8004d94:	d103      	bne.n	8004d9e <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8004d96:	4a74      	ldr	r2, [pc, #464]	@ (8004f68 <HAL_FDCAN_Init+0x2b0>)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	685b      	ldr	r3, [r3, #4]
 8004d9c:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	7c1b      	ldrb	r3, [r3, #16]
 8004da2:	2b01      	cmp	r3, #1
 8004da4:	d108      	bne.n	8004db8 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	699a      	ldr	r2, [r3, #24]
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004db4:	619a      	str	r2, [r3, #24]
 8004db6:	e007      	b.n	8004dc8 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	699a      	ldr	r2, [r3, #24]
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004dc6:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	7c5b      	ldrb	r3, [r3, #17]
 8004dcc:	2b01      	cmp	r3, #1
 8004dce:	d108      	bne.n	8004de2 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	699a      	ldr	r2, [r3, #24]
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004dde:	619a      	str	r2, [r3, #24]
 8004de0:	e007      	b.n	8004df2 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	699a      	ldr	r2, [r3, #24]
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004df0:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	7c9b      	ldrb	r3, [r3, #18]
 8004df6:	2b01      	cmp	r3, #1
 8004df8:	d108      	bne.n	8004e0c <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	699a      	ldr	r2, [r3, #24]
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004e08:	619a      	str	r2, [r3, #24]
 8004e0a:	e007      	b.n	8004e1c <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	699a      	ldr	r2, [r3, #24]
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004e1a:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	699b      	ldr	r3, [r3, #24]
 8004e22:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	689a      	ldr	r2, [r3, #8]
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	430a      	orrs	r2, r1
 8004e30:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	699a      	ldr	r2, [r3, #24]
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8004e40:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	691a      	ldr	r2, [r3, #16]
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f022 0210 	bic.w	r2, r2, #16
 8004e50:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	68db      	ldr	r3, [r3, #12]
 8004e56:	2b01      	cmp	r3, #1
 8004e58:	d108      	bne.n	8004e6c <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	699a      	ldr	r2, [r3, #24]
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f042 0204 	orr.w	r2, r2, #4
 8004e68:	619a      	str	r2, [r3, #24]
 8004e6a:	e02c      	b.n	8004ec6 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	68db      	ldr	r3, [r3, #12]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d028      	beq.n	8004ec6 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	68db      	ldr	r3, [r3, #12]
 8004e78:	2b02      	cmp	r3, #2
 8004e7a:	d01c      	beq.n	8004eb6 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	699a      	ldr	r2, [r3, #24]
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004e8a:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	691a      	ldr	r2, [r3, #16]
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f042 0210 	orr.w	r2, r2, #16
 8004e9a:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	68db      	ldr	r3, [r3, #12]
 8004ea0:	2b03      	cmp	r3, #3
 8004ea2:	d110      	bne.n	8004ec6 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	699a      	ldr	r2, [r3, #24]
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f042 0220 	orr.w	r2, r2, #32
 8004eb2:	619a      	str	r2, [r3, #24]
 8004eb4:	e007      	b.n	8004ec6 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	699a      	ldr	r2, [r3, #24]
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f042 0220 	orr.w	r2, r2, #32
 8004ec4:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	699b      	ldr	r3, [r3, #24]
 8004eca:	3b01      	subs	r3, #1
 8004ecc:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	69db      	ldr	r3, [r3, #28]
 8004ed2:	3b01      	subs	r3, #1
 8004ed4:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004ed6:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6a1b      	ldr	r3, [r3, #32]
 8004edc:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004ede:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	695b      	ldr	r3, [r3, #20]
 8004ee6:	3b01      	subs	r3, #1
 8004ee8:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004eee:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004ef0:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	689b      	ldr	r3, [r3, #8]
 8004ef6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004efa:	d115      	bne.n	8004f28 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f00:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f06:	3b01      	subs	r3, #1
 8004f08:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004f0a:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f10:	3b01      	subs	r3, #1
 8004f12:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8004f14:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f1c:	3b01      	subs	r3, #1
 8004f1e:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8004f24:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004f26:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	430a      	orrs	r2, r1
 8004f3a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8004f3e:	6878      	ldr	r0, [r7, #4]
 8004f40:	f000 fce0 	bl	8005904 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2200      	movs	r2, #0
 8004f48:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2201      	movs	r2, #1
 8004f54:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8004f58:	2300      	movs	r3, #0
}
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	3710      	adds	r7, #16
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	bd80      	pop	{r7, pc}
 8004f62:	bf00      	nop
 8004f64:	40006400 	.word	0x40006400
 8004f68:	40006500 	.word	0x40006500

08004f6c <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8004f6c:	b480      	push	{r7}
 8004f6e:	b087      	sub	sp, #28
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
 8004f74:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004f7c:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8004f7e:	7dfb      	ldrb	r3, [r7, #23]
 8004f80:	2b01      	cmp	r3, #1
 8004f82:	d002      	beq.n	8004f8a <HAL_FDCAN_ConfigFilter+0x1e>
 8004f84:	7dfb      	ldrb	r3, [r7, #23]
 8004f86:	2b02      	cmp	r3, #2
 8004f88:	d13d      	bne.n	8005006 <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d119      	bne.n	8004fc6 <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8004f92:	683b      	ldr	r3, [r7, #0]
 8004f94:	689b      	ldr	r3, [r3, #8]
 8004f96:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	68db      	ldr	r3, [r3, #12]
 8004f9c:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8004f9e:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 8004fa0:	683b      	ldr	r3, [r7, #0]
 8004fa2:	691b      	ldr	r3, [r3, #16]
 8004fa4:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 8004fa6:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 8004fa8:	683b      	ldr	r3, [r7, #0]
 8004faa:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8004fac:	4313      	orrs	r3, r2
 8004fae:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	685b      	ldr	r3, [r3, #4]
 8004fb8:	009b      	lsls	r3, r3, #2
 8004fba:	4413      	add	r3, r2
 8004fbc:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8004fbe:	68bb      	ldr	r3, [r7, #8]
 8004fc0:	693a      	ldr	r2, [r7, #16]
 8004fc2:	601a      	str	r2, [r3, #0]
 8004fc4:	e01d      	b.n	8005002 <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8004fc6:	683b      	ldr	r3, [r7, #0]
 8004fc8:	68db      	ldr	r3, [r3, #12]
 8004fca:	075a      	lsls	r2, r3, #29
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	691b      	ldr	r3, [r3, #16]
 8004fd0:	4313      	orrs	r3, r2
 8004fd2:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8004fd4:	683b      	ldr	r3, [r7, #0]
 8004fd6:	689b      	ldr	r3, [r3, #8]
 8004fd8:	079a      	lsls	r2, r3, #30
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	695b      	ldr	r3, [r3, #20]
 8004fde:	4313      	orrs	r3, r2
 8004fe0:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004fe6:	683b      	ldr	r3, [r7, #0]
 8004fe8:	685b      	ldr	r3, [r3, #4]
 8004fea:	00db      	lsls	r3, r3, #3
 8004fec:	4413      	add	r3, r2
 8004fee:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8004ff0:	68bb      	ldr	r3, [r7, #8]
 8004ff2:	693a      	ldr	r2, [r7, #16]
 8004ff4:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8004ff6:	68bb      	ldr	r3, [r7, #8]
 8004ff8:	3304      	adds	r3, #4
 8004ffa:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8004ffc:	68bb      	ldr	r3, [r7, #8]
 8004ffe:	68fa      	ldr	r2, [r7, #12]
 8005000:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8005002:	2300      	movs	r3, #0
 8005004:	e006      	b.n	8005014 <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800500a:	f043 0202 	orr.w	r2, r3, #2
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8005012:	2301      	movs	r3, #1
  }
}
 8005014:	4618      	mov	r0, r3
 8005016:	371c      	adds	r7, #28
 8005018:	46bd      	mov	sp, r7
 800501a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501e:	4770      	bx	lr

08005020 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8005020:	b480      	push	{r7}
 8005022:	b083      	sub	sp, #12
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800502e:	b2db      	uxtb	r3, r3
 8005030:	2b01      	cmp	r3, #1
 8005032:	d110      	bne.n	8005056 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2202      	movs	r2, #2
 8005038:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	699a      	ldr	r2, [r3, #24]
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f022 0201 	bic.w	r2, r2, #1
 800504a:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2200      	movs	r2, #0
 8005050:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 8005052:	2300      	movs	r3, #0
 8005054:	e006      	b.n	8005064 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800505a:	f043 0204 	orr.w	r2, r3, #4
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8005062:	2301      	movs	r3, #1
  }
}
 8005064:	4618      	mov	r0, r3
 8005066:	370c      	adds	r7, #12
 8005068:	46bd      	mov	sp, r7
 800506a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506e:	4770      	bx	lr

08005070 <HAL_FDCAN_Stop>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Stop(FDCAN_HandleTypeDef *hfdcan)
{
 8005070:	b480      	push	{r7}
 8005072:	b085      	sub	sp, #20
 8005074:	af00      	add	r7, sp, #0
 8005076:	6078      	str	r0, [r7, #4]
  uint32_t Counter = 0U;
 8005078:	2300      	movs	r3, #0
 800507a:	60fb      	str	r3, [r7, #12]

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005082:	b2db      	uxtb	r3, r3
 8005084:	2b02      	cmp	r3, #2
 8005086:	d156      	bne.n	8005136 <HAL_FDCAN_Stop+0xc6>
  {
    /* Request initialisation */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	699a      	ldr	r2, [r3, #24]
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f042 0201 	orr.w	r2, r2, #1
 8005096:	619a      	str	r2, [r3, #24]

    /* Wait until the INIT bit into CCCR register is set */
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8005098:	e011      	b.n	80050be <HAL_FDCAN_Stop+0x4e>
    {
      /* Check for the Timeout */
      if (Counter > FDCAN_TIMEOUT_VALUE)
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	2b0a      	cmp	r3, #10
 800509e:	d90b      	bls.n	80050b8 <HAL_FDCAN_Stop+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80050a4:	f043 0201 	orr.w	r2, r3, #1
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Change FDCAN state */
        hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2203      	movs	r2, #3
 80050b0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_ERROR;
 80050b4:	2301      	movs	r3, #1
 80050b6:	e045      	b.n	8005144 <HAL_FDCAN_Stop+0xd4>
      }

      /* Increment counter */
      Counter++;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	3301      	adds	r3, #1
 80050bc:	60fb      	str	r3, [r7, #12]
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	699b      	ldr	r3, [r3, #24]
 80050c4:	f003 0301 	and.w	r3, r3, #1
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d0e6      	beq.n	800509a <HAL_FDCAN_Stop+0x2a>
    }

    /* Reset counter */
    Counter = 0U;
 80050cc:	2300      	movs	r3, #0
 80050ce:	60fb      	str	r3, [r7, #12]

    /* Exit from Sleep mode */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	699a      	ldr	r2, [r3, #24]
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f022 0210 	bic.w	r2, r2, #16
 80050de:	619a      	str	r2, [r3, #24]

    /* Wait until FDCAN exits sleep mode */
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80050e0:	e011      	b.n	8005106 <HAL_FDCAN_Stop+0x96>
    {
      /* Check for the Timeout */
      if (Counter > FDCAN_TIMEOUT_VALUE)
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	2b0a      	cmp	r3, #10
 80050e6:	d90b      	bls.n	8005100 <HAL_FDCAN_Stop+0x90>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80050ec:	f043 0201 	orr.w	r2, r3, #1
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Change FDCAN state */
        hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2203      	movs	r2, #3
 80050f8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_ERROR;
 80050fc:	2301      	movs	r3, #1
 80050fe:	e021      	b.n	8005144 <HAL_FDCAN_Stop+0xd4>
      }

      /* Increment counter */
      Counter++;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	3301      	adds	r3, #1
 8005104:	60fb      	str	r3, [r7, #12]
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	699b      	ldr	r3, [r3, #24]
 800510c:	f003 0308 	and.w	r3, r3, #8
 8005110:	2b08      	cmp	r3, #8
 8005112:	d0e6      	beq.n	80050e2 <HAL_FDCAN_Stop+0x72>
    }

    /* Enable configuration change */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	699a      	ldr	r2, [r3, #24]
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f042 0202 	orr.w	r2, r2, #2
 8005122:	619a      	str	r2, [r3, #24]

    /* Reset Latest Tx FIFO/Queue Request Buffer Index */
    hfdcan->LatestTxFifoQRequest = 0U;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2200      	movs	r2, #0
 8005128:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_READY;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	2201      	movs	r2, #1
 800512e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Return function status */
    return HAL_OK;
 8005132:	2300      	movs	r3, #0
 8005134:	e006      	b.n	8005144 <HAL_FDCAN_Stop+0xd4>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800513a:	f043 0208 	orr.w	r2, r3, #8
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8005142:	2301      	movs	r3, #1
  }
}
 8005144:	4618      	mov	r0, r3
 8005146:	3714      	adds	r7, #20
 8005148:	46bd      	mov	sp, r7
 800514a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514e:	4770      	bx	lr

08005150 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8005150:	b480      	push	{r7}
 8005152:	b08b      	sub	sp, #44	@ 0x2c
 8005154:	af00      	add	r7, sp, #0
 8005156:	60f8      	str	r0, [r7, #12]
 8005158:	60b9      	str	r1, [r7, #8]
 800515a:	607a      	str	r2, [r7, #4]
 800515c:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 800515e:	2300      	movs	r3, #0
 8005160:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005168:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 800516a:	7efb      	ldrb	r3, [r7, #27]
 800516c:	2b02      	cmp	r3, #2
 800516e:	f040 80e8 	bne.w	8005342 <HAL_FDCAN_GetRxMessage+0x1f2>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8005172:	68bb      	ldr	r3, [r7, #8]
 8005174:	2b40      	cmp	r3, #64	@ 0x40
 8005176:	d137      	bne.n	80051e8 <HAL_FDCAN_GetRxMessage+0x98>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005180:	f003 030f 	and.w	r3, r3, #15
 8005184:	2b00      	cmp	r3, #0
 8005186:	d107      	bne.n	8005198 <HAL_FDCAN_GetRxMessage+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800518c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8005194:	2301      	movs	r3, #1
 8005196:	e0db      	b.n	8005350 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051a0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80051a4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80051a8:	d10a      	bne.n	80051c0 <HAL_FDCAN_GetRxMessage+0x70>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80051b2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80051b6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80051ba:	d101      	bne.n	80051c0 <HAL_FDCAN_GetRxMessage+0x70>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80051bc:	2301      	movs	r3, #1
 80051be:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051c8:	0a1b      	lsrs	r3, r3, #8
 80051ca:	f003 0303 	and.w	r3, r3, #3
 80051ce:	69fa      	ldr	r2, [r7, #28]
 80051d0:	4413      	add	r3, r2
 80051d2:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 80051d8:	69fa      	ldr	r2, [r7, #28]
 80051da:	4613      	mov	r3, r2
 80051dc:	00db      	lsls	r3, r3, #3
 80051de:	4413      	add	r3, r2
 80051e0:	00db      	lsls	r3, r3, #3
 80051e2:	440b      	add	r3, r1
 80051e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80051e6:	e036      	b.n	8005256 <HAL_FDCAN_GetRxMessage+0x106>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80051f0:	f003 030f 	and.w	r3, r3, #15
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d107      	bne.n	8005208 <HAL_FDCAN_GetRxMessage+0xb8>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80051fc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8005204:	2301      	movs	r3, #1
 8005206:	e0a3      	b.n	8005350 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005210:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005214:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005218:	d10a      	bne.n	8005230 <HAL_FDCAN_GetRxMessage+0xe0>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005222:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005226:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800522a:	d101      	bne.n	8005230 <HAL_FDCAN_GetRxMessage+0xe0>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 800522c:	2301      	movs	r3, #1
 800522e:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005238:	0a1b      	lsrs	r3, r3, #8
 800523a:	f003 0303 	and.w	r3, r3, #3
 800523e:	69fa      	ldr	r2, [r7, #28]
 8005240:	4413      	add	r3, r2
 8005242:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8005248:	69fa      	ldr	r2, [r7, #28]
 800524a:	4613      	mov	r3, r2
 800524c:	00db      	lsls	r3, r3, #3
 800524e:	4413      	add	r3, r2
 8005250:	00db      	lsls	r3, r3, #3
 8005252:	440b      	add	r3, r1
 8005254:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8005256:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	685b      	ldr	r3, [r3, #4]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d107      	bne.n	800527a <HAL_FDCAN_GetRxMessage+0x12a>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 800526a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	0c9b      	lsrs	r3, r3, #18
 8005270:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	601a      	str	r2, [r3, #0]
 8005278:	e005      	b.n	8005286 <HAL_FDCAN_GetRxMessage+0x136>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 800527a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8005286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8005292:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 800529e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052a0:	3304      	adds	r3, #4
 80052a2:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 80052a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	b29a      	uxth	r2, r3
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 80052ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	0c1b      	lsrs	r3, r3, #16
 80052b4:	f003 020f 	and.w	r2, r3, #15
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 80052bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 80052c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 80052d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	0e1b      	lsrs	r3, r3, #24
 80052da:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 80052e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	0fda      	lsrs	r2, r3, #31
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 80052ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052ee:	3304      	adds	r3, #4
 80052f0:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 80052f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052f4:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80052f6:	2300      	movs	r3, #0
 80052f8:	623b      	str	r3, [r7, #32]
 80052fa:	e00a      	b.n	8005312 <HAL_FDCAN_GetRxMessage+0x1c2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 80052fc:	697a      	ldr	r2, [r7, #20]
 80052fe:	6a3b      	ldr	r3, [r7, #32]
 8005300:	441a      	add	r2, r3
 8005302:	6839      	ldr	r1, [r7, #0]
 8005304:	6a3b      	ldr	r3, [r7, #32]
 8005306:	440b      	add	r3, r1
 8005308:	7812      	ldrb	r2, [r2, #0]
 800530a:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 800530c:	6a3b      	ldr	r3, [r7, #32]
 800530e:	3301      	adds	r3, #1
 8005310:	623b      	str	r3, [r7, #32]
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	68db      	ldr	r3, [r3, #12]
 8005316:	4a11      	ldr	r2, [pc, #68]	@ (800535c <HAL_FDCAN_GetRxMessage+0x20c>)
 8005318:	5cd3      	ldrb	r3, [r2, r3]
 800531a:	461a      	mov	r2, r3
 800531c:	6a3b      	ldr	r3, [r7, #32]
 800531e:	4293      	cmp	r3, r2
 8005320:	d3ec      	bcc.n	80052fc <HAL_FDCAN_GetRxMessage+0x1ac>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8005322:	68bb      	ldr	r3, [r7, #8]
 8005324:	2b40      	cmp	r3, #64	@ 0x40
 8005326:	d105      	bne.n	8005334 <HAL_FDCAN_GetRxMessage+0x1e4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	69fa      	ldr	r2, [r7, #28]
 800532e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 8005332:	e004      	b.n	800533e <HAL_FDCAN_GetRxMessage+0x1ee>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	69fa      	ldr	r2, [r7, #28]
 800533a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }

    /* Return function status */
    return HAL_OK;
 800533e:	2300      	movs	r3, #0
 8005340:	e006      	b.n	8005350 <HAL_FDCAN_GetRxMessage+0x200>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005346:	f043 0208 	orr.w	r2, r3, #8
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800534e:	2301      	movs	r3, #1
  }
}
 8005350:	4618      	mov	r0, r3
 8005352:	372c      	adds	r7, #44	@ 0x2c
 8005354:	46bd      	mov	sp, r7
 8005356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535a:	4770      	bx	lr
 800535c:	0800fc34 	.word	0x0800fc34

08005360 <HAL_FDCAN_GetErrorCounters>:
  * @param  ErrorCounters pointer to an FDCAN_ErrorCountersTypeDef structure.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetErrorCounters(const FDCAN_HandleTypeDef *hfdcan,
                                             FDCAN_ErrorCountersTypeDef *ErrorCounters)
{
 8005360:	b480      	push	{r7}
 8005362:	b085      	sub	sp, #20
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]
 8005368:	6039      	str	r1, [r7, #0]
  uint32_t CountersReg;

  /* Read the error counters register */
  CountersReg = READ_REG(hfdcan->Instance->ECR);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005370:	60fb      	str	r3, [r7, #12]

  /* Fill the error counters structure */
  ErrorCounters->TxErrorCnt = ((CountersReg & FDCAN_ECR_TEC) >> FDCAN_ECR_TEC_Pos);
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	b2da      	uxtb	r2, r3
 8005376:	683b      	ldr	r3, [r7, #0]
 8005378:	601a      	str	r2, [r3, #0]
  ErrorCounters->RxErrorCnt = ((CountersReg & FDCAN_ECR_REC) >> FDCAN_ECR_REC_Pos);
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	0a1b      	lsrs	r3, r3, #8
 800537e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005382:	683b      	ldr	r3, [r7, #0]
 8005384:	605a      	str	r2, [r3, #4]
  ErrorCounters->RxErrorPassive = ((CountersReg & FDCAN_ECR_RP) >> FDCAN_ECR_RP_Pos);
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	0bdb      	lsrs	r3, r3, #15
 800538a:	f003 0201 	and.w	r2, r3, #1
 800538e:	683b      	ldr	r3, [r7, #0]
 8005390:	609a      	str	r2, [r3, #8]
  ErrorCounters->ErrorLogging = ((CountersReg & FDCAN_ECR_CEL) >> FDCAN_ECR_CEL_Pos);
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	0c1b      	lsrs	r3, r3, #16
 8005396:	b2da      	uxtb	r2, r3
 8005398:	683b      	ldr	r3, [r7, #0]
 800539a:	60da      	str	r2, [r3, #12]

  /* Return function status */
  return HAL_OK;
 800539c:	2300      	movs	r3, #0
}
 800539e:	4618      	mov	r0, r3
 80053a0:	3714      	adds	r7, #20
 80053a2:	46bd      	mov	sp, r7
 80053a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a8:	4770      	bx	lr

080053aa <HAL_FDCAN_ConfigInterruptLines>:
  * @param  InterruptLine Interrupt line.
  *         This parameter can be a value of @arg FDCAN_Interrupt_Line.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigInterruptLines(FDCAN_HandleTypeDef *hfdcan, uint32_t ITList, uint32_t InterruptLine)
{
 80053aa:	b480      	push	{r7}
 80053ac:	b087      	sub	sp, #28
 80053ae:	af00      	add	r7, sp, #0
 80053b0:	60f8      	str	r0, [r7, #12]
 80053b2:	60b9      	str	r1, [r7, #8]
 80053b4:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80053bc:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT_GROUP(ITList));
  assert_param(IS_FDCAN_IT_LINE(InterruptLine));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80053be:	7dfb      	ldrb	r3, [r7, #23]
 80053c0:	2b01      	cmp	r3, #1
 80053c2:	d002      	beq.n	80053ca <HAL_FDCAN_ConfigInterruptLines+0x20>
 80053c4:	7dfb      	ldrb	r3, [r7, #23]
 80053c6:	2b02      	cmp	r3, #2
 80053c8:	d116      	bne.n	80053f8 <HAL_FDCAN_ConfigInterruptLines+0x4e>
  {
    /* Assign list of interrupts to the selected line */
    if (InterruptLine == FDCAN_INTERRUPT_LINE0)
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	2b01      	cmp	r3, #1
 80053ce:	d109      	bne.n	80053e4 <HAL_FDCAN_ConfigInterruptLines+0x3a>
    {
      CLEAR_BIT(hfdcan->Instance->ILS, ITList);
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 80053d6:	68bb      	ldr	r3, [r7, #8]
 80053d8:	43da      	mvns	r2, r3
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	400a      	ands	r2, r1
 80053e0:	659a      	str	r2, [r3, #88]	@ 0x58
 80053e2:	e007      	b.n	80053f4 <HAL_FDCAN_ConfigInterruptLines+0x4a>
    }
    else /* InterruptLine == FDCAN_INTERRUPT_LINE1 */
    {
      SET_BIT(hfdcan->Instance->ILS, ITList);
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	68ba      	ldr	r2, [r7, #8]
 80053f0:	430a      	orrs	r2, r1
 80053f2:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 80053f4:	2300      	movs	r3, #0
 80053f6:	e006      	b.n	8005406 <HAL_FDCAN_ConfigInterruptLines+0x5c>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80053fc:	f043 0202 	orr.w	r2, r3, #2
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8005404:	2301      	movs	r3, #1
  }
}
 8005406:	4618      	mov	r0, r3
 8005408:	371c      	adds	r7, #28
 800540a:	46bd      	mov	sp, r7
 800540c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005410:	4770      	bx	lr

08005412 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8005412:	b480      	push	{r7}
 8005414:	b087      	sub	sp, #28
 8005416:	af00      	add	r7, sp, #0
 8005418:	60f8      	str	r0, [r7, #12]
 800541a:	60b9      	str	r1, [r7, #8]
 800541c:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005424:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8005426:	7dfb      	ldrb	r3, [r7, #23]
 8005428:	2b01      	cmp	r3, #1
 800542a:	d003      	beq.n	8005434 <HAL_FDCAN_ActivateNotification+0x22>
 800542c:	7dfb      	ldrb	r3, [r7, #23]
 800542e:	2b02      	cmp	r3, #2
 8005430:	f040 80c8 	bne.w	80055c4 <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800543a:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 800543c:	68bb      	ldr	r3, [r7, #8]
 800543e:	f003 0307 	and.w	r3, r3, #7
 8005442:	2b00      	cmp	r3, #0
 8005444:	d004      	beq.n	8005450 <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8005446:	693b      	ldr	r3, [r7, #16]
 8005448:	f003 0301 	and.w	r3, r3, #1
 800544c:	2b00      	cmp	r3, #0
 800544e:	d03b      	beq.n	80054c8 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8005450:	68bb      	ldr	r3, [r7, #8]
 8005452:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8005456:	2b00      	cmp	r3, #0
 8005458:	d004      	beq.n	8005464 <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 800545a:	693b      	ldr	r3, [r7, #16]
 800545c:	f003 0302 	and.w	r3, r3, #2
 8005460:	2b00      	cmp	r3, #0
 8005462:	d031      	beq.n	80054c8 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8005464:	68bb      	ldr	r3, [r7, #8]
 8005466:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 800546a:	2b00      	cmp	r3, #0
 800546c:	d004      	beq.n	8005478 <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 800546e:	693b      	ldr	r3, [r7, #16]
 8005470:	f003 0304 	and.w	r3, r3, #4
 8005474:	2b00      	cmp	r3, #0
 8005476:	d027      	beq.n	80054c8 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8005478:	68bb      	ldr	r3, [r7, #8]
 800547a:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 800547e:	2b00      	cmp	r3, #0
 8005480:	d004      	beq.n	800548c <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8005482:	693b      	ldr	r3, [r7, #16]
 8005484:	f003 0308 	and.w	r3, r3, #8
 8005488:	2b00      	cmp	r3, #0
 800548a:	d01d      	beq.n	80054c8 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 800548c:	68bb      	ldr	r3, [r7, #8]
 800548e:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8005492:	2b00      	cmp	r3, #0
 8005494:	d004      	beq.n	80054a0 <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8005496:	693b      	ldr	r3, [r7, #16]
 8005498:	f003 0310 	and.w	r3, r3, #16
 800549c:	2b00      	cmp	r3, #0
 800549e:	d013      	beq.n	80054c8 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 80054a0:	68bb      	ldr	r3, [r7, #8]
 80054a2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d004      	beq.n	80054b4 <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 80054aa:	693b      	ldr	r3, [r7, #16]
 80054ac:	f003 0320 	and.w	r3, r3, #32
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d009      	beq.n	80054c8 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 80054b4:	68bb      	ldr	r3, [r7, #8]
 80054b6:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d00c      	beq.n	80054d8 <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 80054be:	693b      	ldr	r3, [r7, #16]
 80054c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d107      	bne.n	80054d8 <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f042 0201 	orr.w	r2, r2, #1
 80054d6:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 80054d8:	68bb      	ldr	r3, [r7, #8]
 80054da:	f003 0307 	and.w	r3, r3, #7
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d004      	beq.n	80054ec <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 80054e2:	693b      	ldr	r3, [r7, #16]
 80054e4:	f003 0301 	and.w	r3, r3, #1
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d13b      	bne.n	8005564 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 80054ec:	68bb      	ldr	r3, [r7, #8]
 80054ee:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d004      	beq.n	8005500 <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 80054f6:	693b      	ldr	r3, [r7, #16]
 80054f8:	f003 0302 	and.w	r3, r3, #2
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d131      	bne.n	8005564 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8005500:	68bb      	ldr	r3, [r7, #8]
 8005502:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8005506:	2b00      	cmp	r3, #0
 8005508:	d004      	beq.n	8005514 <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 800550a:	693b      	ldr	r3, [r7, #16]
 800550c:	f003 0304 	and.w	r3, r3, #4
 8005510:	2b00      	cmp	r3, #0
 8005512:	d127      	bne.n	8005564 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8005514:	68bb      	ldr	r3, [r7, #8]
 8005516:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 800551a:	2b00      	cmp	r3, #0
 800551c:	d004      	beq.n	8005528 <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 800551e:	693b      	ldr	r3, [r7, #16]
 8005520:	f003 0308 	and.w	r3, r3, #8
 8005524:	2b00      	cmp	r3, #0
 8005526:	d11d      	bne.n	8005564 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8005528:	68bb      	ldr	r3, [r7, #8]
 800552a:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 800552e:	2b00      	cmp	r3, #0
 8005530:	d004      	beq.n	800553c <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8005532:	693b      	ldr	r3, [r7, #16]
 8005534:	f003 0310 	and.w	r3, r3, #16
 8005538:	2b00      	cmp	r3, #0
 800553a:	d113      	bne.n	8005564 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 800553c:	68bb      	ldr	r3, [r7, #8]
 800553e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8005542:	2b00      	cmp	r3, #0
 8005544:	d004      	beq.n	8005550 <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8005546:	693b      	ldr	r3, [r7, #16]
 8005548:	f003 0320 	and.w	r3, r3, #32
 800554c:	2b00      	cmp	r3, #0
 800554e:	d109      	bne.n	8005564 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8005550:	68bb      	ldr	r3, [r7, #8]
 8005552:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8005556:	2b00      	cmp	r3, #0
 8005558:	d00c      	beq.n	8005574 <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 800555a:	693b      	ldr	r3, [r7, #16]
 800555c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005560:	2b00      	cmp	r3, #0
 8005562:	d007      	beq.n	8005574 <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f042 0202 	orr.w	r2, r2, #2
 8005572:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8005574:	68bb      	ldr	r3, [r7, #8]
 8005576:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800557a:	2b00      	cmp	r3, #0
 800557c:	d009      	beq.n	8005592 <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f8d3 10dc 	ldr.w	r1, [r3, #220]	@ 0xdc
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	687a      	ldr	r2, [r7, #4]
 800558c:	430a      	orrs	r2, r1
 800558e:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8005592:	68bb      	ldr	r3, [r7, #8]
 8005594:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005598:	2b00      	cmp	r3, #0
 800559a:	d009      	beq.n	80055b0 <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	687a      	ldr	r2, [r7, #4]
 80055aa:	430a      	orrs	r2, r1
 80055ac:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	68ba      	ldr	r2, [r7, #8]
 80055bc:	430a      	orrs	r2, r1
 80055be:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Return function status */
    return HAL_OK;
 80055c0:	2300      	movs	r3, #0
 80055c2:	e006      	b.n	80055d2 <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80055c8:	f043 0202 	orr.w	r2, r3, #2
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80055d0:	2301      	movs	r3, #1
  }
}
 80055d2:	4618      	mov	r0, r3
 80055d4:	371c      	adds	r7, #28
 80055d6:	46bd      	mov	sp, r7
 80055d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055dc:	4770      	bx	lr

080055de <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 80055de:	b580      	push	{r7, lr}
 80055e0:	b08c      	sub	sp, #48	@ 0x30
 80055e2:	af00      	add	r7, sp, #0
 80055e4:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80055ec:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 80055f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055f8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80055fa:	4013      	ands	r3, r2
 80055fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005604:	f003 0307 	and.w	r3, r3, #7
 8005608:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005610:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005612:	4013      	ands	r3, r2
 8005614:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800561c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005620:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005628:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800562a:	4013      	ands	r3, r2
 800562c:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005634:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 8005638:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005640:	6a3a      	ldr	r2, [r7, #32]
 8005642:	4013      	ands	r3, r2
 8005644:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800564c:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8005650:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005658:	69fa      	ldr	r2, [r7, #28]
 800565a:	4013      	ands	r3, r2
 800565c:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005664:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800566c:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 800566e:	697b      	ldr	r3, [r7, #20]
 8005670:	099b      	lsrs	r3, r3, #6
 8005672:	f003 0301 	and.w	r3, r3, #1
 8005676:	2b00      	cmp	r3, #0
 8005678:	d00c      	beq.n	8005694 <HAL_FDCAN_IRQHandler+0xb6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 800567a:	69bb      	ldr	r3, [r7, #24]
 800567c:	099b      	lsrs	r3, r3, #6
 800567e:	f003 0301 	and.w	r3, r3, #1
 8005682:	2b00      	cmp	r3, #0
 8005684:	d006      	beq.n	8005694 <HAL_FDCAN_IRQHandler+0xb6>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	2240      	movs	r2, #64	@ 0x40
 800568c:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 800568e:	6878      	ldr	r0, [r7, #4]
 8005690:	f000 f922 	bl	80058d8 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8005694:	697b      	ldr	r3, [r7, #20]
 8005696:	0a1b      	lsrs	r3, r3, #8
 8005698:	f003 0301 	and.w	r3, r3, #1
 800569c:	2b00      	cmp	r3, #0
 800569e:	d01a      	beq.n	80056d6 <HAL_FDCAN_IRQHandler+0xf8>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 80056a0:	69bb      	ldr	r3, [r7, #24]
 80056a2:	0a1b      	lsrs	r3, r3, #8
 80056a4:	f003 0301 	and.w	r3, r3, #1
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d014      	beq.n	80056d6 <HAL_FDCAN_IRQHandler+0xf8>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80056b4:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80056be:	693a      	ldr	r2, [r7, #16]
 80056c0:	4013      	ands	r3, r2
 80056c2:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80056cc:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 80056ce:	6939      	ldr	r1, [r7, #16]
 80056d0:	6878      	ldr	r0, [r7, #4]
 80056d2:	f000 f8e2 	bl	800589a <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 80056d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d007      	beq.n	80056ec <HAL_FDCAN_IRQHandler+0x10e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80056e2:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 80056e4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80056e6:	6878      	ldr	r0, [r7, #4]
 80056e8:	f000 f8ac 	bl	8005844 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 80056ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d007      	beq.n	8005702 <HAL_FDCAN_IRQHandler+0x124>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80056f8:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 80056fa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80056fc:	6878      	ldr	r0, [r7, #4]
 80056fe:	f7fb f99f 	bl	8000a40 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8005702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005704:	2b00      	cmp	r3, #0
 8005706:	d007      	beq.n	8005718 <HAL_FDCAN_IRQHandler+0x13a>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800570e:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8005710:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005712:	6878      	ldr	r0, [r7, #4]
 8005714:	f000 f8a1 	bl	800585a <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8005718:	697b      	ldr	r3, [r7, #20]
 800571a:	0a5b      	lsrs	r3, r3, #9
 800571c:	f003 0301 	and.w	r3, r3, #1
 8005720:	2b00      	cmp	r3, #0
 8005722:	d00d      	beq.n	8005740 <HAL_FDCAN_IRQHandler+0x162>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8005724:	69bb      	ldr	r3, [r7, #24]
 8005726:	0a5b      	lsrs	r3, r3, #9
 8005728:	f003 0301 	and.w	r3, r3, #1
 800572c:	2b00      	cmp	r3, #0
 800572e:	d007      	beq.n	8005740 <HAL_FDCAN_IRQHandler+0x162>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005738:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 800573a:	6878      	ldr	r0, [r7, #4]
 800573c:	f000 f898 	bl	8005870 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8005740:	697b      	ldr	r3, [r7, #20]
 8005742:	09db      	lsrs	r3, r3, #7
 8005744:	f003 0301 	and.w	r3, r3, #1
 8005748:	2b00      	cmp	r3, #0
 800574a:	d019      	beq.n	8005780 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 800574c:	69bb      	ldr	r3, [r7, #24]
 800574e:	09db      	lsrs	r3, r3, #7
 8005750:	f003 0301 	and.w	r3, r3, #1
 8005754:	2b00      	cmp	r3, #0
 8005756:	d013      	beq.n	8005780 <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8005760:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800576a:	68fa      	ldr	r2, [r7, #12]
 800576c:	4013      	ands	r3, r2
 800576e:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	2280      	movs	r2, #128	@ 0x80
 8005776:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8005778:	68f9      	ldr	r1, [r7, #12]
 800577a:	6878      	ldr	r0, [r7, #4]
 800577c:	f000 f882 	bl	8005884 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8005780:	697b      	ldr	r3, [r7, #20]
 8005782:	0b5b      	lsrs	r3, r3, #13
 8005784:	f003 0301 	and.w	r3, r3, #1
 8005788:	2b00      	cmp	r3, #0
 800578a:	d00d      	beq.n	80057a8 <HAL_FDCAN_IRQHandler+0x1ca>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 800578c:	69bb      	ldr	r3, [r7, #24]
 800578e:	0b5b      	lsrs	r3, r3, #13
 8005790:	f003 0301 	and.w	r3, r3, #1
 8005794:	2b00      	cmp	r3, #0
 8005796:	d007      	beq.n	80057a8 <HAL_FDCAN_IRQHandler+0x1ca>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80057a0:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 80057a2:	6878      	ldr	r0, [r7, #4]
 80057a4:	f000 f884 	bl	80058b0 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 80057a8:	697b      	ldr	r3, [r7, #20]
 80057aa:	0bdb      	lsrs	r3, r3, #15
 80057ac:	f003 0301 	and.w	r3, r3, #1
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d00d      	beq.n	80057d0 <HAL_FDCAN_IRQHandler+0x1f2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 80057b4:	69bb      	ldr	r3, [r7, #24]
 80057b6:	0bdb      	lsrs	r3, r3, #15
 80057b8:	f003 0301 	and.w	r3, r3, #1
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d007      	beq.n	80057d0 <HAL_FDCAN_IRQHandler+0x1f2>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80057c8:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 80057ca:	6878      	ldr	r0, [r7, #4]
 80057cc:	f000 f87a 	bl	80058c4 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 80057d0:	697b      	ldr	r3, [r7, #20]
 80057d2:	0b9b      	lsrs	r3, r3, #14
 80057d4:	f003 0301 	and.w	r3, r3, #1
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d010      	beq.n	80057fe <HAL_FDCAN_IRQHandler+0x220>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 80057dc:	69bb      	ldr	r3, [r7, #24]
 80057de:	0b9b      	lsrs	r3, r3, #14
 80057e0:	f003 0301 	and.w	r3, r3, #1
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d00a      	beq.n	80057fe <HAL_FDCAN_IRQHandler+0x220>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80057f0:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80057f6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 80057fe:	69fb      	ldr	r3, [r7, #28]
 8005800:	2b00      	cmp	r3, #0
 8005802:	d007      	beq.n	8005814 <HAL_FDCAN_IRQHandler+0x236>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	69fa      	ldr	r2, [r7, #28]
 800580a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 800580c:	69f9      	ldr	r1, [r7, #28]
 800580e:	6878      	ldr	r0, [r7, #4]
 8005810:	f7fb f952 	bl	8000ab8 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8005814:	6a3b      	ldr	r3, [r7, #32]
 8005816:	2b00      	cmp	r3, #0
 8005818:	d009      	beq.n	800582e <HAL_FDCAN_IRQHandler+0x250>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	6a3a      	ldr	r2, [r7, #32]
 8005820:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005826:	6a3b      	ldr	r3, [r7, #32]
 8005828:	431a      	orrs	r2, r3
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005832:	2b00      	cmp	r3, #0
 8005834:	d002      	beq.n	800583c <HAL_FDCAN_IRQHandler+0x25e>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8005836:	6878      	ldr	r0, [r7, #4]
 8005838:	f7fb f94e 	bl	8000ad8 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 800583c:	bf00      	nop
 800583e:	3730      	adds	r7, #48	@ 0x30
 8005840:	46bd      	mov	sp, r7
 8005842:	bd80      	pop	{r7, pc}

08005844 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8005844:	b480      	push	{r7}
 8005846:	b083      	sub	sp, #12
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
 800584c:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 800584e:	bf00      	nop
 8005850:	370c      	adds	r7, #12
 8005852:	46bd      	mov	sp, r7
 8005854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005858:	4770      	bx	lr

0800585a <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 800585a:	b480      	push	{r7}
 800585c:	b083      	sub	sp, #12
 800585e:	af00      	add	r7, sp, #0
 8005860:	6078      	str	r0, [r7, #4]
 8005862:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8005864:	bf00      	nop
 8005866:	370c      	adds	r7, #12
 8005868:	46bd      	mov	sp, r7
 800586a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586e:	4770      	bx	lr

08005870 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005870:	b480      	push	{r7}
 8005872:	b083      	sub	sp, #12
 8005874:	af00      	add	r7, sp, #0
 8005876:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8005878:	bf00      	nop
 800587a:	370c      	adds	r7, #12
 800587c:	46bd      	mov	sp, r7
 800587e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005882:	4770      	bx	lr

08005884 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8005884:	b480      	push	{r7}
 8005886:	b083      	sub	sp, #12
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
 800588c:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 800588e:	bf00      	nop
 8005890:	370c      	adds	r7, #12
 8005892:	46bd      	mov	sp, r7
 8005894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005898:	4770      	bx	lr

0800589a <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800589a:	b480      	push	{r7}
 800589c:	b083      	sub	sp, #12
 800589e:	af00      	add	r7, sp, #0
 80058a0:	6078      	str	r0, [r7, #4]
 80058a2:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 80058a4:	bf00      	nop
 80058a6:	370c      	adds	r7, #12
 80058a8:	46bd      	mov	sp, r7
 80058aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ae:	4770      	bx	lr

080058b0 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80058b0:	b480      	push	{r7}
 80058b2:	b083      	sub	sp, #12
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 80058b8:	bf00      	nop
 80058ba:	370c      	adds	r7, #12
 80058bc:	46bd      	mov	sp, r7
 80058be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c2:	4770      	bx	lr

080058c4 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80058c4:	b480      	push	{r7}
 80058c6:	b083      	sub	sp, #12
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 80058cc:	bf00      	nop
 80058ce:	370c      	adds	r7, #12
 80058d0:	46bd      	mov	sp, r7
 80058d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d6:	4770      	bx	lr

080058d8 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80058d8:	b480      	push	{r7}
 80058da:	b083      	sub	sp, #12
 80058dc:	af00      	add	r7, sp, #0
 80058de:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 80058e0:	bf00      	nop
 80058e2:	370c      	adds	r7, #12
 80058e4:	46bd      	mov	sp, r7
 80058e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ea:	4770      	bx	lr

080058ec <HAL_FDCAN_GetError>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval FDCAN Error Code
  */
uint32_t HAL_FDCAN_GetError(const FDCAN_HandleTypeDef *hfdcan)
{
 80058ec:	b480      	push	{r7}
 80058ee:	b083      	sub	sp, #12
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]
  /* Return FDCAN error code */
  return hfdcan->ErrorCode;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
}
 80058f8:	4618      	mov	r0, r3
 80058fa:	370c      	adds	r7, #12
 80058fc:	46bd      	mov	sp, r7
 80058fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005902:	4770      	bx	lr

08005904 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8005904:	b480      	push	{r7}
 8005906:	b085      	sub	sp, #20
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 800590c:	4b27      	ldr	r3, [pc, #156]	@ (80059ac <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 800590e:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	68ba      	ldr	r2, [r7, #8]
 8005914:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800591e:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005926:	041a      	lsls	r2, r3, #16
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	430a      	orrs	r2, r1
 800592e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8005932:	68bb      	ldr	r3, [r7, #8]
 8005934:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005944:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800594c:	061a      	lsls	r2, r3, #24
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	430a      	orrs	r2, r1
 8005954:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8005958:	68bb      	ldr	r3, [r7, #8]
 800595a:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8005962:	68bb      	ldr	r3, [r7, #8]
 8005964:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 800596c:	68bb      	ldr	r3, [r7, #8]
 800596e:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8005976:	68bb      	ldr	r3, [r7, #8]
 8005978:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8005980:	68bb      	ldr	r3, [r7, #8]
 8005982:	60fb      	str	r3, [r7, #12]
 8005984:	e005      	b.n	8005992 <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	2200      	movs	r2, #0
 800598a:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	3304      	adds	r3, #4
 8005990:	60fb      	str	r3, [r7, #12]
 8005992:	68bb      	ldr	r3, [r7, #8]
 8005994:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8005998:	68fa      	ldr	r2, [r7, #12]
 800599a:	429a      	cmp	r2, r3
 800599c:	d3f3      	bcc.n	8005986 <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 800599e:	bf00      	nop
 80059a0:	bf00      	nop
 80059a2:	3714      	adds	r7, #20
 80059a4:	46bd      	mov	sp, r7
 80059a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059aa:	4770      	bx	lr
 80059ac:	4000a400 	.word	0x4000a400

080059b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80059b0:	b480      	push	{r7}
 80059b2:	b087      	sub	sp, #28
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	6078      	str	r0, [r7, #4]
 80059b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80059ba:	2300      	movs	r3, #0
 80059bc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80059be:	e15a      	b.n	8005c76 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80059c0:	683b      	ldr	r3, [r7, #0]
 80059c2:	681a      	ldr	r2, [r3, #0]
 80059c4:	2101      	movs	r1, #1
 80059c6:	697b      	ldr	r3, [r7, #20]
 80059c8:	fa01 f303 	lsl.w	r3, r1, r3
 80059cc:	4013      	ands	r3, r2
 80059ce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	f000 814c 	beq.w	8005c70 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80059d8:	683b      	ldr	r3, [r7, #0]
 80059da:	685b      	ldr	r3, [r3, #4]
 80059dc:	f003 0303 	and.w	r3, r3, #3
 80059e0:	2b01      	cmp	r3, #1
 80059e2:	d005      	beq.n	80059f0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80059e4:	683b      	ldr	r3, [r7, #0]
 80059e6:	685b      	ldr	r3, [r3, #4]
 80059e8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80059ec:	2b02      	cmp	r3, #2
 80059ee:	d130      	bne.n	8005a52 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	689b      	ldr	r3, [r3, #8]
 80059f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80059f6:	697b      	ldr	r3, [r7, #20]
 80059f8:	005b      	lsls	r3, r3, #1
 80059fa:	2203      	movs	r2, #3
 80059fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005a00:	43db      	mvns	r3, r3
 8005a02:	693a      	ldr	r2, [r7, #16]
 8005a04:	4013      	ands	r3, r2
 8005a06:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005a08:	683b      	ldr	r3, [r7, #0]
 8005a0a:	68da      	ldr	r2, [r3, #12]
 8005a0c:	697b      	ldr	r3, [r7, #20]
 8005a0e:	005b      	lsls	r3, r3, #1
 8005a10:	fa02 f303 	lsl.w	r3, r2, r3
 8005a14:	693a      	ldr	r2, [r7, #16]
 8005a16:	4313      	orrs	r3, r2
 8005a18:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	693a      	ldr	r2, [r7, #16]
 8005a1e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	685b      	ldr	r3, [r3, #4]
 8005a24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005a26:	2201      	movs	r2, #1
 8005a28:	697b      	ldr	r3, [r7, #20]
 8005a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8005a2e:	43db      	mvns	r3, r3
 8005a30:	693a      	ldr	r2, [r7, #16]
 8005a32:	4013      	ands	r3, r2
 8005a34:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	685b      	ldr	r3, [r3, #4]
 8005a3a:	091b      	lsrs	r3, r3, #4
 8005a3c:	f003 0201 	and.w	r2, r3, #1
 8005a40:	697b      	ldr	r3, [r7, #20]
 8005a42:	fa02 f303 	lsl.w	r3, r2, r3
 8005a46:	693a      	ldr	r2, [r7, #16]
 8005a48:	4313      	orrs	r3, r2
 8005a4a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	693a      	ldr	r2, [r7, #16]
 8005a50:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005a52:	683b      	ldr	r3, [r7, #0]
 8005a54:	685b      	ldr	r3, [r3, #4]
 8005a56:	f003 0303 	and.w	r3, r3, #3
 8005a5a:	2b03      	cmp	r3, #3
 8005a5c:	d017      	beq.n	8005a8e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	68db      	ldr	r3, [r3, #12]
 8005a62:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005a64:	697b      	ldr	r3, [r7, #20]
 8005a66:	005b      	lsls	r3, r3, #1
 8005a68:	2203      	movs	r2, #3
 8005a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8005a6e:	43db      	mvns	r3, r3
 8005a70:	693a      	ldr	r2, [r7, #16]
 8005a72:	4013      	ands	r3, r2
 8005a74:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005a76:	683b      	ldr	r3, [r7, #0]
 8005a78:	689a      	ldr	r2, [r3, #8]
 8005a7a:	697b      	ldr	r3, [r7, #20]
 8005a7c:	005b      	lsls	r3, r3, #1
 8005a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8005a82:	693a      	ldr	r2, [r7, #16]
 8005a84:	4313      	orrs	r3, r2
 8005a86:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	693a      	ldr	r2, [r7, #16]
 8005a8c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005a8e:	683b      	ldr	r3, [r7, #0]
 8005a90:	685b      	ldr	r3, [r3, #4]
 8005a92:	f003 0303 	and.w	r3, r3, #3
 8005a96:	2b02      	cmp	r3, #2
 8005a98:	d123      	bne.n	8005ae2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005a9a:	697b      	ldr	r3, [r7, #20]
 8005a9c:	08da      	lsrs	r2, r3, #3
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	3208      	adds	r2, #8
 8005aa2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005aa6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005aa8:	697b      	ldr	r3, [r7, #20]
 8005aaa:	f003 0307 	and.w	r3, r3, #7
 8005aae:	009b      	lsls	r3, r3, #2
 8005ab0:	220f      	movs	r2, #15
 8005ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ab6:	43db      	mvns	r3, r3
 8005ab8:	693a      	ldr	r2, [r7, #16]
 8005aba:	4013      	ands	r3, r2
 8005abc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	691a      	ldr	r2, [r3, #16]
 8005ac2:	697b      	ldr	r3, [r7, #20]
 8005ac4:	f003 0307 	and.w	r3, r3, #7
 8005ac8:	009b      	lsls	r3, r3, #2
 8005aca:	fa02 f303 	lsl.w	r3, r2, r3
 8005ace:	693a      	ldr	r2, [r7, #16]
 8005ad0:	4313      	orrs	r3, r2
 8005ad2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8005ad4:	697b      	ldr	r3, [r7, #20]
 8005ad6:	08da      	lsrs	r2, r3, #3
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	3208      	adds	r2, #8
 8005adc:	6939      	ldr	r1, [r7, #16]
 8005ade:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005ae8:	697b      	ldr	r3, [r7, #20]
 8005aea:	005b      	lsls	r3, r3, #1
 8005aec:	2203      	movs	r2, #3
 8005aee:	fa02 f303 	lsl.w	r3, r2, r3
 8005af2:	43db      	mvns	r3, r3
 8005af4:	693a      	ldr	r2, [r7, #16]
 8005af6:	4013      	ands	r3, r2
 8005af8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005afa:	683b      	ldr	r3, [r7, #0]
 8005afc:	685b      	ldr	r3, [r3, #4]
 8005afe:	f003 0203 	and.w	r2, r3, #3
 8005b02:	697b      	ldr	r3, [r7, #20]
 8005b04:	005b      	lsls	r3, r3, #1
 8005b06:	fa02 f303 	lsl.w	r3, r2, r3
 8005b0a:	693a      	ldr	r2, [r7, #16]
 8005b0c:	4313      	orrs	r3, r2
 8005b0e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	693a      	ldr	r2, [r7, #16]
 8005b14:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005b16:	683b      	ldr	r3, [r7, #0]
 8005b18:	685b      	ldr	r3, [r3, #4]
 8005b1a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	f000 80a6 	beq.w	8005c70 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005b24:	4b5b      	ldr	r3, [pc, #364]	@ (8005c94 <HAL_GPIO_Init+0x2e4>)
 8005b26:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005b28:	4a5a      	ldr	r2, [pc, #360]	@ (8005c94 <HAL_GPIO_Init+0x2e4>)
 8005b2a:	f043 0301 	orr.w	r3, r3, #1
 8005b2e:	6613      	str	r3, [r2, #96]	@ 0x60
 8005b30:	4b58      	ldr	r3, [pc, #352]	@ (8005c94 <HAL_GPIO_Init+0x2e4>)
 8005b32:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005b34:	f003 0301 	and.w	r3, r3, #1
 8005b38:	60bb      	str	r3, [r7, #8]
 8005b3a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005b3c:	4a56      	ldr	r2, [pc, #344]	@ (8005c98 <HAL_GPIO_Init+0x2e8>)
 8005b3e:	697b      	ldr	r3, [r7, #20]
 8005b40:	089b      	lsrs	r3, r3, #2
 8005b42:	3302      	adds	r3, #2
 8005b44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005b48:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005b4a:	697b      	ldr	r3, [r7, #20]
 8005b4c:	f003 0303 	and.w	r3, r3, #3
 8005b50:	009b      	lsls	r3, r3, #2
 8005b52:	220f      	movs	r2, #15
 8005b54:	fa02 f303 	lsl.w	r3, r2, r3
 8005b58:	43db      	mvns	r3, r3
 8005b5a:	693a      	ldr	r2, [r7, #16]
 8005b5c:	4013      	ands	r3, r2
 8005b5e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005b66:	d01f      	beq.n	8005ba8 <HAL_GPIO_Init+0x1f8>
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	4a4c      	ldr	r2, [pc, #304]	@ (8005c9c <HAL_GPIO_Init+0x2ec>)
 8005b6c:	4293      	cmp	r3, r2
 8005b6e:	d019      	beq.n	8005ba4 <HAL_GPIO_Init+0x1f4>
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	4a4b      	ldr	r2, [pc, #300]	@ (8005ca0 <HAL_GPIO_Init+0x2f0>)
 8005b74:	4293      	cmp	r3, r2
 8005b76:	d013      	beq.n	8005ba0 <HAL_GPIO_Init+0x1f0>
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	4a4a      	ldr	r2, [pc, #296]	@ (8005ca4 <HAL_GPIO_Init+0x2f4>)
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d00d      	beq.n	8005b9c <HAL_GPIO_Init+0x1ec>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	4a49      	ldr	r2, [pc, #292]	@ (8005ca8 <HAL_GPIO_Init+0x2f8>)
 8005b84:	4293      	cmp	r3, r2
 8005b86:	d007      	beq.n	8005b98 <HAL_GPIO_Init+0x1e8>
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	4a48      	ldr	r2, [pc, #288]	@ (8005cac <HAL_GPIO_Init+0x2fc>)
 8005b8c:	4293      	cmp	r3, r2
 8005b8e:	d101      	bne.n	8005b94 <HAL_GPIO_Init+0x1e4>
 8005b90:	2305      	movs	r3, #5
 8005b92:	e00a      	b.n	8005baa <HAL_GPIO_Init+0x1fa>
 8005b94:	2306      	movs	r3, #6
 8005b96:	e008      	b.n	8005baa <HAL_GPIO_Init+0x1fa>
 8005b98:	2304      	movs	r3, #4
 8005b9a:	e006      	b.n	8005baa <HAL_GPIO_Init+0x1fa>
 8005b9c:	2303      	movs	r3, #3
 8005b9e:	e004      	b.n	8005baa <HAL_GPIO_Init+0x1fa>
 8005ba0:	2302      	movs	r3, #2
 8005ba2:	e002      	b.n	8005baa <HAL_GPIO_Init+0x1fa>
 8005ba4:	2301      	movs	r3, #1
 8005ba6:	e000      	b.n	8005baa <HAL_GPIO_Init+0x1fa>
 8005ba8:	2300      	movs	r3, #0
 8005baa:	697a      	ldr	r2, [r7, #20]
 8005bac:	f002 0203 	and.w	r2, r2, #3
 8005bb0:	0092      	lsls	r2, r2, #2
 8005bb2:	4093      	lsls	r3, r2
 8005bb4:	693a      	ldr	r2, [r7, #16]
 8005bb6:	4313      	orrs	r3, r2
 8005bb8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005bba:	4937      	ldr	r1, [pc, #220]	@ (8005c98 <HAL_GPIO_Init+0x2e8>)
 8005bbc:	697b      	ldr	r3, [r7, #20]
 8005bbe:	089b      	lsrs	r3, r3, #2
 8005bc0:	3302      	adds	r3, #2
 8005bc2:	693a      	ldr	r2, [r7, #16]
 8005bc4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005bc8:	4b39      	ldr	r3, [pc, #228]	@ (8005cb0 <HAL_GPIO_Init+0x300>)
 8005bca:	689b      	ldr	r3, [r3, #8]
 8005bcc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	43db      	mvns	r3, r3
 8005bd2:	693a      	ldr	r2, [r7, #16]
 8005bd4:	4013      	ands	r3, r2
 8005bd6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005bd8:	683b      	ldr	r3, [r7, #0]
 8005bda:	685b      	ldr	r3, [r3, #4]
 8005bdc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d003      	beq.n	8005bec <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8005be4:	693a      	ldr	r2, [r7, #16]
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	4313      	orrs	r3, r2
 8005bea:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005bec:	4a30      	ldr	r2, [pc, #192]	@ (8005cb0 <HAL_GPIO_Init+0x300>)
 8005bee:	693b      	ldr	r3, [r7, #16]
 8005bf0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005bf2:	4b2f      	ldr	r3, [pc, #188]	@ (8005cb0 <HAL_GPIO_Init+0x300>)
 8005bf4:	68db      	ldr	r3, [r3, #12]
 8005bf6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	43db      	mvns	r3, r3
 8005bfc:	693a      	ldr	r2, [r7, #16]
 8005bfe:	4013      	ands	r3, r2
 8005c00:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005c02:	683b      	ldr	r3, [r7, #0]
 8005c04:	685b      	ldr	r3, [r3, #4]
 8005c06:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d003      	beq.n	8005c16 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8005c0e:	693a      	ldr	r2, [r7, #16]
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	4313      	orrs	r3, r2
 8005c14:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005c16:	4a26      	ldr	r2, [pc, #152]	@ (8005cb0 <HAL_GPIO_Init+0x300>)
 8005c18:	693b      	ldr	r3, [r7, #16]
 8005c1a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8005c1c:	4b24      	ldr	r3, [pc, #144]	@ (8005cb0 <HAL_GPIO_Init+0x300>)
 8005c1e:	685b      	ldr	r3, [r3, #4]
 8005c20:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	43db      	mvns	r3, r3
 8005c26:	693a      	ldr	r2, [r7, #16]
 8005c28:	4013      	ands	r3, r2
 8005c2a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005c2c:	683b      	ldr	r3, [r7, #0]
 8005c2e:	685b      	ldr	r3, [r3, #4]
 8005c30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d003      	beq.n	8005c40 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8005c38:	693a      	ldr	r2, [r7, #16]
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	4313      	orrs	r3, r2
 8005c3e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005c40:	4a1b      	ldr	r2, [pc, #108]	@ (8005cb0 <HAL_GPIO_Init+0x300>)
 8005c42:	693b      	ldr	r3, [r7, #16]
 8005c44:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005c46:	4b1a      	ldr	r3, [pc, #104]	@ (8005cb0 <HAL_GPIO_Init+0x300>)
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	43db      	mvns	r3, r3
 8005c50:	693a      	ldr	r2, [r7, #16]
 8005c52:	4013      	ands	r3, r2
 8005c54:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005c56:	683b      	ldr	r3, [r7, #0]
 8005c58:	685b      	ldr	r3, [r3, #4]
 8005c5a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d003      	beq.n	8005c6a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8005c62:	693a      	ldr	r2, [r7, #16]
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	4313      	orrs	r3, r2
 8005c68:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005c6a:	4a11      	ldr	r2, [pc, #68]	@ (8005cb0 <HAL_GPIO_Init+0x300>)
 8005c6c:	693b      	ldr	r3, [r7, #16]
 8005c6e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005c70:	697b      	ldr	r3, [r7, #20]
 8005c72:	3301      	adds	r3, #1
 8005c74:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005c76:	683b      	ldr	r3, [r7, #0]
 8005c78:	681a      	ldr	r2, [r3, #0]
 8005c7a:	697b      	ldr	r3, [r7, #20]
 8005c7c:	fa22 f303 	lsr.w	r3, r2, r3
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	f47f ae9d 	bne.w	80059c0 <HAL_GPIO_Init+0x10>
  }
}
 8005c86:	bf00      	nop
 8005c88:	bf00      	nop
 8005c8a:	371c      	adds	r7, #28
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c92:	4770      	bx	lr
 8005c94:	40021000 	.word	0x40021000
 8005c98:	40010000 	.word	0x40010000
 8005c9c:	48000400 	.word	0x48000400
 8005ca0:	48000800 	.word	0x48000800
 8005ca4:	48000c00 	.word	0x48000c00
 8005ca8:	48001000 	.word	0x48001000
 8005cac:	48001400 	.word	0x48001400
 8005cb0:	40010400 	.word	0x40010400

08005cb4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005cb4:	b480      	push	{r7}
 8005cb6:	b083      	sub	sp, #12
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	6078      	str	r0, [r7, #4]
 8005cbc:	460b      	mov	r3, r1
 8005cbe:	807b      	strh	r3, [r7, #2]
 8005cc0:	4613      	mov	r3, r2
 8005cc2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005cc4:	787b      	ldrb	r3, [r7, #1]
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d003      	beq.n	8005cd2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005cca:	887a      	ldrh	r2, [r7, #2]
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005cd0:	e002      	b.n	8005cd8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005cd2:	887a      	ldrh	r2, [r7, #2]
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005cd8:	bf00      	nop
 8005cda:	370c      	adds	r7, #12
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce2:	4770      	bx	lr

08005ce4 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005ce4:	b480      	push	{r7}
 8005ce6:	b085      	sub	sp, #20
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	6078      	str	r0, [r7, #4]
 8005cec:	460b      	mov	r3, r1
 8005cee:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	695b      	ldr	r3, [r3, #20]
 8005cf4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005cf6:	887a      	ldrh	r2, [r7, #2]
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	4013      	ands	r3, r2
 8005cfc:	041a      	lsls	r2, r3, #16
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	43d9      	mvns	r1, r3
 8005d02:	887b      	ldrh	r3, [r7, #2]
 8005d04:	400b      	ands	r3, r1
 8005d06:	431a      	orrs	r2, r3
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	619a      	str	r2, [r3, #24]
}
 8005d0c:	bf00      	nop
 8005d0e:	3714      	adds	r7, #20
 8005d10:	46bd      	mov	sp, r7
 8005d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d16:	4770      	bx	lr

08005d18 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	b082      	sub	sp, #8
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d101      	bne.n	8005d2a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005d26:	2301      	movs	r3, #1
 8005d28:	e08d      	b.n	8005e46 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d30:	b2db      	uxtb	r3, r3
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d106      	bne.n	8005d44 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	2200      	movs	r2, #0
 8005d3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005d3e:	6878      	ldr	r0, [r7, #4]
 8005d40:	f7fc f86e 	bl	8001e20 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2224      	movs	r2, #36	@ 0x24
 8005d48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	681a      	ldr	r2, [r3, #0]
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	f022 0201 	bic.w	r2, r2, #1
 8005d5a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	685a      	ldr	r2, [r3, #4]
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005d68:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	689a      	ldr	r2, [r3, #8]
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005d78:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	68db      	ldr	r3, [r3, #12]
 8005d7e:	2b01      	cmp	r3, #1
 8005d80:	d107      	bne.n	8005d92 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	689a      	ldr	r2, [r3, #8]
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005d8e:	609a      	str	r2, [r3, #8]
 8005d90:	e006      	b.n	8005da0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	689a      	ldr	r2, [r3, #8]
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8005d9e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	68db      	ldr	r3, [r3, #12]
 8005da4:	2b02      	cmp	r3, #2
 8005da6:	d108      	bne.n	8005dba <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	685a      	ldr	r2, [r3, #4]
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005db6:	605a      	str	r2, [r3, #4]
 8005db8:	e007      	b.n	8005dca <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	685a      	ldr	r2, [r3, #4]
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005dc8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	685b      	ldr	r3, [r3, #4]
 8005dd0:	687a      	ldr	r2, [r7, #4]
 8005dd2:	6812      	ldr	r2, [r2, #0]
 8005dd4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005dd8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005ddc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	68da      	ldr	r2, [r3, #12]
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005dec:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	691a      	ldr	r2, [r3, #16]
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	695b      	ldr	r3, [r3, #20]
 8005df6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	699b      	ldr	r3, [r3, #24]
 8005dfe:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	430a      	orrs	r2, r1
 8005e06:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	69d9      	ldr	r1, [r3, #28]
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	6a1a      	ldr	r2, [r3, #32]
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	430a      	orrs	r2, r1
 8005e16:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	681a      	ldr	r2, [r3, #0]
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	f042 0201 	orr.w	r2, r2, #1
 8005e26:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2200      	movs	r2, #0
 8005e2c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	2220      	movs	r2, #32
 8005e32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	2200      	movs	r2, #0
 8005e3a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2200      	movs	r2, #0
 8005e40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8005e44:	2300      	movs	r3, #0
}
 8005e46:	4618      	mov	r0, r3
 8005e48:	3708      	adds	r7, #8
 8005e4a:	46bd      	mov	sp, r7
 8005e4c:	bd80      	pop	{r7, pc}
	...

08005e50 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e50:	b580      	push	{r7, lr}
 8005e52:	b088      	sub	sp, #32
 8005e54:	af02      	add	r7, sp, #8
 8005e56:	60f8      	str	r0, [r7, #12]
 8005e58:	4608      	mov	r0, r1
 8005e5a:	4611      	mov	r1, r2
 8005e5c:	461a      	mov	r2, r3
 8005e5e:	4603      	mov	r3, r0
 8005e60:	817b      	strh	r3, [r7, #10]
 8005e62:	460b      	mov	r3, r1
 8005e64:	813b      	strh	r3, [r7, #8]
 8005e66:	4613      	mov	r3, r2
 8005e68:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005e70:	b2db      	uxtb	r3, r3
 8005e72:	2b20      	cmp	r3, #32
 8005e74:	f040 80f9 	bne.w	800606a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e78:	6a3b      	ldr	r3, [r7, #32]
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d002      	beq.n	8005e84 <HAL_I2C_Mem_Write+0x34>
 8005e7e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d105      	bne.n	8005e90 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005e8a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005e8c:	2301      	movs	r3, #1
 8005e8e:	e0ed      	b.n	800606c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005e96:	2b01      	cmp	r3, #1
 8005e98:	d101      	bne.n	8005e9e <HAL_I2C_Mem_Write+0x4e>
 8005e9a:	2302      	movs	r3, #2
 8005e9c:	e0e6      	b.n	800606c <HAL_I2C_Mem_Write+0x21c>
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	2201      	movs	r2, #1
 8005ea2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005ea6:	f7fc faff 	bl	80024a8 <HAL_GetTick>
 8005eaa:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005eac:	697b      	ldr	r3, [r7, #20]
 8005eae:	9300      	str	r3, [sp, #0]
 8005eb0:	2319      	movs	r3, #25
 8005eb2:	2201      	movs	r2, #1
 8005eb4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005eb8:	68f8      	ldr	r0, [r7, #12]
 8005eba:	f000 fac3 	bl	8006444 <I2C_WaitOnFlagUntilTimeout>
 8005ebe:	4603      	mov	r3, r0
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d001      	beq.n	8005ec8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8005ec4:	2301      	movs	r3, #1
 8005ec6:	e0d1      	b.n	800606c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	2221      	movs	r2, #33	@ 0x21
 8005ecc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	2240      	movs	r2, #64	@ 0x40
 8005ed4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	2200      	movs	r2, #0
 8005edc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	6a3a      	ldr	r2, [r7, #32]
 8005ee2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005ee8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	2200      	movs	r2, #0
 8005eee:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005ef0:	88f8      	ldrh	r0, [r7, #6]
 8005ef2:	893a      	ldrh	r2, [r7, #8]
 8005ef4:	8979      	ldrh	r1, [r7, #10]
 8005ef6:	697b      	ldr	r3, [r7, #20]
 8005ef8:	9301      	str	r3, [sp, #4]
 8005efa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005efc:	9300      	str	r3, [sp, #0]
 8005efe:	4603      	mov	r3, r0
 8005f00:	68f8      	ldr	r0, [r7, #12]
 8005f02:	f000 f9d3 	bl	80062ac <I2C_RequestMemoryWrite>
 8005f06:	4603      	mov	r3, r0
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d005      	beq.n	8005f18 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	2200      	movs	r2, #0
 8005f10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005f14:	2301      	movs	r3, #1
 8005f16:	e0a9      	b.n	800606c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f1c:	b29b      	uxth	r3, r3
 8005f1e:	2bff      	cmp	r3, #255	@ 0xff
 8005f20:	d90e      	bls.n	8005f40 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	22ff      	movs	r2, #255	@ 0xff
 8005f26:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f2c:	b2da      	uxtb	r2, r3
 8005f2e:	8979      	ldrh	r1, [r7, #10]
 8005f30:	2300      	movs	r3, #0
 8005f32:	9300      	str	r3, [sp, #0]
 8005f34:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005f38:	68f8      	ldr	r0, [r7, #12]
 8005f3a:	f000 fc47 	bl	80067cc <I2C_TransferConfig>
 8005f3e:	e00f      	b.n	8005f60 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f44:	b29a      	uxth	r2, r3
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f4e:	b2da      	uxtb	r2, r3
 8005f50:	8979      	ldrh	r1, [r7, #10]
 8005f52:	2300      	movs	r3, #0
 8005f54:	9300      	str	r3, [sp, #0]
 8005f56:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005f5a:	68f8      	ldr	r0, [r7, #12]
 8005f5c:	f000 fc36 	bl	80067cc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005f60:	697a      	ldr	r2, [r7, #20]
 8005f62:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005f64:	68f8      	ldr	r0, [r7, #12]
 8005f66:	f000 fac6 	bl	80064f6 <I2C_WaitOnTXISFlagUntilTimeout>
 8005f6a:	4603      	mov	r3, r0
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d001      	beq.n	8005f74 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8005f70:	2301      	movs	r3, #1
 8005f72:	e07b      	b.n	800606c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f78:	781a      	ldrb	r2, [r3, #0]
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f84:	1c5a      	adds	r2, r3, #1
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f8e:	b29b      	uxth	r3, r3
 8005f90:	3b01      	subs	r3, #1
 8005f92:	b29a      	uxth	r2, r3
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f9c:	3b01      	subs	r3, #1
 8005f9e:	b29a      	uxth	r2, r3
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fa8:	b29b      	uxth	r3, r3
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d034      	beq.n	8006018 <HAL_I2C_Mem_Write+0x1c8>
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d130      	bne.n	8006018 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005fb6:	697b      	ldr	r3, [r7, #20]
 8005fb8:	9300      	str	r3, [sp, #0]
 8005fba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	2180      	movs	r1, #128	@ 0x80
 8005fc0:	68f8      	ldr	r0, [r7, #12]
 8005fc2:	f000 fa3f 	bl	8006444 <I2C_WaitOnFlagUntilTimeout>
 8005fc6:	4603      	mov	r3, r0
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d001      	beq.n	8005fd0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8005fcc:	2301      	movs	r3, #1
 8005fce:	e04d      	b.n	800606c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fd4:	b29b      	uxth	r3, r3
 8005fd6:	2bff      	cmp	r3, #255	@ 0xff
 8005fd8:	d90e      	bls.n	8005ff8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	22ff      	movs	r2, #255	@ 0xff
 8005fde:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005fe4:	b2da      	uxtb	r2, r3
 8005fe6:	8979      	ldrh	r1, [r7, #10]
 8005fe8:	2300      	movs	r3, #0
 8005fea:	9300      	str	r3, [sp, #0]
 8005fec:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005ff0:	68f8      	ldr	r0, [r7, #12]
 8005ff2:	f000 fbeb 	bl	80067cc <I2C_TransferConfig>
 8005ff6:	e00f      	b.n	8006018 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ffc:	b29a      	uxth	r2, r3
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006006:	b2da      	uxtb	r2, r3
 8006008:	8979      	ldrh	r1, [r7, #10]
 800600a:	2300      	movs	r3, #0
 800600c:	9300      	str	r3, [sp, #0]
 800600e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006012:	68f8      	ldr	r0, [r7, #12]
 8006014:	f000 fbda 	bl	80067cc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800601c:	b29b      	uxth	r3, r3
 800601e:	2b00      	cmp	r3, #0
 8006020:	d19e      	bne.n	8005f60 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006022:	697a      	ldr	r2, [r7, #20]
 8006024:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006026:	68f8      	ldr	r0, [r7, #12]
 8006028:	f000 faac 	bl	8006584 <I2C_WaitOnSTOPFlagUntilTimeout>
 800602c:	4603      	mov	r3, r0
 800602e:	2b00      	cmp	r3, #0
 8006030:	d001      	beq.n	8006036 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8006032:	2301      	movs	r3, #1
 8006034:	e01a      	b.n	800606c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	2220      	movs	r2, #32
 800603c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	6859      	ldr	r1, [r3, #4]
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	681a      	ldr	r2, [r3, #0]
 8006048:	4b0a      	ldr	r3, [pc, #40]	@ (8006074 <HAL_I2C_Mem_Write+0x224>)
 800604a:	400b      	ands	r3, r1
 800604c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	2220      	movs	r2, #32
 8006052:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	2200      	movs	r2, #0
 800605a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	2200      	movs	r2, #0
 8006062:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006066:	2300      	movs	r3, #0
 8006068:	e000      	b.n	800606c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800606a:	2302      	movs	r3, #2
  }
}
 800606c:	4618      	mov	r0, r3
 800606e:	3718      	adds	r7, #24
 8006070:	46bd      	mov	sp, r7
 8006072:	bd80      	pop	{r7, pc}
 8006074:	fe00e800 	.word	0xfe00e800

08006078 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006078:	b580      	push	{r7, lr}
 800607a:	b088      	sub	sp, #32
 800607c:	af02      	add	r7, sp, #8
 800607e:	60f8      	str	r0, [r7, #12]
 8006080:	4608      	mov	r0, r1
 8006082:	4611      	mov	r1, r2
 8006084:	461a      	mov	r2, r3
 8006086:	4603      	mov	r3, r0
 8006088:	817b      	strh	r3, [r7, #10]
 800608a:	460b      	mov	r3, r1
 800608c:	813b      	strh	r3, [r7, #8]
 800608e:	4613      	mov	r3, r2
 8006090:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006098:	b2db      	uxtb	r3, r3
 800609a:	2b20      	cmp	r3, #32
 800609c:	f040 80fd 	bne.w	800629a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80060a0:	6a3b      	ldr	r3, [r7, #32]
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d002      	beq.n	80060ac <HAL_I2C_Mem_Read+0x34>
 80060a6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d105      	bne.n	80060b8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80060b2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80060b4:	2301      	movs	r3, #1
 80060b6:	e0f1      	b.n	800629c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80060be:	2b01      	cmp	r3, #1
 80060c0:	d101      	bne.n	80060c6 <HAL_I2C_Mem_Read+0x4e>
 80060c2:	2302      	movs	r3, #2
 80060c4:	e0ea      	b.n	800629c <HAL_I2C_Mem_Read+0x224>
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	2201      	movs	r2, #1
 80060ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80060ce:	f7fc f9eb 	bl	80024a8 <HAL_GetTick>
 80060d2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80060d4:	697b      	ldr	r3, [r7, #20]
 80060d6:	9300      	str	r3, [sp, #0]
 80060d8:	2319      	movs	r3, #25
 80060da:	2201      	movs	r2, #1
 80060dc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80060e0:	68f8      	ldr	r0, [r7, #12]
 80060e2:	f000 f9af 	bl	8006444 <I2C_WaitOnFlagUntilTimeout>
 80060e6:	4603      	mov	r3, r0
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d001      	beq.n	80060f0 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80060ec:	2301      	movs	r3, #1
 80060ee:	e0d5      	b.n	800629c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	2222      	movs	r2, #34	@ 0x22
 80060f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	2240      	movs	r2, #64	@ 0x40
 80060fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	2200      	movs	r2, #0
 8006104:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	6a3a      	ldr	r2, [r7, #32]
 800610a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006110:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	2200      	movs	r2, #0
 8006116:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006118:	88f8      	ldrh	r0, [r7, #6]
 800611a:	893a      	ldrh	r2, [r7, #8]
 800611c:	8979      	ldrh	r1, [r7, #10]
 800611e:	697b      	ldr	r3, [r7, #20]
 8006120:	9301      	str	r3, [sp, #4]
 8006122:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006124:	9300      	str	r3, [sp, #0]
 8006126:	4603      	mov	r3, r0
 8006128:	68f8      	ldr	r0, [r7, #12]
 800612a:	f000 f913 	bl	8006354 <I2C_RequestMemoryRead>
 800612e:	4603      	mov	r3, r0
 8006130:	2b00      	cmp	r3, #0
 8006132:	d005      	beq.n	8006140 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	2200      	movs	r2, #0
 8006138:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800613c:	2301      	movs	r3, #1
 800613e:	e0ad      	b.n	800629c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006144:	b29b      	uxth	r3, r3
 8006146:	2bff      	cmp	r3, #255	@ 0xff
 8006148:	d90e      	bls.n	8006168 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	22ff      	movs	r2, #255	@ 0xff
 800614e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006154:	b2da      	uxtb	r2, r3
 8006156:	8979      	ldrh	r1, [r7, #10]
 8006158:	4b52      	ldr	r3, [pc, #328]	@ (80062a4 <HAL_I2C_Mem_Read+0x22c>)
 800615a:	9300      	str	r3, [sp, #0]
 800615c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006160:	68f8      	ldr	r0, [r7, #12]
 8006162:	f000 fb33 	bl	80067cc <I2C_TransferConfig>
 8006166:	e00f      	b.n	8006188 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800616c:	b29a      	uxth	r2, r3
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006176:	b2da      	uxtb	r2, r3
 8006178:	8979      	ldrh	r1, [r7, #10]
 800617a:	4b4a      	ldr	r3, [pc, #296]	@ (80062a4 <HAL_I2C_Mem_Read+0x22c>)
 800617c:	9300      	str	r3, [sp, #0]
 800617e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006182:	68f8      	ldr	r0, [r7, #12]
 8006184:	f000 fb22 	bl	80067cc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8006188:	697b      	ldr	r3, [r7, #20]
 800618a:	9300      	str	r3, [sp, #0]
 800618c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800618e:	2200      	movs	r2, #0
 8006190:	2104      	movs	r1, #4
 8006192:	68f8      	ldr	r0, [r7, #12]
 8006194:	f000 f956 	bl	8006444 <I2C_WaitOnFlagUntilTimeout>
 8006198:	4603      	mov	r3, r0
 800619a:	2b00      	cmp	r3, #0
 800619c:	d001      	beq.n	80061a2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800619e:	2301      	movs	r3, #1
 80061a0:	e07c      	b.n	800629c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061ac:	b2d2      	uxtb	r2, r2
 80061ae:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061b4:	1c5a      	adds	r2, r3, #1
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80061be:	3b01      	subs	r3, #1
 80061c0:	b29a      	uxth	r2, r3
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80061ca:	b29b      	uxth	r3, r3
 80061cc:	3b01      	subs	r3, #1
 80061ce:	b29a      	uxth	r2, r3
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80061d8:	b29b      	uxth	r3, r3
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d034      	beq.n	8006248 <HAL_I2C_Mem_Read+0x1d0>
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d130      	bne.n	8006248 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80061e6:	697b      	ldr	r3, [r7, #20]
 80061e8:	9300      	str	r3, [sp, #0]
 80061ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061ec:	2200      	movs	r2, #0
 80061ee:	2180      	movs	r1, #128	@ 0x80
 80061f0:	68f8      	ldr	r0, [r7, #12]
 80061f2:	f000 f927 	bl	8006444 <I2C_WaitOnFlagUntilTimeout>
 80061f6:	4603      	mov	r3, r0
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d001      	beq.n	8006200 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80061fc:	2301      	movs	r3, #1
 80061fe:	e04d      	b.n	800629c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006204:	b29b      	uxth	r3, r3
 8006206:	2bff      	cmp	r3, #255	@ 0xff
 8006208:	d90e      	bls.n	8006228 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	22ff      	movs	r2, #255	@ 0xff
 800620e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006214:	b2da      	uxtb	r2, r3
 8006216:	8979      	ldrh	r1, [r7, #10]
 8006218:	2300      	movs	r3, #0
 800621a:	9300      	str	r3, [sp, #0]
 800621c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006220:	68f8      	ldr	r0, [r7, #12]
 8006222:	f000 fad3 	bl	80067cc <I2C_TransferConfig>
 8006226:	e00f      	b.n	8006248 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800622c:	b29a      	uxth	r2, r3
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006236:	b2da      	uxtb	r2, r3
 8006238:	8979      	ldrh	r1, [r7, #10]
 800623a:	2300      	movs	r3, #0
 800623c:	9300      	str	r3, [sp, #0]
 800623e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006242:	68f8      	ldr	r0, [r7, #12]
 8006244:	f000 fac2 	bl	80067cc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800624c:	b29b      	uxth	r3, r3
 800624e:	2b00      	cmp	r3, #0
 8006250:	d19a      	bne.n	8006188 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006252:	697a      	ldr	r2, [r7, #20]
 8006254:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006256:	68f8      	ldr	r0, [r7, #12]
 8006258:	f000 f994 	bl	8006584 <I2C_WaitOnSTOPFlagUntilTimeout>
 800625c:	4603      	mov	r3, r0
 800625e:	2b00      	cmp	r3, #0
 8006260:	d001      	beq.n	8006266 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8006262:	2301      	movs	r3, #1
 8006264:	e01a      	b.n	800629c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	2220      	movs	r2, #32
 800626c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	6859      	ldr	r1, [r3, #4]
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	681a      	ldr	r2, [r3, #0]
 8006278:	4b0b      	ldr	r3, [pc, #44]	@ (80062a8 <HAL_I2C_Mem_Read+0x230>)
 800627a:	400b      	ands	r3, r1
 800627c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	2220      	movs	r2, #32
 8006282:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	2200      	movs	r2, #0
 800628a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	2200      	movs	r2, #0
 8006292:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006296:	2300      	movs	r3, #0
 8006298:	e000      	b.n	800629c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800629a:	2302      	movs	r3, #2
  }
}
 800629c:	4618      	mov	r0, r3
 800629e:	3718      	adds	r7, #24
 80062a0:	46bd      	mov	sp, r7
 80062a2:	bd80      	pop	{r7, pc}
 80062a4:	80002400 	.word	0x80002400
 80062a8:	fe00e800 	.word	0xfe00e800

080062ac <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80062ac:	b580      	push	{r7, lr}
 80062ae:	b086      	sub	sp, #24
 80062b0:	af02      	add	r7, sp, #8
 80062b2:	60f8      	str	r0, [r7, #12]
 80062b4:	4608      	mov	r0, r1
 80062b6:	4611      	mov	r1, r2
 80062b8:	461a      	mov	r2, r3
 80062ba:	4603      	mov	r3, r0
 80062bc:	817b      	strh	r3, [r7, #10]
 80062be:	460b      	mov	r3, r1
 80062c0:	813b      	strh	r3, [r7, #8]
 80062c2:	4613      	mov	r3, r2
 80062c4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80062c6:	88fb      	ldrh	r3, [r7, #6]
 80062c8:	b2da      	uxtb	r2, r3
 80062ca:	8979      	ldrh	r1, [r7, #10]
 80062cc:	4b20      	ldr	r3, [pc, #128]	@ (8006350 <I2C_RequestMemoryWrite+0xa4>)
 80062ce:	9300      	str	r3, [sp, #0]
 80062d0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80062d4:	68f8      	ldr	r0, [r7, #12]
 80062d6:	f000 fa79 	bl	80067cc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80062da:	69fa      	ldr	r2, [r7, #28]
 80062dc:	69b9      	ldr	r1, [r7, #24]
 80062de:	68f8      	ldr	r0, [r7, #12]
 80062e0:	f000 f909 	bl	80064f6 <I2C_WaitOnTXISFlagUntilTimeout>
 80062e4:	4603      	mov	r3, r0
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d001      	beq.n	80062ee <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80062ea:	2301      	movs	r3, #1
 80062ec:	e02c      	b.n	8006348 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80062ee:	88fb      	ldrh	r3, [r7, #6]
 80062f0:	2b01      	cmp	r3, #1
 80062f2:	d105      	bne.n	8006300 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80062f4:	893b      	ldrh	r3, [r7, #8]
 80062f6:	b2da      	uxtb	r2, r3
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	629a      	str	r2, [r3, #40]	@ 0x28
 80062fe:	e015      	b.n	800632c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006300:	893b      	ldrh	r3, [r7, #8]
 8006302:	0a1b      	lsrs	r3, r3, #8
 8006304:	b29b      	uxth	r3, r3
 8006306:	b2da      	uxtb	r2, r3
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800630e:	69fa      	ldr	r2, [r7, #28]
 8006310:	69b9      	ldr	r1, [r7, #24]
 8006312:	68f8      	ldr	r0, [r7, #12]
 8006314:	f000 f8ef 	bl	80064f6 <I2C_WaitOnTXISFlagUntilTimeout>
 8006318:	4603      	mov	r3, r0
 800631a:	2b00      	cmp	r3, #0
 800631c:	d001      	beq.n	8006322 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800631e:	2301      	movs	r3, #1
 8006320:	e012      	b.n	8006348 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006322:	893b      	ldrh	r3, [r7, #8]
 8006324:	b2da      	uxtb	r2, r3
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800632c:	69fb      	ldr	r3, [r7, #28]
 800632e:	9300      	str	r3, [sp, #0]
 8006330:	69bb      	ldr	r3, [r7, #24]
 8006332:	2200      	movs	r2, #0
 8006334:	2180      	movs	r1, #128	@ 0x80
 8006336:	68f8      	ldr	r0, [r7, #12]
 8006338:	f000 f884 	bl	8006444 <I2C_WaitOnFlagUntilTimeout>
 800633c:	4603      	mov	r3, r0
 800633e:	2b00      	cmp	r3, #0
 8006340:	d001      	beq.n	8006346 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8006342:	2301      	movs	r3, #1
 8006344:	e000      	b.n	8006348 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8006346:	2300      	movs	r3, #0
}
 8006348:	4618      	mov	r0, r3
 800634a:	3710      	adds	r7, #16
 800634c:	46bd      	mov	sp, r7
 800634e:	bd80      	pop	{r7, pc}
 8006350:	80002000 	.word	0x80002000

08006354 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8006354:	b580      	push	{r7, lr}
 8006356:	b086      	sub	sp, #24
 8006358:	af02      	add	r7, sp, #8
 800635a:	60f8      	str	r0, [r7, #12]
 800635c:	4608      	mov	r0, r1
 800635e:	4611      	mov	r1, r2
 8006360:	461a      	mov	r2, r3
 8006362:	4603      	mov	r3, r0
 8006364:	817b      	strh	r3, [r7, #10]
 8006366:	460b      	mov	r3, r1
 8006368:	813b      	strh	r3, [r7, #8]
 800636a:	4613      	mov	r3, r2
 800636c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800636e:	88fb      	ldrh	r3, [r7, #6]
 8006370:	b2da      	uxtb	r2, r3
 8006372:	8979      	ldrh	r1, [r7, #10]
 8006374:	4b20      	ldr	r3, [pc, #128]	@ (80063f8 <I2C_RequestMemoryRead+0xa4>)
 8006376:	9300      	str	r3, [sp, #0]
 8006378:	2300      	movs	r3, #0
 800637a:	68f8      	ldr	r0, [r7, #12]
 800637c:	f000 fa26 	bl	80067cc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006380:	69fa      	ldr	r2, [r7, #28]
 8006382:	69b9      	ldr	r1, [r7, #24]
 8006384:	68f8      	ldr	r0, [r7, #12]
 8006386:	f000 f8b6 	bl	80064f6 <I2C_WaitOnTXISFlagUntilTimeout>
 800638a:	4603      	mov	r3, r0
 800638c:	2b00      	cmp	r3, #0
 800638e:	d001      	beq.n	8006394 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8006390:	2301      	movs	r3, #1
 8006392:	e02c      	b.n	80063ee <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006394:	88fb      	ldrh	r3, [r7, #6]
 8006396:	2b01      	cmp	r3, #1
 8006398:	d105      	bne.n	80063a6 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800639a:	893b      	ldrh	r3, [r7, #8]
 800639c:	b2da      	uxtb	r2, r3
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	629a      	str	r2, [r3, #40]	@ 0x28
 80063a4:	e015      	b.n	80063d2 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80063a6:	893b      	ldrh	r3, [r7, #8]
 80063a8:	0a1b      	lsrs	r3, r3, #8
 80063aa:	b29b      	uxth	r3, r3
 80063ac:	b2da      	uxtb	r2, r3
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80063b4:	69fa      	ldr	r2, [r7, #28]
 80063b6:	69b9      	ldr	r1, [r7, #24]
 80063b8:	68f8      	ldr	r0, [r7, #12]
 80063ba:	f000 f89c 	bl	80064f6 <I2C_WaitOnTXISFlagUntilTimeout>
 80063be:	4603      	mov	r3, r0
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d001      	beq.n	80063c8 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80063c4:	2301      	movs	r3, #1
 80063c6:	e012      	b.n	80063ee <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80063c8:	893b      	ldrh	r3, [r7, #8]
 80063ca:	b2da      	uxtb	r2, r3
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80063d2:	69fb      	ldr	r3, [r7, #28]
 80063d4:	9300      	str	r3, [sp, #0]
 80063d6:	69bb      	ldr	r3, [r7, #24]
 80063d8:	2200      	movs	r2, #0
 80063da:	2140      	movs	r1, #64	@ 0x40
 80063dc:	68f8      	ldr	r0, [r7, #12]
 80063de:	f000 f831 	bl	8006444 <I2C_WaitOnFlagUntilTimeout>
 80063e2:	4603      	mov	r3, r0
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d001      	beq.n	80063ec <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80063e8:	2301      	movs	r3, #1
 80063ea:	e000      	b.n	80063ee <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80063ec:	2300      	movs	r3, #0
}
 80063ee:	4618      	mov	r0, r3
 80063f0:	3710      	adds	r7, #16
 80063f2:	46bd      	mov	sp, r7
 80063f4:	bd80      	pop	{r7, pc}
 80063f6:	bf00      	nop
 80063f8:	80002000 	.word	0x80002000

080063fc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80063fc:	b480      	push	{r7}
 80063fe:	b083      	sub	sp, #12
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	699b      	ldr	r3, [r3, #24]
 800640a:	f003 0302 	and.w	r3, r3, #2
 800640e:	2b02      	cmp	r3, #2
 8006410:	d103      	bne.n	800641a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	2200      	movs	r2, #0
 8006418:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	699b      	ldr	r3, [r3, #24]
 8006420:	f003 0301 	and.w	r3, r3, #1
 8006424:	2b01      	cmp	r3, #1
 8006426:	d007      	beq.n	8006438 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	699a      	ldr	r2, [r3, #24]
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	f042 0201 	orr.w	r2, r2, #1
 8006436:	619a      	str	r2, [r3, #24]
  }
}
 8006438:	bf00      	nop
 800643a:	370c      	adds	r7, #12
 800643c:	46bd      	mov	sp, r7
 800643e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006442:	4770      	bx	lr

08006444 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006444:	b580      	push	{r7, lr}
 8006446:	b084      	sub	sp, #16
 8006448:	af00      	add	r7, sp, #0
 800644a:	60f8      	str	r0, [r7, #12]
 800644c:	60b9      	str	r1, [r7, #8]
 800644e:	603b      	str	r3, [r7, #0]
 8006450:	4613      	mov	r3, r2
 8006452:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006454:	e03b      	b.n	80064ce <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006456:	69ba      	ldr	r2, [r7, #24]
 8006458:	6839      	ldr	r1, [r7, #0]
 800645a:	68f8      	ldr	r0, [r7, #12]
 800645c:	f000 f8d6 	bl	800660c <I2C_IsErrorOccurred>
 8006460:	4603      	mov	r3, r0
 8006462:	2b00      	cmp	r3, #0
 8006464:	d001      	beq.n	800646a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8006466:	2301      	movs	r3, #1
 8006468:	e041      	b.n	80064ee <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006470:	d02d      	beq.n	80064ce <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006472:	f7fc f819 	bl	80024a8 <HAL_GetTick>
 8006476:	4602      	mov	r2, r0
 8006478:	69bb      	ldr	r3, [r7, #24]
 800647a:	1ad3      	subs	r3, r2, r3
 800647c:	683a      	ldr	r2, [r7, #0]
 800647e:	429a      	cmp	r2, r3
 8006480:	d302      	bcc.n	8006488 <I2C_WaitOnFlagUntilTimeout+0x44>
 8006482:	683b      	ldr	r3, [r7, #0]
 8006484:	2b00      	cmp	r3, #0
 8006486:	d122      	bne.n	80064ce <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	699a      	ldr	r2, [r3, #24]
 800648e:	68bb      	ldr	r3, [r7, #8]
 8006490:	4013      	ands	r3, r2
 8006492:	68ba      	ldr	r2, [r7, #8]
 8006494:	429a      	cmp	r2, r3
 8006496:	bf0c      	ite	eq
 8006498:	2301      	moveq	r3, #1
 800649a:	2300      	movne	r3, #0
 800649c:	b2db      	uxtb	r3, r3
 800649e:	461a      	mov	r2, r3
 80064a0:	79fb      	ldrb	r3, [r7, #7]
 80064a2:	429a      	cmp	r2, r3
 80064a4:	d113      	bne.n	80064ce <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064aa:	f043 0220 	orr.w	r2, r3, #32
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	2220      	movs	r2, #32
 80064b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	2200      	movs	r2, #0
 80064be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	2200      	movs	r2, #0
 80064c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80064ca:	2301      	movs	r3, #1
 80064cc:	e00f      	b.n	80064ee <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	699a      	ldr	r2, [r3, #24]
 80064d4:	68bb      	ldr	r3, [r7, #8]
 80064d6:	4013      	ands	r3, r2
 80064d8:	68ba      	ldr	r2, [r7, #8]
 80064da:	429a      	cmp	r2, r3
 80064dc:	bf0c      	ite	eq
 80064de:	2301      	moveq	r3, #1
 80064e0:	2300      	movne	r3, #0
 80064e2:	b2db      	uxtb	r3, r3
 80064e4:	461a      	mov	r2, r3
 80064e6:	79fb      	ldrb	r3, [r7, #7]
 80064e8:	429a      	cmp	r2, r3
 80064ea:	d0b4      	beq.n	8006456 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80064ec:	2300      	movs	r3, #0
}
 80064ee:	4618      	mov	r0, r3
 80064f0:	3710      	adds	r7, #16
 80064f2:	46bd      	mov	sp, r7
 80064f4:	bd80      	pop	{r7, pc}

080064f6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80064f6:	b580      	push	{r7, lr}
 80064f8:	b084      	sub	sp, #16
 80064fa:	af00      	add	r7, sp, #0
 80064fc:	60f8      	str	r0, [r7, #12]
 80064fe:	60b9      	str	r1, [r7, #8]
 8006500:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006502:	e033      	b.n	800656c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006504:	687a      	ldr	r2, [r7, #4]
 8006506:	68b9      	ldr	r1, [r7, #8]
 8006508:	68f8      	ldr	r0, [r7, #12]
 800650a:	f000 f87f 	bl	800660c <I2C_IsErrorOccurred>
 800650e:	4603      	mov	r3, r0
 8006510:	2b00      	cmp	r3, #0
 8006512:	d001      	beq.n	8006518 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006514:	2301      	movs	r3, #1
 8006516:	e031      	b.n	800657c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006518:	68bb      	ldr	r3, [r7, #8]
 800651a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800651e:	d025      	beq.n	800656c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006520:	f7fb ffc2 	bl	80024a8 <HAL_GetTick>
 8006524:	4602      	mov	r2, r0
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	1ad3      	subs	r3, r2, r3
 800652a:	68ba      	ldr	r2, [r7, #8]
 800652c:	429a      	cmp	r2, r3
 800652e:	d302      	bcc.n	8006536 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006530:	68bb      	ldr	r3, [r7, #8]
 8006532:	2b00      	cmp	r3, #0
 8006534:	d11a      	bne.n	800656c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	699b      	ldr	r3, [r3, #24]
 800653c:	f003 0302 	and.w	r3, r3, #2
 8006540:	2b02      	cmp	r3, #2
 8006542:	d013      	beq.n	800656c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006548:	f043 0220 	orr.w	r2, r3, #32
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	2220      	movs	r2, #32
 8006554:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	2200      	movs	r2, #0
 800655c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	2200      	movs	r2, #0
 8006564:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006568:	2301      	movs	r3, #1
 800656a:	e007      	b.n	800657c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	699b      	ldr	r3, [r3, #24]
 8006572:	f003 0302 	and.w	r3, r3, #2
 8006576:	2b02      	cmp	r3, #2
 8006578:	d1c4      	bne.n	8006504 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800657a:	2300      	movs	r3, #0
}
 800657c:	4618      	mov	r0, r3
 800657e:	3710      	adds	r7, #16
 8006580:	46bd      	mov	sp, r7
 8006582:	bd80      	pop	{r7, pc}

08006584 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006584:	b580      	push	{r7, lr}
 8006586:	b084      	sub	sp, #16
 8006588:	af00      	add	r7, sp, #0
 800658a:	60f8      	str	r0, [r7, #12]
 800658c:	60b9      	str	r1, [r7, #8]
 800658e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006590:	e02f      	b.n	80065f2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006592:	687a      	ldr	r2, [r7, #4]
 8006594:	68b9      	ldr	r1, [r7, #8]
 8006596:	68f8      	ldr	r0, [r7, #12]
 8006598:	f000 f838 	bl	800660c <I2C_IsErrorOccurred>
 800659c:	4603      	mov	r3, r0
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d001      	beq.n	80065a6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80065a2:	2301      	movs	r3, #1
 80065a4:	e02d      	b.n	8006602 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80065a6:	f7fb ff7f 	bl	80024a8 <HAL_GetTick>
 80065aa:	4602      	mov	r2, r0
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	1ad3      	subs	r3, r2, r3
 80065b0:	68ba      	ldr	r2, [r7, #8]
 80065b2:	429a      	cmp	r2, r3
 80065b4:	d302      	bcc.n	80065bc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80065b6:	68bb      	ldr	r3, [r7, #8]
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d11a      	bne.n	80065f2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	699b      	ldr	r3, [r3, #24]
 80065c2:	f003 0320 	and.w	r3, r3, #32
 80065c6:	2b20      	cmp	r3, #32
 80065c8:	d013      	beq.n	80065f2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065ce:	f043 0220 	orr.w	r2, r3, #32
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	2220      	movs	r2, #32
 80065da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	2200      	movs	r2, #0
 80065e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	2200      	movs	r2, #0
 80065ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80065ee:	2301      	movs	r3, #1
 80065f0:	e007      	b.n	8006602 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	699b      	ldr	r3, [r3, #24]
 80065f8:	f003 0320 	and.w	r3, r3, #32
 80065fc:	2b20      	cmp	r3, #32
 80065fe:	d1c8      	bne.n	8006592 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006600:	2300      	movs	r3, #0
}
 8006602:	4618      	mov	r0, r3
 8006604:	3710      	adds	r7, #16
 8006606:	46bd      	mov	sp, r7
 8006608:	bd80      	pop	{r7, pc}
	...

0800660c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800660c:	b580      	push	{r7, lr}
 800660e:	b08a      	sub	sp, #40	@ 0x28
 8006610:	af00      	add	r7, sp, #0
 8006612:	60f8      	str	r0, [r7, #12]
 8006614:	60b9      	str	r1, [r7, #8]
 8006616:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006618:	2300      	movs	r3, #0
 800661a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	699b      	ldr	r3, [r3, #24]
 8006624:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8006626:	2300      	movs	r3, #0
 8006628:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800662e:	69bb      	ldr	r3, [r7, #24]
 8006630:	f003 0310 	and.w	r3, r3, #16
 8006634:	2b00      	cmp	r3, #0
 8006636:	d068      	beq.n	800670a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	2210      	movs	r2, #16
 800663e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006640:	e049      	b.n	80066d6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006642:	68bb      	ldr	r3, [r7, #8]
 8006644:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006648:	d045      	beq.n	80066d6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800664a:	f7fb ff2d 	bl	80024a8 <HAL_GetTick>
 800664e:	4602      	mov	r2, r0
 8006650:	69fb      	ldr	r3, [r7, #28]
 8006652:	1ad3      	subs	r3, r2, r3
 8006654:	68ba      	ldr	r2, [r7, #8]
 8006656:	429a      	cmp	r2, r3
 8006658:	d302      	bcc.n	8006660 <I2C_IsErrorOccurred+0x54>
 800665a:	68bb      	ldr	r3, [r7, #8]
 800665c:	2b00      	cmp	r3, #0
 800665e:	d13a      	bne.n	80066d6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	685b      	ldr	r3, [r3, #4]
 8006666:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800666a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006672:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	699b      	ldr	r3, [r3, #24]
 800667a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800667e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006682:	d121      	bne.n	80066c8 <I2C_IsErrorOccurred+0xbc>
 8006684:	697b      	ldr	r3, [r7, #20]
 8006686:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800668a:	d01d      	beq.n	80066c8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800668c:	7cfb      	ldrb	r3, [r7, #19]
 800668e:	2b20      	cmp	r3, #32
 8006690:	d01a      	beq.n	80066c8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	685a      	ldr	r2, [r3, #4]
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80066a0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80066a2:	f7fb ff01 	bl	80024a8 <HAL_GetTick>
 80066a6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80066a8:	e00e      	b.n	80066c8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80066aa:	f7fb fefd 	bl	80024a8 <HAL_GetTick>
 80066ae:	4602      	mov	r2, r0
 80066b0:	69fb      	ldr	r3, [r7, #28]
 80066b2:	1ad3      	subs	r3, r2, r3
 80066b4:	2b19      	cmp	r3, #25
 80066b6:	d907      	bls.n	80066c8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80066b8:	6a3b      	ldr	r3, [r7, #32]
 80066ba:	f043 0320 	orr.w	r3, r3, #32
 80066be:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80066c0:	2301      	movs	r3, #1
 80066c2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80066c6:	e006      	b.n	80066d6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	699b      	ldr	r3, [r3, #24]
 80066ce:	f003 0320 	and.w	r3, r3, #32
 80066d2:	2b20      	cmp	r3, #32
 80066d4:	d1e9      	bne.n	80066aa <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	699b      	ldr	r3, [r3, #24]
 80066dc:	f003 0320 	and.w	r3, r3, #32
 80066e0:	2b20      	cmp	r3, #32
 80066e2:	d003      	beq.n	80066ec <I2C_IsErrorOccurred+0xe0>
 80066e4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d0aa      	beq.n	8006642 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80066ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d103      	bne.n	80066fc <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	2220      	movs	r2, #32
 80066fa:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80066fc:	6a3b      	ldr	r3, [r7, #32]
 80066fe:	f043 0304 	orr.w	r3, r3, #4
 8006702:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8006704:	2301      	movs	r3, #1
 8006706:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	699b      	ldr	r3, [r3, #24]
 8006710:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8006712:	69bb      	ldr	r3, [r7, #24]
 8006714:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006718:	2b00      	cmp	r3, #0
 800671a:	d00b      	beq.n	8006734 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800671c:	6a3b      	ldr	r3, [r7, #32]
 800671e:	f043 0301 	orr.w	r3, r3, #1
 8006722:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800672c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800672e:	2301      	movs	r3, #1
 8006730:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8006734:	69bb      	ldr	r3, [r7, #24]
 8006736:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800673a:	2b00      	cmp	r3, #0
 800673c:	d00b      	beq.n	8006756 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800673e:	6a3b      	ldr	r3, [r7, #32]
 8006740:	f043 0308 	orr.w	r3, r3, #8
 8006744:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800674e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006750:	2301      	movs	r3, #1
 8006752:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8006756:	69bb      	ldr	r3, [r7, #24]
 8006758:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800675c:	2b00      	cmp	r3, #0
 800675e:	d00b      	beq.n	8006778 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006760:	6a3b      	ldr	r3, [r7, #32]
 8006762:	f043 0302 	orr.w	r3, r3, #2
 8006766:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006770:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006772:	2301      	movs	r3, #1
 8006774:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8006778:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800677c:	2b00      	cmp	r3, #0
 800677e:	d01c      	beq.n	80067ba <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006780:	68f8      	ldr	r0, [r7, #12]
 8006782:	f7ff fe3b 	bl	80063fc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	6859      	ldr	r1, [r3, #4]
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	681a      	ldr	r2, [r3, #0]
 8006790:	4b0d      	ldr	r3, [pc, #52]	@ (80067c8 <I2C_IsErrorOccurred+0x1bc>)
 8006792:	400b      	ands	r3, r1
 8006794:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800679a:	6a3b      	ldr	r3, [r7, #32]
 800679c:	431a      	orrs	r2, r3
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	2220      	movs	r2, #32
 80067a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	2200      	movs	r2, #0
 80067ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	2200      	movs	r2, #0
 80067b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80067ba:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80067be:	4618      	mov	r0, r3
 80067c0:	3728      	adds	r7, #40	@ 0x28
 80067c2:	46bd      	mov	sp, r7
 80067c4:	bd80      	pop	{r7, pc}
 80067c6:	bf00      	nop
 80067c8:	fe00e800 	.word	0xfe00e800

080067cc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80067cc:	b480      	push	{r7}
 80067ce:	b087      	sub	sp, #28
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	60f8      	str	r0, [r7, #12]
 80067d4:	607b      	str	r3, [r7, #4]
 80067d6:	460b      	mov	r3, r1
 80067d8:	817b      	strh	r3, [r7, #10]
 80067da:	4613      	mov	r3, r2
 80067dc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80067de:	897b      	ldrh	r3, [r7, #10]
 80067e0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80067e4:	7a7b      	ldrb	r3, [r7, #9]
 80067e6:	041b      	lsls	r3, r3, #16
 80067e8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80067ec:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80067f2:	6a3b      	ldr	r3, [r7, #32]
 80067f4:	4313      	orrs	r3, r2
 80067f6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80067fa:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	685a      	ldr	r2, [r3, #4]
 8006802:	6a3b      	ldr	r3, [r7, #32]
 8006804:	0d5b      	lsrs	r3, r3, #21
 8006806:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800680a:	4b08      	ldr	r3, [pc, #32]	@ (800682c <I2C_TransferConfig+0x60>)
 800680c:	430b      	orrs	r3, r1
 800680e:	43db      	mvns	r3, r3
 8006810:	ea02 0103 	and.w	r1, r2, r3
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	697a      	ldr	r2, [r7, #20]
 800681a:	430a      	orrs	r2, r1
 800681c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800681e:	bf00      	nop
 8006820:	371c      	adds	r7, #28
 8006822:	46bd      	mov	sp, r7
 8006824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006828:	4770      	bx	lr
 800682a:	bf00      	nop
 800682c:	03ff63ff 	.word	0x03ff63ff

08006830 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006830:	b480      	push	{r7}
 8006832:	b083      	sub	sp, #12
 8006834:	af00      	add	r7, sp, #0
 8006836:	6078      	str	r0, [r7, #4]
 8006838:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006840:	b2db      	uxtb	r3, r3
 8006842:	2b20      	cmp	r3, #32
 8006844:	d138      	bne.n	80068b8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800684c:	2b01      	cmp	r3, #1
 800684e:	d101      	bne.n	8006854 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006850:	2302      	movs	r3, #2
 8006852:	e032      	b.n	80068ba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	2201      	movs	r2, #1
 8006858:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2224      	movs	r2, #36	@ 0x24
 8006860:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	681a      	ldr	r2, [r3, #0]
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	f022 0201 	bic.w	r2, r2, #1
 8006872:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	681a      	ldr	r2, [r3, #0]
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006882:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	6819      	ldr	r1, [r3, #0]
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	683a      	ldr	r2, [r7, #0]
 8006890:	430a      	orrs	r2, r1
 8006892:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	681a      	ldr	r2, [r3, #0]
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	f042 0201 	orr.w	r2, r2, #1
 80068a2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	2220      	movs	r2, #32
 80068a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	2200      	movs	r2, #0
 80068b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80068b4:	2300      	movs	r3, #0
 80068b6:	e000      	b.n	80068ba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80068b8:	2302      	movs	r3, #2
  }
}
 80068ba:	4618      	mov	r0, r3
 80068bc:	370c      	adds	r7, #12
 80068be:	46bd      	mov	sp, r7
 80068c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c4:	4770      	bx	lr

080068c6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80068c6:	b480      	push	{r7}
 80068c8:	b085      	sub	sp, #20
 80068ca:	af00      	add	r7, sp, #0
 80068cc:	6078      	str	r0, [r7, #4]
 80068ce:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80068d6:	b2db      	uxtb	r3, r3
 80068d8:	2b20      	cmp	r3, #32
 80068da:	d139      	bne.n	8006950 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80068e2:	2b01      	cmp	r3, #1
 80068e4:	d101      	bne.n	80068ea <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80068e6:	2302      	movs	r3, #2
 80068e8:	e033      	b.n	8006952 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	2201      	movs	r2, #1
 80068ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	2224      	movs	r2, #36	@ 0x24
 80068f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	681a      	ldr	r2, [r3, #0]
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	f022 0201 	bic.w	r2, r2, #1
 8006908:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006918:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800691a:	683b      	ldr	r3, [r7, #0]
 800691c:	021b      	lsls	r3, r3, #8
 800691e:	68fa      	ldr	r2, [r7, #12]
 8006920:	4313      	orrs	r3, r2
 8006922:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	68fa      	ldr	r2, [r7, #12]
 800692a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	681a      	ldr	r2, [r3, #0]
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	f042 0201 	orr.w	r2, r2, #1
 800693a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2220      	movs	r2, #32
 8006940:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	2200      	movs	r2, #0
 8006948:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800694c:	2300      	movs	r3, #0
 800694e:	e000      	b.n	8006952 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006950:	2302      	movs	r3, #2
  }
}
 8006952:	4618      	mov	r0, r3
 8006954:	3714      	adds	r7, #20
 8006956:	46bd      	mov	sp, r7
 8006958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800695c:	4770      	bx	lr

0800695e <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 800695e:	b580      	push	{r7, lr}
 8006960:	b084      	sub	sp, #16
 8006962:	af00      	add	r7, sp, #0
 8006964:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	2b00      	cmp	r3, #0
 800696a:	d101      	bne.n	8006970 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 800696c:	2301      	movs	r3, #1
 800696e:	e041      	b.n	80069f4 <HAL_IWDG_Init+0x96>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 8006978:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	f245 5255 	movw	r2, #21845	@ 0x5555
 8006982:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	687a      	ldr	r2, [r7, #4]
 800698a:	6852      	ldr	r2, [r2, #4]
 800698c:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	687a      	ldr	r2, [r7, #4]
 8006994:	6892      	ldr	r2, [r2, #8]
 8006996:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8006998:	f7fb fd86 	bl	80024a8 <HAL_GetTick>
 800699c:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800699e:	e00f      	b.n	80069c0 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80069a0:	f7fb fd82 	bl	80024a8 <HAL_GetTick>
 80069a4:	4602      	mov	r2, r0
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	1ad3      	subs	r3, r2, r3
 80069aa:	2b31      	cmp	r3, #49	@ 0x31
 80069ac:	d908      	bls.n	80069c0 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	68db      	ldr	r3, [r3, #12]
 80069b4:	f003 0307 	and.w	r3, r3, #7
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d001      	beq.n	80069c0 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 80069bc:	2303      	movs	r3, #3
 80069be:	e019      	b.n	80069f4 <HAL_IWDG_Init+0x96>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	68db      	ldr	r3, [r3, #12]
 80069c6:	f003 0307 	and.w	r3, r3, #7
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d1e8      	bne.n	80069a0 <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	691a      	ldr	r2, [r3, #16]
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	68db      	ldr	r3, [r3, #12]
 80069d8:	429a      	cmp	r2, r3
 80069da:	d005      	beq.n	80069e8 <HAL_IWDG_Init+0x8a>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	687a      	ldr	r2, [r7, #4]
 80069e2:	68d2      	ldr	r2, [r2, #12]
 80069e4:	611a      	str	r2, [r3, #16]
 80069e6:	e004      	b.n	80069f2 <HAL_IWDG_Init+0x94>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 80069f0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80069f2:	2300      	movs	r3, #0
}
 80069f4:	4618      	mov	r0, r3
 80069f6:	3710      	adds	r7, #16
 80069f8:	46bd      	mov	sp, r7
 80069fa:	bd80      	pop	{r7, pc}

080069fc <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 80069fc:	b480      	push	{r7}
 80069fe:	b083      	sub	sp, #12
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8006a0c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006a0e:	2300      	movs	r3, #0
}
 8006a10:	4618      	mov	r0, r3
 8006a12:	370c      	adds	r7, #12
 8006a14:	46bd      	mov	sp, r7
 8006a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a1a:	4770      	bx	lr

08006a1c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8006a1c:	b580      	push	{r7, lr}
 8006a1e:	b084      	sub	sp, #16
 8006a20:	af00      	add	r7, sp, #0
 8006a22:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d101      	bne.n	8006a2e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8006a2a:	2301      	movs	r3, #1
 8006a2c:	e0c0      	b.n	8006bb0 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8006a34:	b2db      	uxtb	r3, r3
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d106      	bne.n	8006a48 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	2200      	movs	r2, #0
 8006a3e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8006a42:	6878      	ldr	r0, [r7, #4]
 8006a44:	f007 fcd6 	bl	800e3f4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	2203      	movs	r2, #3
 8006a4c:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	4618      	mov	r0, r3
 8006a56:	f004 f856 	bl	800ab06 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006a5a:	2300      	movs	r3, #0
 8006a5c:	73fb      	strb	r3, [r7, #15]
 8006a5e:	e03e      	b.n	8006ade <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8006a60:	7bfa      	ldrb	r2, [r7, #15]
 8006a62:	6879      	ldr	r1, [r7, #4]
 8006a64:	4613      	mov	r3, r2
 8006a66:	009b      	lsls	r3, r3, #2
 8006a68:	4413      	add	r3, r2
 8006a6a:	00db      	lsls	r3, r3, #3
 8006a6c:	440b      	add	r3, r1
 8006a6e:	3311      	adds	r3, #17
 8006a70:	2201      	movs	r2, #1
 8006a72:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8006a74:	7bfa      	ldrb	r2, [r7, #15]
 8006a76:	6879      	ldr	r1, [r7, #4]
 8006a78:	4613      	mov	r3, r2
 8006a7a:	009b      	lsls	r3, r3, #2
 8006a7c:	4413      	add	r3, r2
 8006a7e:	00db      	lsls	r3, r3, #3
 8006a80:	440b      	add	r3, r1
 8006a82:	3310      	adds	r3, #16
 8006a84:	7bfa      	ldrb	r2, [r7, #15]
 8006a86:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8006a88:	7bfa      	ldrb	r2, [r7, #15]
 8006a8a:	6879      	ldr	r1, [r7, #4]
 8006a8c:	4613      	mov	r3, r2
 8006a8e:	009b      	lsls	r3, r3, #2
 8006a90:	4413      	add	r3, r2
 8006a92:	00db      	lsls	r3, r3, #3
 8006a94:	440b      	add	r3, r1
 8006a96:	3313      	adds	r3, #19
 8006a98:	2200      	movs	r2, #0
 8006a9a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8006a9c:	7bfa      	ldrb	r2, [r7, #15]
 8006a9e:	6879      	ldr	r1, [r7, #4]
 8006aa0:	4613      	mov	r3, r2
 8006aa2:	009b      	lsls	r3, r3, #2
 8006aa4:	4413      	add	r3, r2
 8006aa6:	00db      	lsls	r3, r3, #3
 8006aa8:	440b      	add	r3, r1
 8006aaa:	3320      	adds	r3, #32
 8006aac:	2200      	movs	r2, #0
 8006aae:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8006ab0:	7bfa      	ldrb	r2, [r7, #15]
 8006ab2:	6879      	ldr	r1, [r7, #4]
 8006ab4:	4613      	mov	r3, r2
 8006ab6:	009b      	lsls	r3, r3, #2
 8006ab8:	4413      	add	r3, r2
 8006aba:	00db      	lsls	r3, r3, #3
 8006abc:	440b      	add	r3, r1
 8006abe:	3324      	adds	r3, #36	@ 0x24
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8006ac4:	7bfb      	ldrb	r3, [r7, #15]
 8006ac6:	6879      	ldr	r1, [r7, #4]
 8006ac8:	1c5a      	adds	r2, r3, #1
 8006aca:	4613      	mov	r3, r2
 8006acc:	009b      	lsls	r3, r3, #2
 8006ace:	4413      	add	r3, r2
 8006ad0:	00db      	lsls	r3, r3, #3
 8006ad2:	440b      	add	r3, r1
 8006ad4:	2200      	movs	r2, #0
 8006ad6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006ad8:	7bfb      	ldrb	r3, [r7, #15]
 8006ada:	3301      	adds	r3, #1
 8006adc:	73fb      	strb	r3, [r7, #15]
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	791b      	ldrb	r3, [r3, #4]
 8006ae2:	7bfa      	ldrb	r2, [r7, #15]
 8006ae4:	429a      	cmp	r2, r3
 8006ae6:	d3bb      	bcc.n	8006a60 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006ae8:	2300      	movs	r3, #0
 8006aea:	73fb      	strb	r3, [r7, #15]
 8006aec:	e044      	b.n	8006b78 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8006aee:	7bfa      	ldrb	r2, [r7, #15]
 8006af0:	6879      	ldr	r1, [r7, #4]
 8006af2:	4613      	mov	r3, r2
 8006af4:	009b      	lsls	r3, r3, #2
 8006af6:	4413      	add	r3, r2
 8006af8:	00db      	lsls	r3, r3, #3
 8006afa:	440b      	add	r3, r1
 8006afc:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8006b00:	2200      	movs	r2, #0
 8006b02:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8006b04:	7bfa      	ldrb	r2, [r7, #15]
 8006b06:	6879      	ldr	r1, [r7, #4]
 8006b08:	4613      	mov	r3, r2
 8006b0a:	009b      	lsls	r3, r3, #2
 8006b0c:	4413      	add	r3, r2
 8006b0e:	00db      	lsls	r3, r3, #3
 8006b10:	440b      	add	r3, r1
 8006b12:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006b16:	7bfa      	ldrb	r2, [r7, #15]
 8006b18:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8006b1a:	7bfa      	ldrb	r2, [r7, #15]
 8006b1c:	6879      	ldr	r1, [r7, #4]
 8006b1e:	4613      	mov	r3, r2
 8006b20:	009b      	lsls	r3, r3, #2
 8006b22:	4413      	add	r3, r2
 8006b24:	00db      	lsls	r3, r3, #3
 8006b26:	440b      	add	r3, r1
 8006b28:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8006b2c:	2200      	movs	r2, #0
 8006b2e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8006b30:	7bfa      	ldrb	r2, [r7, #15]
 8006b32:	6879      	ldr	r1, [r7, #4]
 8006b34:	4613      	mov	r3, r2
 8006b36:	009b      	lsls	r3, r3, #2
 8006b38:	4413      	add	r3, r2
 8006b3a:	00db      	lsls	r3, r3, #3
 8006b3c:	440b      	add	r3, r1
 8006b3e:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8006b42:	2200      	movs	r2, #0
 8006b44:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8006b46:	7bfa      	ldrb	r2, [r7, #15]
 8006b48:	6879      	ldr	r1, [r7, #4]
 8006b4a:	4613      	mov	r3, r2
 8006b4c:	009b      	lsls	r3, r3, #2
 8006b4e:	4413      	add	r3, r2
 8006b50:	00db      	lsls	r3, r3, #3
 8006b52:	440b      	add	r3, r1
 8006b54:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8006b58:	2200      	movs	r2, #0
 8006b5a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8006b5c:	7bfa      	ldrb	r2, [r7, #15]
 8006b5e:	6879      	ldr	r1, [r7, #4]
 8006b60:	4613      	mov	r3, r2
 8006b62:	009b      	lsls	r3, r3, #2
 8006b64:	4413      	add	r3, r2
 8006b66:	00db      	lsls	r3, r3, #3
 8006b68:	440b      	add	r3, r1
 8006b6a:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8006b6e:	2200      	movs	r2, #0
 8006b70:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006b72:	7bfb      	ldrb	r3, [r7, #15]
 8006b74:	3301      	adds	r3, #1
 8006b76:	73fb      	strb	r3, [r7, #15]
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	791b      	ldrb	r3, [r3, #4]
 8006b7c:	7bfa      	ldrb	r2, [r7, #15]
 8006b7e:	429a      	cmp	r2, r3
 8006b80:	d3b5      	bcc.n	8006aee <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	6818      	ldr	r0, [r3, #0]
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	3304      	adds	r3, #4
 8006b8a:	e893 0006 	ldmia.w	r3, {r1, r2}
 8006b8e:	f003 ffd5 	bl	800ab3c <USB_DevInit>

  hpcd->USB_Address = 0U;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	2200      	movs	r2, #0
 8006b96:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2201      	movs	r2, #1
 8006b9c:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	7a9b      	ldrb	r3, [r3, #10]
 8006ba4:	2b01      	cmp	r3, #1
 8006ba6:	d102      	bne.n	8006bae <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8006ba8:	6878      	ldr	r0, [r7, #4]
 8006baa:	f001 fc0e 	bl	80083ca <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8006bae:	2300      	movs	r3, #0
}
 8006bb0:	4618      	mov	r0, r3
 8006bb2:	3710      	adds	r7, #16
 8006bb4:	46bd      	mov	sp, r7
 8006bb6:	bd80      	pop	{r7, pc}

08006bb8 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8006bb8:	b580      	push	{r7, lr}
 8006bba:	b082      	sub	sp, #8
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8006bc6:	2b01      	cmp	r3, #1
 8006bc8:	d101      	bne.n	8006bce <HAL_PCD_Start+0x16>
 8006bca:	2302      	movs	r3, #2
 8006bcc:	e012      	b.n	8006bf4 <HAL_PCD_Start+0x3c>
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	2201      	movs	r2, #1
 8006bd2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	4618      	mov	r0, r3
 8006bdc:	f003 ff7c 	bl	800aad8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	4618      	mov	r0, r3
 8006be6:	f005 fd59 	bl	800c69c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	2200      	movs	r2, #0
 8006bee:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8006bf2:	2300      	movs	r3, #0
}
 8006bf4:	4618      	mov	r0, r3
 8006bf6:	3708      	adds	r7, #8
 8006bf8:	46bd      	mov	sp, r7
 8006bfa:	bd80      	pop	{r7, pc}

08006bfc <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	b084      	sub	sp, #16
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	4618      	mov	r0, r3
 8006c0a:	f005 fd5e 	bl	800c6ca <USB_ReadInterrupts>
 8006c0e:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d003      	beq.n	8006c22 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8006c1a:	6878      	ldr	r0, [r7, #4]
 8006c1c:	f000 fb06 	bl	800722c <PCD_EP_ISR_Handler>

    return;
 8006c20:	e110      	b.n	8006e44 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d013      	beq.n	8006c54 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006c34:	b29a      	uxth	r2, r3
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006c3e:	b292      	uxth	r2, r2
 8006c40:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8006c44:	6878      	ldr	r0, [r7, #4]
 8006c46:	f007 fc66 	bl	800e516 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8006c4a:	2100      	movs	r1, #0
 8006c4c:	6878      	ldr	r0, [r7, #4]
 8006c4e:	f000 f8fc 	bl	8006e4a <HAL_PCD_SetAddress>

    return;
 8006c52:	e0f7      	b.n	8006e44 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d00c      	beq.n	8006c78 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006c66:	b29a      	uxth	r2, r3
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006c70:	b292      	uxth	r2, r2
 8006c72:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8006c76:	e0e5      	b.n	8006e44 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d00c      	beq.n	8006c9c <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006c8a:	b29a      	uxth	r2, r3
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006c94:	b292      	uxth	r2, r2
 8006c96:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8006c9a:	e0d3      	b.n	8006e44 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d034      	beq.n	8006d10 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8006cae:	b29a      	uxth	r2, r3
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	f022 0204 	bic.w	r2, r2, #4
 8006cb8:	b292      	uxth	r2, r2
 8006cba:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8006cc6:	b29a      	uxth	r2, r3
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	f022 0208 	bic.w	r2, r2, #8
 8006cd0:	b292      	uxth	r2, r2
 8006cd2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8006cdc:	2b01      	cmp	r3, #1
 8006cde:	d107      	bne.n	8006cf0 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8006ce8:	2100      	movs	r1, #0
 8006cea:	6878      	ldr	r0, [r7, #4]
 8006cec:	f007 fe06 	bl	800e8fc <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8006cf0:	6878      	ldr	r0, [r7, #4]
 8006cf2:	f007 fc49 	bl	800e588 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006cfe:	b29a      	uxth	r2, r3
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006d08:	b292      	uxth	r2, r2
 8006d0a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8006d0e:	e099      	b.n	8006e44 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d027      	beq.n	8006d6a <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8006d22:	b29a      	uxth	r2, r3
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	f042 0208 	orr.w	r2, r2, #8
 8006d2c:	b292      	uxth	r2, r2
 8006d2e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006d3a:	b29a      	uxth	r2, r3
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006d44:	b292      	uxth	r2, r2
 8006d46:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8006d52:	b29a      	uxth	r2, r3
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	f042 0204 	orr.w	r2, r2, #4
 8006d5c:	b292      	uxth	r2, r2
 8006d5e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8006d62:	6878      	ldr	r0, [r7, #4]
 8006d64:	f007 fbf6 	bl	800e554 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8006d68:	e06c      	b.n	8006e44 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d040      	beq.n	8006df6 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006d7c:	b29a      	uxth	r2, r3
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006d86:	b292      	uxth	r2, r2
 8006d88:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d12b      	bne.n	8006dee <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8006d9e:	b29a      	uxth	r2, r3
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	f042 0204 	orr.w	r2, r2, #4
 8006da8:	b292      	uxth	r2, r2
 8006daa:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8006db6:	b29a      	uxth	r2, r3
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	f042 0208 	orr.w	r2, r2, #8
 8006dc0:	b292      	uxth	r2, r2
 8006dc2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	2201      	movs	r2, #1
 8006dca:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8006dd6:	b29b      	uxth	r3, r3
 8006dd8:	089b      	lsrs	r3, r3, #2
 8006dda:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8006de4:	2101      	movs	r1, #1
 8006de6:	6878      	ldr	r0, [r7, #4]
 8006de8:	f007 fd88 	bl	800e8fc <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8006dec:	e02a      	b.n	8006e44 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8006dee:	6878      	ldr	r0, [r7, #4]
 8006df0:	f007 fbb0 	bl	800e554 <HAL_PCD_SuspendCallback>
    return;
 8006df4:	e026      	b.n	8006e44 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d00f      	beq.n	8006e20 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006e08:	b29a      	uxth	r2, r3
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8006e12:	b292      	uxth	r2, r2
 8006e14:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8006e18:	6878      	ldr	r0, [r7, #4]
 8006e1a:	f007 fb6e 	bl	800e4fa <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8006e1e:	e011      	b.n	8006e44 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d00c      	beq.n	8006e44 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006e32:	b29a      	uxth	r2, r3
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006e3c:	b292      	uxth	r2, r2
 8006e3e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8006e42:	bf00      	nop
  }
}
 8006e44:	3710      	adds	r7, #16
 8006e46:	46bd      	mov	sp, r7
 8006e48:	bd80      	pop	{r7, pc}

08006e4a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8006e4a:	b580      	push	{r7, lr}
 8006e4c:	b082      	sub	sp, #8
 8006e4e:	af00      	add	r7, sp, #0
 8006e50:	6078      	str	r0, [r7, #4]
 8006e52:	460b      	mov	r3, r1
 8006e54:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8006e5c:	2b01      	cmp	r3, #1
 8006e5e:	d101      	bne.n	8006e64 <HAL_PCD_SetAddress+0x1a>
 8006e60:	2302      	movs	r3, #2
 8006e62:	e012      	b.n	8006e8a <HAL_PCD_SetAddress+0x40>
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	2201      	movs	r2, #1
 8006e68:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	78fa      	ldrb	r2, [r7, #3]
 8006e70:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	78fa      	ldrb	r2, [r7, #3]
 8006e78:	4611      	mov	r1, r2
 8006e7a:	4618      	mov	r0, r3
 8006e7c:	f005 fbfa 	bl	800c674 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2200      	movs	r2, #0
 8006e84:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8006e88:	2300      	movs	r3, #0
}
 8006e8a:	4618      	mov	r0, r3
 8006e8c:	3708      	adds	r7, #8
 8006e8e:	46bd      	mov	sp, r7
 8006e90:	bd80      	pop	{r7, pc}

08006e92 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8006e92:	b580      	push	{r7, lr}
 8006e94:	b084      	sub	sp, #16
 8006e96:	af00      	add	r7, sp, #0
 8006e98:	6078      	str	r0, [r7, #4]
 8006e9a:	4608      	mov	r0, r1
 8006e9c:	4611      	mov	r1, r2
 8006e9e:	461a      	mov	r2, r3
 8006ea0:	4603      	mov	r3, r0
 8006ea2:	70fb      	strb	r3, [r7, #3]
 8006ea4:	460b      	mov	r3, r1
 8006ea6:	803b      	strh	r3, [r7, #0]
 8006ea8:	4613      	mov	r3, r2
 8006eaa:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8006eac:	2300      	movs	r3, #0
 8006eae:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006eb0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	da0e      	bge.n	8006ed6 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006eb8:	78fb      	ldrb	r3, [r7, #3]
 8006eba:	f003 0207 	and.w	r2, r3, #7
 8006ebe:	4613      	mov	r3, r2
 8006ec0:	009b      	lsls	r3, r3, #2
 8006ec2:	4413      	add	r3, r2
 8006ec4:	00db      	lsls	r3, r3, #3
 8006ec6:	3310      	adds	r3, #16
 8006ec8:	687a      	ldr	r2, [r7, #4]
 8006eca:	4413      	add	r3, r2
 8006ecc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	2201      	movs	r2, #1
 8006ed2:	705a      	strb	r2, [r3, #1]
 8006ed4:	e00e      	b.n	8006ef4 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006ed6:	78fb      	ldrb	r3, [r7, #3]
 8006ed8:	f003 0207 	and.w	r2, r3, #7
 8006edc:	4613      	mov	r3, r2
 8006ede:	009b      	lsls	r3, r3, #2
 8006ee0:	4413      	add	r3, r2
 8006ee2:	00db      	lsls	r3, r3, #3
 8006ee4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006ee8:	687a      	ldr	r2, [r7, #4]
 8006eea:	4413      	add	r3, r2
 8006eec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	2200      	movs	r2, #0
 8006ef2:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8006ef4:	78fb      	ldrb	r3, [r7, #3]
 8006ef6:	f003 0307 	and.w	r3, r3, #7
 8006efa:	b2da      	uxtb	r2, r3
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8006f00:	883b      	ldrh	r3, [r7, #0]
 8006f02:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	78ba      	ldrb	r2, [r7, #2]
 8006f0e:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8006f10:	78bb      	ldrb	r3, [r7, #2]
 8006f12:	2b02      	cmp	r3, #2
 8006f14:	d102      	bne.n	8006f1c <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	2200      	movs	r2, #0
 8006f1a:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8006f22:	2b01      	cmp	r3, #1
 8006f24:	d101      	bne.n	8006f2a <HAL_PCD_EP_Open+0x98>
 8006f26:	2302      	movs	r3, #2
 8006f28:	e00e      	b.n	8006f48 <HAL_PCD_EP_Open+0xb6>
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	2201      	movs	r2, #1
 8006f2e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	68f9      	ldr	r1, [r7, #12]
 8006f38:	4618      	mov	r0, r3
 8006f3a:	f003 fe1d 	bl	800ab78 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	2200      	movs	r2, #0
 8006f42:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8006f46:	7afb      	ldrb	r3, [r7, #11]
}
 8006f48:	4618      	mov	r0, r3
 8006f4a:	3710      	adds	r7, #16
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	bd80      	pop	{r7, pc}

08006f50 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006f50:	b580      	push	{r7, lr}
 8006f52:	b084      	sub	sp, #16
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	6078      	str	r0, [r7, #4]
 8006f58:	460b      	mov	r3, r1
 8006f5a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006f5c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	da0e      	bge.n	8006f82 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006f64:	78fb      	ldrb	r3, [r7, #3]
 8006f66:	f003 0207 	and.w	r2, r3, #7
 8006f6a:	4613      	mov	r3, r2
 8006f6c:	009b      	lsls	r3, r3, #2
 8006f6e:	4413      	add	r3, r2
 8006f70:	00db      	lsls	r3, r3, #3
 8006f72:	3310      	adds	r3, #16
 8006f74:	687a      	ldr	r2, [r7, #4]
 8006f76:	4413      	add	r3, r2
 8006f78:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	2201      	movs	r2, #1
 8006f7e:	705a      	strb	r2, [r3, #1]
 8006f80:	e00e      	b.n	8006fa0 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006f82:	78fb      	ldrb	r3, [r7, #3]
 8006f84:	f003 0207 	and.w	r2, r3, #7
 8006f88:	4613      	mov	r3, r2
 8006f8a:	009b      	lsls	r3, r3, #2
 8006f8c:	4413      	add	r3, r2
 8006f8e:	00db      	lsls	r3, r3, #3
 8006f90:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006f94:	687a      	ldr	r2, [r7, #4]
 8006f96:	4413      	add	r3, r2
 8006f98:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	2200      	movs	r2, #0
 8006f9e:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8006fa0:	78fb      	ldrb	r3, [r7, #3]
 8006fa2:	f003 0307 	and.w	r3, r3, #7
 8006fa6:	b2da      	uxtb	r2, r3
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8006fb2:	2b01      	cmp	r3, #1
 8006fb4:	d101      	bne.n	8006fba <HAL_PCD_EP_Close+0x6a>
 8006fb6:	2302      	movs	r3, #2
 8006fb8:	e00e      	b.n	8006fd8 <HAL_PCD_EP_Close+0x88>
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	2201      	movs	r2, #1
 8006fbe:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	68f9      	ldr	r1, [r7, #12]
 8006fc8:	4618      	mov	r0, r3
 8006fca:	f004 fabd 	bl	800b548 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	2200      	movs	r2, #0
 8006fd2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 8006fd6:	2300      	movs	r3, #0
}
 8006fd8:	4618      	mov	r0, r3
 8006fda:	3710      	adds	r7, #16
 8006fdc:	46bd      	mov	sp, r7
 8006fde:	bd80      	pop	{r7, pc}

08006fe0 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006fe0:	b580      	push	{r7, lr}
 8006fe2:	b086      	sub	sp, #24
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	60f8      	str	r0, [r7, #12]
 8006fe8:	607a      	str	r2, [r7, #4]
 8006fea:	603b      	str	r3, [r7, #0]
 8006fec:	460b      	mov	r3, r1
 8006fee:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006ff0:	7afb      	ldrb	r3, [r7, #11]
 8006ff2:	f003 0207 	and.w	r2, r3, #7
 8006ff6:	4613      	mov	r3, r2
 8006ff8:	009b      	lsls	r3, r3, #2
 8006ffa:	4413      	add	r3, r2
 8006ffc:	00db      	lsls	r3, r3, #3
 8006ffe:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007002:	68fa      	ldr	r2, [r7, #12]
 8007004:	4413      	add	r3, r2
 8007006:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007008:	697b      	ldr	r3, [r7, #20]
 800700a:	687a      	ldr	r2, [r7, #4]
 800700c:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800700e:	697b      	ldr	r3, [r7, #20]
 8007010:	683a      	ldr	r2, [r7, #0]
 8007012:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8007014:	697b      	ldr	r3, [r7, #20]
 8007016:	2200      	movs	r2, #0
 8007018:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800701a:	697b      	ldr	r3, [r7, #20]
 800701c:	2200      	movs	r2, #0
 800701e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007020:	7afb      	ldrb	r3, [r7, #11]
 8007022:	f003 0307 	and.w	r3, r3, #7
 8007026:	b2da      	uxtb	r2, r3
 8007028:	697b      	ldr	r3, [r7, #20]
 800702a:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	6979      	ldr	r1, [r7, #20]
 8007032:	4618      	mov	r0, r3
 8007034:	f004 fc75 	bl	800b922 <USB_EPStartXfer>

  return HAL_OK;
 8007038:	2300      	movs	r3, #0
}
 800703a:	4618      	mov	r0, r3
 800703c:	3718      	adds	r7, #24
 800703e:	46bd      	mov	sp, r7
 8007040:	bd80      	pop	{r7, pc}

08007042 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8007042:	b480      	push	{r7}
 8007044:	b083      	sub	sp, #12
 8007046:	af00      	add	r7, sp, #0
 8007048:	6078      	str	r0, [r7, #4]
 800704a:	460b      	mov	r3, r1
 800704c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800704e:	78fb      	ldrb	r3, [r7, #3]
 8007050:	f003 0207 	and.w	r2, r3, #7
 8007054:	6879      	ldr	r1, [r7, #4]
 8007056:	4613      	mov	r3, r2
 8007058:	009b      	lsls	r3, r3, #2
 800705a:	4413      	add	r3, r2
 800705c:	00db      	lsls	r3, r3, #3
 800705e:	440b      	add	r3, r1
 8007060:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8007064:	681b      	ldr	r3, [r3, #0]
}
 8007066:	4618      	mov	r0, r3
 8007068:	370c      	adds	r7, #12
 800706a:	46bd      	mov	sp, r7
 800706c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007070:	4770      	bx	lr

08007072 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007072:	b580      	push	{r7, lr}
 8007074:	b086      	sub	sp, #24
 8007076:	af00      	add	r7, sp, #0
 8007078:	60f8      	str	r0, [r7, #12]
 800707a:	607a      	str	r2, [r7, #4]
 800707c:	603b      	str	r3, [r7, #0]
 800707e:	460b      	mov	r3, r1
 8007080:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007082:	7afb      	ldrb	r3, [r7, #11]
 8007084:	f003 0207 	and.w	r2, r3, #7
 8007088:	4613      	mov	r3, r2
 800708a:	009b      	lsls	r3, r3, #2
 800708c:	4413      	add	r3, r2
 800708e:	00db      	lsls	r3, r3, #3
 8007090:	3310      	adds	r3, #16
 8007092:	68fa      	ldr	r2, [r7, #12]
 8007094:	4413      	add	r3, r2
 8007096:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007098:	697b      	ldr	r3, [r7, #20]
 800709a:	687a      	ldr	r2, [r7, #4]
 800709c:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800709e:	697b      	ldr	r3, [r7, #20]
 80070a0:	683a      	ldr	r2, [r7, #0]
 80070a2:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 80070a4:	697b      	ldr	r3, [r7, #20]
 80070a6:	2201      	movs	r2, #1
 80070a8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 80070ac:	697b      	ldr	r3, [r7, #20]
 80070ae:	683a      	ldr	r2, [r7, #0]
 80070b0:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 80070b2:	697b      	ldr	r3, [r7, #20]
 80070b4:	2200      	movs	r2, #0
 80070b6:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 80070b8:	697b      	ldr	r3, [r7, #20]
 80070ba:	2201      	movs	r2, #1
 80070bc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80070be:	7afb      	ldrb	r3, [r7, #11]
 80070c0:	f003 0307 	and.w	r3, r3, #7
 80070c4:	b2da      	uxtb	r2, r3
 80070c6:	697b      	ldr	r3, [r7, #20]
 80070c8:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	6979      	ldr	r1, [r7, #20]
 80070d0:	4618      	mov	r0, r3
 80070d2:	f004 fc26 	bl	800b922 <USB_EPStartXfer>

  return HAL_OK;
 80070d6:	2300      	movs	r3, #0
}
 80070d8:	4618      	mov	r0, r3
 80070da:	3718      	adds	r7, #24
 80070dc:	46bd      	mov	sp, r7
 80070de:	bd80      	pop	{r7, pc}

080070e0 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80070e0:	b580      	push	{r7, lr}
 80070e2:	b084      	sub	sp, #16
 80070e4:	af00      	add	r7, sp, #0
 80070e6:	6078      	str	r0, [r7, #4]
 80070e8:	460b      	mov	r3, r1
 80070ea:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80070ec:	78fb      	ldrb	r3, [r7, #3]
 80070ee:	f003 0307 	and.w	r3, r3, #7
 80070f2:	687a      	ldr	r2, [r7, #4]
 80070f4:	7912      	ldrb	r2, [r2, #4]
 80070f6:	4293      	cmp	r3, r2
 80070f8:	d901      	bls.n	80070fe <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80070fa:	2301      	movs	r3, #1
 80070fc:	e03e      	b.n	800717c <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80070fe:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007102:	2b00      	cmp	r3, #0
 8007104:	da0e      	bge.n	8007124 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007106:	78fb      	ldrb	r3, [r7, #3]
 8007108:	f003 0207 	and.w	r2, r3, #7
 800710c:	4613      	mov	r3, r2
 800710e:	009b      	lsls	r3, r3, #2
 8007110:	4413      	add	r3, r2
 8007112:	00db      	lsls	r3, r3, #3
 8007114:	3310      	adds	r3, #16
 8007116:	687a      	ldr	r2, [r7, #4]
 8007118:	4413      	add	r3, r2
 800711a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	2201      	movs	r2, #1
 8007120:	705a      	strb	r2, [r3, #1]
 8007122:	e00c      	b.n	800713e <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8007124:	78fa      	ldrb	r2, [r7, #3]
 8007126:	4613      	mov	r3, r2
 8007128:	009b      	lsls	r3, r3, #2
 800712a:	4413      	add	r3, r2
 800712c:	00db      	lsls	r3, r3, #3
 800712e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007132:	687a      	ldr	r2, [r7, #4]
 8007134:	4413      	add	r3, r2
 8007136:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	2200      	movs	r2, #0
 800713c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	2201      	movs	r2, #1
 8007142:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007144:	78fb      	ldrb	r3, [r7, #3]
 8007146:	f003 0307 	and.w	r3, r3, #7
 800714a:	b2da      	uxtb	r2, r3
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8007156:	2b01      	cmp	r3, #1
 8007158:	d101      	bne.n	800715e <HAL_PCD_EP_SetStall+0x7e>
 800715a:	2302      	movs	r3, #2
 800715c:	e00e      	b.n	800717c <HAL_PCD_EP_SetStall+0x9c>
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	2201      	movs	r2, #1
 8007162:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	68f9      	ldr	r1, [r7, #12]
 800716c:	4618      	mov	r0, r3
 800716e:	f005 f987 	bl	800c480 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	2200      	movs	r2, #0
 8007176:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800717a:	2300      	movs	r3, #0
}
 800717c:	4618      	mov	r0, r3
 800717e:	3710      	adds	r7, #16
 8007180:	46bd      	mov	sp, r7
 8007182:	bd80      	pop	{r7, pc}

08007184 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007184:	b580      	push	{r7, lr}
 8007186:	b084      	sub	sp, #16
 8007188:	af00      	add	r7, sp, #0
 800718a:	6078      	str	r0, [r7, #4]
 800718c:	460b      	mov	r3, r1
 800718e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8007190:	78fb      	ldrb	r3, [r7, #3]
 8007192:	f003 030f 	and.w	r3, r3, #15
 8007196:	687a      	ldr	r2, [r7, #4]
 8007198:	7912      	ldrb	r2, [r2, #4]
 800719a:	4293      	cmp	r3, r2
 800719c:	d901      	bls.n	80071a2 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800719e:	2301      	movs	r3, #1
 80071a0:	e040      	b.n	8007224 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80071a2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	da0e      	bge.n	80071c8 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80071aa:	78fb      	ldrb	r3, [r7, #3]
 80071ac:	f003 0207 	and.w	r2, r3, #7
 80071b0:	4613      	mov	r3, r2
 80071b2:	009b      	lsls	r3, r3, #2
 80071b4:	4413      	add	r3, r2
 80071b6:	00db      	lsls	r3, r3, #3
 80071b8:	3310      	adds	r3, #16
 80071ba:	687a      	ldr	r2, [r7, #4]
 80071bc:	4413      	add	r3, r2
 80071be:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	2201      	movs	r2, #1
 80071c4:	705a      	strb	r2, [r3, #1]
 80071c6:	e00e      	b.n	80071e6 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80071c8:	78fb      	ldrb	r3, [r7, #3]
 80071ca:	f003 0207 	and.w	r2, r3, #7
 80071ce:	4613      	mov	r3, r2
 80071d0:	009b      	lsls	r3, r3, #2
 80071d2:	4413      	add	r3, r2
 80071d4:	00db      	lsls	r3, r3, #3
 80071d6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80071da:	687a      	ldr	r2, [r7, #4]
 80071dc:	4413      	add	r3, r2
 80071de:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	2200      	movs	r2, #0
 80071e4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	2200      	movs	r2, #0
 80071ea:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80071ec:	78fb      	ldrb	r3, [r7, #3]
 80071ee:	f003 0307 	and.w	r3, r3, #7
 80071f2:	b2da      	uxtb	r2, r3
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80071fe:	2b01      	cmp	r3, #1
 8007200:	d101      	bne.n	8007206 <HAL_PCD_EP_ClrStall+0x82>
 8007202:	2302      	movs	r3, #2
 8007204:	e00e      	b.n	8007224 <HAL_PCD_EP_ClrStall+0xa0>
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	2201      	movs	r2, #1
 800720a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	68f9      	ldr	r1, [r7, #12]
 8007214:	4618      	mov	r0, r3
 8007216:	f005 f984 	bl	800c522 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	2200      	movs	r2, #0
 800721e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8007222:	2300      	movs	r3, #0
}
 8007224:	4618      	mov	r0, r3
 8007226:	3710      	adds	r7, #16
 8007228:	46bd      	mov	sp, r7
 800722a:	bd80      	pop	{r7, pc}

0800722c <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800722c:	b580      	push	{r7, lr}
 800722e:	b092      	sub	sp, #72	@ 0x48
 8007230:	af00      	add	r7, sp, #0
 8007232:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8007234:	e333      	b.n	800789e <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800723e:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8007240:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8007242:	b2db      	uxtb	r3, r3
 8007244:	f003 030f 	and.w	r3, r3, #15
 8007248:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 800724c:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8007250:	2b00      	cmp	r3, #0
 8007252:	f040 8108 	bne.w	8007466 <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8007256:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8007258:	f003 0310 	and.w	r3, r3, #16
 800725c:	2b00      	cmp	r3, #0
 800725e:	d14c      	bne.n	80072fa <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	881b      	ldrh	r3, [r3, #0]
 8007266:	b29b      	uxth	r3, r3
 8007268:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800726c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007270:	813b      	strh	r3, [r7, #8]
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681a      	ldr	r2, [r3, #0]
 8007276:	893b      	ldrh	r3, [r7, #8]
 8007278:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800727c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007280:	b29b      	uxth	r3, r3
 8007282:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	3310      	adds	r3, #16
 8007288:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007292:	b29b      	uxth	r3, r3
 8007294:	461a      	mov	r2, r3
 8007296:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007298:	781b      	ldrb	r3, [r3, #0]
 800729a:	00db      	lsls	r3, r3, #3
 800729c:	4413      	add	r3, r2
 800729e:	687a      	ldr	r2, [r7, #4]
 80072a0:	6812      	ldr	r2, [r2, #0]
 80072a2:	4413      	add	r3, r2
 80072a4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80072a8:	881b      	ldrh	r3, [r3, #0]
 80072aa:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80072ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80072b0:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80072b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80072b4:	695a      	ldr	r2, [r3, #20]
 80072b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80072b8:	69db      	ldr	r3, [r3, #28]
 80072ba:	441a      	add	r2, r3
 80072bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80072be:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80072c0:	2100      	movs	r1, #0
 80072c2:	6878      	ldr	r0, [r7, #4]
 80072c4:	f007 f8ff 	bl	800e4c6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	7b1b      	ldrb	r3, [r3, #12]
 80072cc:	b2db      	uxtb	r3, r3
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	f000 82e5 	beq.w	800789e <PCD_EP_ISR_Handler+0x672>
 80072d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80072d6:	699b      	ldr	r3, [r3, #24]
 80072d8:	2b00      	cmp	r3, #0
 80072da:	f040 82e0 	bne.w	800789e <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	7b1b      	ldrb	r3, [r3, #12]
 80072e2:	b2db      	uxtb	r3, r3
 80072e4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80072e8:	b2da      	uxtb	r2, r3
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	2200      	movs	r2, #0
 80072f6:	731a      	strb	r2, [r3, #12]
 80072f8:	e2d1      	b.n	800789e <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007300:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	881b      	ldrh	r3, [r3, #0]
 8007308:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800730a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800730c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007310:	2b00      	cmp	r3, #0
 8007312:	d032      	beq.n	800737a <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800731c:	b29b      	uxth	r3, r3
 800731e:	461a      	mov	r2, r3
 8007320:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007322:	781b      	ldrb	r3, [r3, #0]
 8007324:	00db      	lsls	r3, r3, #3
 8007326:	4413      	add	r3, r2
 8007328:	687a      	ldr	r2, [r7, #4]
 800732a:	6812      	ldr	r2, [r2, #0]
 800732c:	4413      	add	r3, r2
 800732e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007332:	881b      	ldrh	r3, [r3, #0]
 8007334:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8007338:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800733a:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	6818      	ldr	r0, [r3, #0]
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8007346:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007348:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800734a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800734c:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800734e:	b29b      	uxth	r3, r3
 8007350:	f005 fa0e 	bl	800c770 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	881b      	ldrh	r3, [r3, #0]
 800735a:	b29a      	uxth	r2, r3
 800735c:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8007360:	4013      	ands	r3, r2
 8007362:	817b      	strh	r3, [r7, #10]
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	897a      	ldrh	r2, [r7, #10]
 800736a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800736e:	b292      	uxth	r2, r2
 8007370:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8007372:	6878      	ldr	r0, [r7, #4]
 8007374:	f007 f87a 	bl	800e46c <HAL_PCD_SetupStageCallback>
 8007378:	e291      	b.n	800789e <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800737a:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800737e:	2b00      	cmp	r3, #0
 8007380:	f280 828d 	bge.w	800789e <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	881b      	ldrh	r3, [r3, #0]
 800738a:	b29a      	uxth	r2, r3
 800738c:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8007390:	4013      	ands	r3, r2
 8007392:	81fb      	strh	r3, [r7, #14]
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	89fa      	ldrh	r2, [r7, #14]
 800739a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800739e:	b292      	uxth	r2, r2
 80073a0:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80073aa:	b29b      	uxth	r3, r3
 80073ac:	461a      	mov	r2, r3
 80073ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80073b0:	781b      	ldrb	r3, [r3, #0]
 80073b2:	00db      	lsls	r3, r3, #3
 80073b4:	4413      	add	r3, r2
 80073b6:	687a      	ldr	r2, [r7, #4]
 80073b8:	6812      	ldr	r2, [r2, #0]
 80073ba:	4413      	add	r3, r2
 80073bc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80073c0:	881b      	ldrh	r3, [r3, #0]
 80073c2:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80073c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80073c8:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80073ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80073cc:	69db      	ldr	r3, [r3, #28]
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d019      	beq.n	8007406 <PCD_EP_ISR_Handler+0x1da>
 80073d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80073d4:	695b      	ldr	r3, [r3, #20]
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d015      	beq.n	8007406 <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	6818      	ldr	r0, [r3, #0]
 80073de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80073e0:	6959      	ldr	r1, [r3, #20]
 80073e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80073e4:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80073e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80073e8:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80073ea:	b29b      	uxth	r3, r3
 80073ec:	f005 f9c0 	bl	800c770 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80073f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80073f2:	695a      	ldr	r2, [r3, #20]
 80073f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80073f6:	69db      	ldr	r3, [r3, #28]
 80073f8:	441a      	add	r2, r3
 80073fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80073fc:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80073fe:	2100      	movs	r1, #0
 8007400:	6878      	ldr	r0, [r7, #4]
 8007402:	f007 f845 	bl	800e490 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	881b      	ldrh	r3, [r3, #0]
 800740c:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 800740e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007410:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007414:	2b00      	cmp	r3, #0
 8007416:	f040 8242 	bne.w	800789e <PCD_EP_ISR_Handler+0x672>
 800741a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800741c:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8007420:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007424:	f000 823b 	beq.w	800789e <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	881b      	ldrh	r3, [r3, #0]
 800742e:	b29b      	uxth	r3, r3
 8007430:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007434:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007438:	81bb      	strh	r3, [r7, #12]
 800743a:	89bb      	ldrh	r3, [r7, #12]
 800743c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007440:	81bb      	strh	r3, [r7, #12]
 8007442:	89bb      	ldrh	r3, [r7, #12]
 8007444:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007448:	81bb      	strh	r3, [r7, #12]
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681a      	ldr	r2, [r3, #0]
 800744e:	89bb      	ldrh	r3, [r7, #12]
 8007450:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007454:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007458:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800745c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007460:	b29b      	uxth	r3, r3
 8007462:	8013      	strh	r3, [r2, #0]
 8007464:	e21b      	b.n	800789e <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	461a      	mov	r2, r3
 800746c:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8007470:	009b      	lsls	r3, r3, #2
 8007472:	4413      	add	r3, r2
 8007474:	881b      	ldrh	r3, [r3, #0]
 8007476:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8007478:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800747c:	2b00      	cmp	r3, #0
 800747e:	f280 80f1 	bge.w	8007664 <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	461a      	mov	r2, r3
 8007488:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800748c:	009b      	lsls	r3, r3, #2
 800748e:	4413      	add	r3, r2
 8007490:	881b      	ldrh	r3, [r3, #0]
 8007492:	b29a      	uxth	r2, r3
 8007494:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8007498:	4013      	ands	r3, r2
 800749a:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	461a      	mov	r2, r3
 80074a2:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80074a6:	009b      	lsls	r3, r3, #2
 80074a8:	4413      	add	r3, r2
 80074aa:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80074ac:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80074b0:	b292      	uxth	r2, r2
 80074b2:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80074b4:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 80074b8:	4613      	mov	r3, r2
 80074ba:	009b      	lsls	r3, r3, #2
 80074bc:	4413      	add	r3, r2
 80074be:	00db      	lsls	r3, r3, #3
 80074c0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80074c4:	687a      	ldr	r2, [r7, #4]
 80074c6:	4413      	add	r3, r2
 80074c8:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 80074ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80074cc:	7b1b      	ldrb	r3, [r3, #12]
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d123      	bne.n	800751a <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80074da:	b29b      	uxth	r3, r3
 80074dc:	461a      	mov	r2, r3
 80074de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80074e0:	781b      	ldrb	r3, [r3, #0]
 80074e2:	00db      	lsls	r3, r3, #3
 80074e4:	4413      	add	r3, r2
 80074e6:	687a      	ldr	r2, [r7, #4]
 80074e8:	6812      	ldr	r2, [r2, #0]
 80074ea:	4413      	add	r3, r2
 80074ec:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80074f0:	881b      	ldrh	r3, [r3, #0]
 80074f2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80074f6:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 80074fa:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80074fe:	2b00      	cmp	r3, #0
 8007500:	f000 808b 	beq.w	800761a <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	6818      	ldr	r0, [r3, #0]
 8007508:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800750a:	6959      	ldr	r1, [r3, #20]
 800750c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800750e:	88da      	ldrh	r2, [r3, #6]
 8007510:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8007514:	f005 f92c 	bl	800c770 <USB_ReadPMA>
 8007518:	e07f      	b.n	800761a <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800751a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800751c:	78db      	ldrb	r3, [r3, #3]
 800751e:	2b02      	cmp	r3, #2
 8007520:	d109      	bne.n	8007536 <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8007522:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007524:	461a      	mov	r2, r3
 8007526:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007528:	6878      	ldr	r0, [r7, #4]
 800752a:	f000 f9c6 	bl	80078ba <HAL_PCD_EP_DB_Receive>
 800752e:	4603      	mov	r3, r0
 8007530:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8007534:	e071      	b.n	800761a <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	461a      	mov	r2, r3
 800753c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800753e:	781b      	ldrb	r3, [r3, #0]
 8007540:	009b      	lsls	r3, r3, #2
 8007542:	4413      	add	r3, r2
 8007544:	881b      	ldrh	r3, [r3, #0]
 8007546:	b29b      	uxth	r3, r3
 8007548:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800754c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007550:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	461a      	mov	r2, r3
 8007558:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800755a:	781b      	ldrb	r3, [r3, #0]
 800755c:	009b      	lsls	r3, r3, #2
 800755e:	441a      	add	r2, r3
 8007560:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8007562:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007566:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800756a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800756e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007572:	b29b      	uxth	r3, r3
 8007574:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	461a      	mov	r2, r3
 800757c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800757e:	781b      	ldrb	r3, [r3, #0]
 8007580:	009b      	lsls	r3, r3, #2
 8007582:	4413      	add	r3, r2
 8007584:	881b      	ldrh	r3, [r3, #0]
 8007586:	b29b      	uxth	r3, r3
 8007588:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800758c:	2b00      	cmp	r3, #0
 800758e:	d022      	beq.n	80075d6 <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007598:	b29b      	uxth	r3, r3
 800759a:	461a      	mov	r2, r3
 800759c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800759e:	781b      	ldrb	r3, [r3, #0]
 80075a0:	00db      	lsls	r3, r3, #3
 80075a2:	4413      	add	r3, r2
 80075a4:	687a      	ldr	r2, [r7, #4]
 80075a6:	6812      	ldr	r2, [r2, #0]
 80075a8:	4413      	add	r3, r2
 80075aa:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80075ae:	881b      	ldrh	r3, [r3, #0]
 80075b0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80075b4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 80075b8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d02c      	beq.n	800761a <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	6818      	ldr	r0, [r3, #0]
 80075c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80075c6:	6959      	ldr	r1, [r3, #20]
 80075c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80075ca:	891a      	ldrh	r2, [r3, #8]
 80075cc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80075d0:	f005 f8ce 	bl	800c770 <USB_ReadPMA>
 80075d4:	e021      	b.n	800761a <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80075de:	b29b      	uxth	r3, r3
 80075e0:	461a      	mov	r2, r3
 80075e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80075e4:	781b      	ldrb	r3, [r3, #0]
 80075e6:	00db      	lsls	r3, r3, #3
 80075e8:	4413      	add	r3, r2
 80075ea:	687a      	ldr	r2, [r7, #4]
 80075ec:	6812      	ldr	r2, [r2, #0]
 80075ee:	4413      	add	r3, r2
 80075f0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80075f4:	881b      	ldrh	r3, [r3, #0]
 80075f6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80075fa:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 80075fe:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8007602:	2b00      	cmp	r3, #0
 8007604:	d009      	beq.n	800761a <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	6818      	ldr	r0, [r3, #0]
 800760a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800760c:	6959      	ldr	r1, [r3, #20]
 800760e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007610:	895a      	ldrh	r2, [r3, #10]
 8007612:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8007616:	f005 f8ab 	bl	800c770 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800761a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800761c:	69da      	ldr	r2, [r3, #28]
 800761e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8007622:	441a      	add	r2, r3
 8007624:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007626:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8007628:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800762a:	695a      	ldr	r2, [r3, #20]
 800762c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8007630:	441a      	add	r2, r3
 8007632:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007634:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8007636:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007638:	699b      	ldr	r3, [r3, #24]
 800763a:	2b00      	cmp	r3, #0
 800763c:	d005      	beq.n	800764a <PCD_EP_ISR_Handler+0x41e>
 800763e:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8007642:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007644:	691b      	ldr	r3, [r3, #16]
 8007646:	429a      	cmp	r2, r3
 8007648:	d206      	bcs.n	8007658 <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800764a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800764c:	781b      	ldrb	r3, [r3, #0]
 800764e:	4619      	mov	r1, r3
 8007650:	6878      	ldr	r0, [r7, #4]
 8007652:	f006 ff1d 	bl	800e490 <HAL_PCD_DataOutStageCallback>
 8007656:	e005      	b.n	8007664 <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800765e:	4618      	mov	r0, r3
 8007660:	f004 f95f 	bl	800b922 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8007664:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007666:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800766a:	2b00      	cmp	r3, #0
 800766c:	f000 8117 	beq.w	800789e <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 8007670:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8007674:	4613      	mov	r3, r2
 8007676:	009b      	lsls	r3, r3, #2
 8007678:	4413      	add	r3, r2
 800767a:	00db      	lsls	r3, r3, #3
 800767c:	3310      	adds	r3, #16
 800767e:	687a      	ldr	r2, [r7, #4]
 8007680:	4413      	add	r3, r2
 8007682:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	461a      	mov	r2, r3
 800768a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800768e:	009b      	lsls	r3, r3, #2
 8007690:	4413      	add	r3, r2
 8007692:	881b      	ldrh	r3, [r3, #0]
 8007694:	b29b      	uxth	r3, r3
 8007696:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800769a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800769e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	461a      	mov	r2, r3
 80076a6:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80076aa:	009b      	lsls	r3, r3, #2
 80076ac:	441a      	add	r2, r3
 80076ae:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80076b0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80076b4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80076b8:	b29b      	uxth	r3, r3
 80076ba:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 80076bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80076be:	78db      	ldrb	r3, [r3, #3]
 80076c0:	2b01      	cmp	r3, #1
 80076c2:	f040 80a1 	bne.w	8007808 <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 80076c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80076c8:	2200      	movs	r2, #0
 80076ca:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 80076cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80076ce:	7b1b      	ldrb	r3, [r3, #12]
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	f000 8092 	beq.w	80077fa <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80076d6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80076d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d046      	beq.n	800776e <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80076e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80076e2:	785b      	ldrb	r3, [r3, #1]
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d126      	bne.n	8007736 <PCD_EP_ISR_Handler+0x50a>
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	617b      	str	r3, [r7, #20]
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80076f6:	b29b      	uxth	r3, r3
 80076f8:	461a      	mov	r2, r3
 80076fa:	697b      	ldr	r3, [r7, #20]
 80076fc:	4413      	add	r3, r2
 80076fe:	617b      	str	r3, [r7, #20]
 8007700:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007702:	781b      	ldrb	r3, [r3, #0]
 8007704:	00da      	lsls	r2, r3, #3
 8007706:	697b      	ldr	r3, [r7, #20]
 8007708:	4413      	add	r3, r2
 800770a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800770e:	613b      	str	r3, [r7, #16]
 8007710:	693b      	ldr	r3, [r7, #16]
 8007712:	881b      	ldrh	r3, [r3, #0]
 8007714:	b29b      	uxth	r3, r3
 8007716:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800771a:	b29a      	uxth	r2, r3
 800771c:	693b      	ldr	r3, [r7, #16]
 800771e:	801a      	strh	r2, [r3, #0]
 8007720:	693b      	ldr	r3, [r7, #16]
 8007722:	881b      	ldrh	r3, [r3, #0]
 8007724:	b29b      	uxth	r3, r3
 8007726:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800772a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800772e:	b29a      	uxth	r2, r3
 8007730:	693b      	ldr	r3, [r7, #16]
 8007732:	801a      	strh	r2, [r3, #0]
 8007734:	e061      	b.n	80077fa <PCD_EP_ISR_Handler+0x5ce>
 8007736:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007738:	785b      	ldrb	r3, [r3, #1]
 800773a:	2b01      	cmp	r3, #1
 800773c:	d15d      	bne.n	80077fa <PCD_EP_ISR_Handler+0x5ce>
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	61fb      	str	r3, [r7, #28]
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800774c:	b29b      	uxth	r3, r3
 800774e:	461a      	mov	r2, r3
 8007750:	69fb      	ldr	r3, [r7, #28]
 8007752:	4413      	add	r3, r2
 8007754:	61fb      	str	r3, [r7, #28]
 8007756:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007758:	781b      	ldrb	r3, [r3, #0]
 800775a:	00da      	lsls	r2, r3, #3
 800775c:	69fb      	ldr	r3, [r7, #28]
 800775e:	4413      	add	r3, r2
 8007760:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007764:	61bb      	str	r3, [r7, #24]
 8007766:	69bb      	ldr	r3, [r7, #24]
 8007768:	2200      	movs	r2, #0
 800776a:	801a      	strh	r2, [r3, #0]
 800776c:	e045      	b.n	80077fa <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007774:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007776:	785b      	ldrb	r3, [r3, #1]
 8007778:	2b00      	cmp	r3, #0
 800777a:	d126      	bne.n	80077ca <PCD_EP_ISR_Handler+0x59e>
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	627b      	str	r3, [r7, #36]	@ 0x24
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800778a:	b29b      	uxth	r3, r3
 800778c:	461a      	mov	r2, r3
 800778e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007790:	4413      	add	r3, r2
 8007792:	627b      	str	r3, [r7, #36]	@ 0x24
 8007794:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007796:	781b      	ldrb	r3, [r3, #0]
 8007798:	00da      	lsls	r2, r3, #3
 800779a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800779c:	4413      	add	r3, r2
 800779e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80077a2:	623b      	str	r3, [r7, #32]
 80077a4:	6a3b      	ldr	r3, [r7, #32]
 80077a6:	881b      	ldrh	r3, [r3, #0]
 80077a8:	b29b      	uxth	r3, r3
 80077aa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80077ae:	b29a      	uxth	r2, r3
 80077b0:	6a3b      	ldr	r3, [r7, #32]
 80077b2:	801a      	strh	r2, [r3, #0]
 80077b4:	6a3b      	ldr	r3, [r7, #32]
 80077b6:	881b      	ldrh	r3, [r3, #0]
 80077b8:	b29b      	uxth	r3, r3
 80077ba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80077be:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80077c2:	b29a      	uxth	r2, r3
 80077c4:	6a3b      	ldr	r3, [r7, #32]
 80077c6:	801a      	strh	r2, [r3, #0]
 80077c8:	e017      	b.n	80077fa <PCD_EP_ISR_Handler+0x5ce>
 80077ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80077cc:	785b      	ldrb	r3, [r3, #1]
 80077ce:	2b01      	cmp	r3, #1
 80077d0:	d113      	bne.n	80077fa <PCD_EP_ISR_Handler+0x5ce>
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80077da:	b29b      	uxth	r3, r3
 80077dc:	461a      	mov	r2, r3
 80077de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077e0:	4413      	add	r3, r2
 80077e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80077e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80077e6:	781b      	ldrb	r3, [r3, #0]
 80077e8:	00da      	lsls	r2, r3, #3
 80077ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077ec:	4413      	add	r3, r2
 80077ee:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80077f2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80077f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077f6:	2200      	movs	r2, #0
 80077f8:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80077fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80077fc:	781b      	ldrb	r3, [r3, #0]
 80077fe:	4619      	mov	r1, r3
 8007800:	6878      	ldr	r0, [r7, #4]
 8007802:	f006 fe60 	bl	800e4c6 <HAL_PCD_DataInStageCallback>
 8007806:	e04a      	b.n	800789e <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8007808:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800780a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800780e:	2b00      	cmp	r3, #0
 8007810:	d13f      	bne.n	8007892 <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800781a:	b29b      	uxth	r3, r3
 800781c:	461a      	mov	r2, r3
 800781e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007820:	781b      	ldrb	r3, [r3, #0]
 8007822:	00db      	lsls	r3, r3, #3
 8007824:	4413      	add	r3, r2
 8007826:	687a      	ldr	r2, [r7, #4]
 8007828:	6812      	ldr	r2, [r2, #0]
 800782a:	4413      	add	r3, r2
 800782c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007830:	881b      	ldrh	r3, [r3, #0]
 8007832:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007836:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 8007838:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800783a:	699a      	ldr	r2, [r3, #24]
 800783c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800783e:	429a      	cmp	r2, r3
 8007840:	d906      	bls.n	8007850 <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 8007842:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007844:	699a      	ldr	r2, [r3, #24]
 8007846:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8007848:	1ad2      	subs	r2, r2, r3
 800784a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800784c:	619a      	str	r2, [r3, #24]
 800784e:	e002      	b.n	8007856 <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 8007850:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007852:	2200      	movs	r2, #0
 8007854:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8007856:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007858:	699b      	ldr	r3, [r3, #24]
 800785a:	2b00      	cmp	r3, #0
 800785c:	d106      	bne.n	800786c <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800785e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007860:	781b      	ldrb	r3, [r3, #0]
 8007862:	4619      	mov	r1, r3
 8007864:	6878      	ldr	r0, [r7, #4]
 8007866:	f006 fe2e 	bl	800e4c6 <HAL_PCD_DataInStageCallback>
 800786a:	e018      	b.n	800789e <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800786c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800786e:	695a      	ldr	r2, [r3, #20]
 8007870:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8007872:	441a      	add	r2, r3
 8007874:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007876:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8007878:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800787a:	69da      	ldr	r2, [r3, #28]
 800787c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800787e:	441a      	add	r2, r3
 8007880:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007882:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800788a:	4618      	mov	r0, r3
 800788c:	f004 f849 	bl	800b922 <USB_EPStartXfer>
 8007890:	e005      	b.n	800789e <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8007892:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007894:	461a      	mov	r2, r3
 8007896:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007898:	6878      	ldr	r0, [r7, #4]
 800789a:	f000 f917 	bl	8007acc <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80078a6:	b29b      	uxth	r3, r3
 80078a8:	b21b      	sxth	r3, r3
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	f6ff acc3 	blt.w	8007236 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 80078b0:	2300      	movs	r3, #0
}
 80078b2:	4618      	mov	r0, r3
 80078b4:	3748      	adds	r7, #72	@ 0x48
 80078b6:	46bd      	mov	sp, r7
 80078b8:	bd80      	pop	{r7, pc}

080078ba <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80078ba:	b580      	push	{r7, lr}
 80078bc:	b088      	sub	sp, #32
 80078be:	af00      	add	r7, sp, #0
 80078c0:	60f8      	str	r0, [r7, #12]
 80078c2:	60b9      	str	r1, [r7, #8]
 80078c4:	4613      	mov	r3, r2
 80078c6:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80078c8:	88fb      	ldrh	r3, [r7, #6]
 80078ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d07c      	beq.n	80079cc <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80078da:	b29b      	uxth	r3, r3
 80078dc:	461a      	mov	r2, r3
 80078de:	68bb      	ldr	r3, [r7, #8]
 80078e0:	781b      	ldrb	r3, [r3, #0]
 80078e2:	00db      	lsls	r3, r3, #3
 80078e4:	4413      	add	r3, r2
 80078e6:	68fa      	ldr	r2, [r7, #12]
 80078e8:	6812      	ldr	r2, [r2, #0]
 80078ea:	4413      	add	r3, r2
 80078ec:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80078f0:	881b      	ldrh	r3, [r3, #0]
 80078f2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80078f6:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80078f8:	68bb      	ldr	r3, [r7, #8]
 80078fa:	699a      	ldr	r2, [r3, #24]
 80078fc:	8b7b      	ldrh	r3, [r7, #26]
 80078fe:	429a      	cmp	r2, r3
 8007900:	d306      	bcc.n	8007910 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8007902:	68bb      	ldr	r3, [r7, #8]
 8007904:	699a      	ldr	r2, [r3, #24]
 8007906:	8b7b      	ldrh	r3, [r7, #26]
 8007908:	1ad2      	subs	r2, r2, r3
 800790a:	68bb      	ldr	r3, [r7, #8]
 800790c:	619a      	str	r2, [r3, #24]
 800790e:	e002      	b.n	8007916 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8007910:	68bb      	ldr	r3, [r7, #8]
 8007912:	2200      	movs	r2, #0
 8007914:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8007916:	68bb      	ldr	r3, [r7, #8]
 8007918:	699b      	ldr	r3, [r3, #24]
 800791a:	2b00      	cmp	r3, #0
 800791c:	d123      	bne.n	8007966 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	461a      	mov	r2, r3
 8007924:	68bb      	ldr	r3, [r7, #8]
 8007926:	781b      	ldrb	r3, [r3, #0]
 8007928:	009b      	lsls	r3, r3, #2
 800792a:	4413      	add	r3, r2
 800792c:	881b      	ldrh	r3, [r3, #0]
 800792e:	b29b      	uxth	r3, r3
 8007930:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007934:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007938:	833b      	strh	r3, [r7, #24]
 800793a:	8b3b      	ldrh	r3, [r7, #24]
 800793c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007940:	833b      	strh	r3, [r7, #24]
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	461a      	mov	r2, r3
 8007948:	68bb      	ldr	r3, [r7, #8]
 800794a:	781b      	ldrb	r3, [r3, #0]
 800794c:	009b      	lsls	r3, r3, #2
 800794e:	441a      	add	r2, r3
 8007950:	8b3b      	ldrh	r3, [r7, #24]
 8007952:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007956:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800795a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800795e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007962:	b29b      	uxth	r3, r3
 8007964:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8007966:	88fb      	ldrh	r3, [r7, #6]
 8007968:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800796c:	2b00      	cmp	r3, #0
 800796e:	d01f      	beq.n	80079b0 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	461a      	mov	r2, r3
 8007976:	68bb      	ldr	r3, [r7, #8]
 8007978:	781b      	ldrb	r3, [r3, #0]
 800797a:	009b      	lsls	r3, r3, #2
 800797c:	4413      	add	r3, r2
 800797e:	881b      	ldrh	r3, [r3, #0]
 8007980:	b29b      	uxth	r3, r3
 8007982:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007986:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800798a:	82fb      	strh	r3, [r7, #22]
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	461a      	mov	r2, r3
 8007992:	68bb      	ldr	r3, [r7, #8]
 8007994:	781b      	ldrb	r3, [r3, #0]
 8007996:	009b      	lsls	r3, r3, #2
 8007998:	441a      	add	r2, r3
 800799a:	8afb      	ldrh	r3, [r7, #22]
 800799c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80079a0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80079a4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80079a8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80079ac:	b29b      	uxth	r3, r3
 80079ae:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80079b0:	8b7b      	ldrh	r3, [r7, #26]
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	f000 8085 	beq.w	8007ac2 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	6818      	ldr	r0, [r3, #0]
 80079bc:	68bb      	ldr	r3, [r7, #8]
 80079be:	6959      	ldr	r1, [r3, #20]
 80079c0:	68bb      	ldr	r3, [r7, #8]
 80079c2:	891a      	ldrh	r2, [r3, #8]
 80079c4:	8b7b      	ldrh	r3, [r7, #26]
 80079c6:	f004 fed3 	bl	800c770 <USB_ReadPMA>
 80079ca:	e07a      	b.n	8007ac2 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80079d4:	b29b      	uxth	r3, r3
 80079d6:	461a      	mov	r2, r3
 80079d8:	68bb      	ldr	r3, [r7, #8]
 80079da:	781b      	ldrb	r3, [r3, #0]
 80079dc:	00db      	lsls	r3, r3, #3
 80079de:	4413      	add	r3, r2
 80079e0:	68fa      	ldr	r2, [r7, #12]
 80079e2:	6812      	ldr	r2, [r2, #0]
 80079e4:	4413      	add	r3, r2
 80079e6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80079ea:	881b      	ldrh	r3, [r3, #0]
 80079ec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80079f0:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80079f2:	68bb      	ldr	r3, [r7, #8]
 80079f4:	699a      	ldr	r2, [r3, #24]
 80079f6:	8b7b      	ldrh	r3, [r7, #26]
 80079f8:	429a      	cmp	r2, r3
 80079fa:	d306      	bcc.n	8007a0a <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 80079fc:	68bb      	ldr	r3, [r7, #8]
 80079fe:	699a      	ldr	r2, [r3, #24]
 8007a00:	8b7b      	ldrh	r3, [r7, #26]
 8007a02:	1ad2      	subs	r2, r2, r3
 8007a04:	68bb      	ldr	r3, [r7, #8]
 8007a06:	619a      	str	r2, [r3, #24]
 8007a08:	e002      	b.n	8007a10 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8007a0a:	68bb      	ldr	r3, [r7, #8]
 8007a0c:	2200      	movs	r2, #0
 8007a0e:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8007a10:	68bb      	ldr	r3, [r7, #8]
 8007a12:	699b      	ldr	r3, [r3, #24]
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d123      	bne.n	8007a60 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	461a      	mov	r2, r3
 8007a1e:	68bb      	ldr	r3, [r7, #8]
 8007a20:	781b      	ldrb	r3, [r3, #0]
 8007a22:	009b      	lsls	r3, r3, #2
 8007a24:	4413      	add	r3, r2
 8007a26:	881b      	ldrh	r3, [r3, #0]
 8007a28:	b29b      	uxth	r3, r3
 8007a2a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007a2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007a32:	83fb      	strh	r3, [r7, #30]
 8007a34:	8bfb      	ldrh	r3, [r7, #30]
 8007a36:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007a3a:	83fb      	strh	r3, [r7, #30]
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	461a      	mov	r2, r3
 8007a42:	68bb      	ldr	r3, [r7, #8]
 8007a44:	781b      	ldrb	r3, [r3, #0]
 8007a46:	009b      	lsls	r3, r3, #2
 8007a48:	441a      	add	r2, r3
 8007a4a:	8bfb      	ldrh	r3, [r7, #30]
 8007a4c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007a50:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007a54:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007a58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007a5c:	b29b      	uxth	r3, r3
 8007a5e:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8007a60:	88fb      	ldrh	r3, [r7, #6]
 8007a62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d11f      	bne.n	8007aaa <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	461a      	mov	r2, r3
 8007a70:	68bb      	ldr	r3, [r7, #8]
 8007a72:	781b      	ldrb	r3, [r3, #0]
 8007a74:	009b      	lsls	r3, r3, #2
 8007a76:	4413      	add	r3, r2
 8007a78:	881b      	ldrh	r3, [r3, #0]
 8007a7a:	b29b      	uxth	r3, r3
 8007a7c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007a80:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007a84:	83bb      	strh	r3, [r7, #28]
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	461a      	mov	r2, r3
 8007a8c:	68bb      	ldr	r3, [r7, #8]
 8007a8e:	781b      	ldrb	r3, [r3, #0]
 8007a90:	009b      	lsls	r3, r3, #2
 8007a92:	441a      	add	r2, r3
 8007a94:	8bbb      	ldrh	r3, [r7, #28]
 8007a96:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007a9a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007a9e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007aa2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007aa6:	b29b      	uxth	r3, r3
 8007aa8:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8007aaa:	8b7b      	ldrh	r3, [r7, #26]
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d008      	beq.n	8007ac2 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	6818      	ldr	r0, [r3, #0]
 8007ab4:	68bb      	ldr	r3, [r7, #8]
 8007ab6:	6959      	ldr	r1, [r3, #20]
 8007ab8:	68bb      	ldr	r3, [r7, #8]
 8007aba:	895a      	ldrh	r2, [r3, #10]
 8007abc:	8b7b      	ldrh	r3, [r7, #26]
 8007abe:	f004 fe57 	bl	800c770 <USB_ReadPMA>
    }
  }

  return count;
 8007ac2:	8b7b      	ldrh	r3, [r7, #26]
}
 8007ac4:	4618      	mov	r0, r3
 8007ac6:	3720      	adds	r7, #32
 8007ac8:	46bd      	mov	sp, r7
 8007aca:	bd80      	pop	{r7, pc}

08007acc <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8007acc:	b580      	push	{r7, lr}
 8007ace:	b0a6      	sub	sp, #152	@ 0x98
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	60f8      	str	r0, [r7, #12]
 8007ad4:	60b9      	str	r1, [r7, #8]
 8007ad6:	4613      	mov	r3, r2
 8007ad8:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8007ada:	88fb      	ldrh	r3, [r7, #6]
 8007adc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	f000 81f7 	beq.w	8007ed4 <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007aee:	b29b      	uxth	r3, r3
 8007af0:	461a      	mov	r2, r3
 8007af2:	68bb      	ldr	r3, [r7, #8]
 8007af4:	781b      	ldrb	r3, [r3, #0]
 8007af6:	00db      	lsls	r3, r3, #3
 8007af8:	4413      	add	r3, r2
 8007afa:	68fa      	ldr	r2, [r7, #12]
 8007afc:	6812      	ldr	r2, [r2, #0]
 8007afe:	4413      	add	r3, r2
 8007b00:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007b04:	881b      	ldrh	r3, [r3, #0]
 8007b06:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007b0a:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 8007b0e:	68bb      	ldr	r3, [r7, #8]
 8007b10:	699a      	ldr	r2, [r3, #24]
 8007b12:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007b16:	429a      	cmp	r2, r3
 8007b18:	d907      	bls.n	8007b2a <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8007b1a:	68bb      	ldr	r3, [r7, #8]
 8007b1c:	699a      	ldr	r2, [r3, #24]
 8007b1e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007b22:	1ad2      	subs	r2, r2, r3
 8007b24:	68bb      	ldr	r3, [r7, #8]
 8007b26:	619a      	str	r2, [r3, #24]
 8007b28:	e002      	b.n	8007b30 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8007b2a:	68bb      	ldr	r3, [r7, #8]
 8007b2c:	2200      	movs	r2, #0
 8007b2e:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8007b30:	68bb      	ldr	r3, [r7, #8]
 8007b32:	699b      	ldr	r3, [r3, #24]
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	f040 80e1 	bne.w	8007cfc <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007b3a:	68bb      	ldr	r3, [r7, #8]
 8007b3c:	785b      	ldrb	r3, [r3, #1]
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d126      	bne.n	8007b90 <HAL_PCD_EP_DB_Transmit+0xc4>
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	633b      	str	r3, [r7, #48]	@ 0x30
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007b50:	b29b      	uxth	r3, r3
 8007b52:	461a      	mov	r2, r3
 8007b54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b56:	4413      	add	r3, r2
 8007b58:	633b      	str	r3, [r7, #48]	@ 0x30
 8007b5a:	68bb      	ldr	r3, [r7, #8]
 8007b5c:	781b      	ldrb	r3, [r3, #0]
 8007b5e:	00da      	lsls	r2, r3, #3
 8007b60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b62:	4413      	add	r3, r2
 8007b64:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007b68:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007b6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b6c:	881b      	ldrh	r3, [r3, #0]
 8007b6e:	b29b      	uxth	r3, r3
 8007b70:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007b74:	b29a      	uxth	r2, r3
 8007b76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b78:	801a      	strh	r2, [r3, #0]
 8007b7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b7c:	881b      	ldrh	r3, [r3, #0]
 8007b7e:	b29b      	uxth	r3, r3
 8007b80:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007b84:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007b88:	b29a      	uxth	r2, r3
 8007b8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b8c:	801a      	strh	r2, [r3, #0]
 8007b8e:	e01a      	b.n	8007bc6 <HAL_PCD_EP_DB_Transmit+0xfa>
 8007b90:	68bb      	ldr	r3, [r7, #8]
 8007b92:	785b      	ldrb	r3, [r3, #1]
 8007b94:	2b01      	cmp	r3, #1
 8007b96:	d116      	bne.n	8007bc6 <HAL_PCD_EP_DB_Transmit+0xfa>
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007ba6:	b29b      	uxth	r3, r3
 8007ba8:	461a      	mov	r2, r3
 8007baa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bac:	4413      	add	r3, r2
 8007bae:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007bb0:	68bb      	ldr	r3, [r7, #8]
 8007bb2:	781b      	ldrb	r3, [r3, #0]
 8007bb4:	00da      	lsls	r2, r3, #3
 8007bb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bb8:	4413      	add	r3, r2
 8007bba:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007bbe:	637b      	str	r3, [r7, #52]	@ 0x34
 8007bc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007bc2:	2200      	movs	r2, #0
 8007bc4:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007bcc:	68bb      	ldr	r3, [r7, #8]
 8007bce:	785b      	ldrb	r3, [r3, #1]
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d126      	bne.n	8007c22 <HAL_PCD_EP_DB_Transmit+0x156>
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	623b      	str	r3, [r7, #32]
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007be2:	b29b      	uxth	r3, r3
 8007be4:	461a      	mov	r2, r3
 8007be6:	6a3b      	ldr	r3, [r7, #32]
 8007be8:	4413      	add	r3, r2
 8007bea:	623b      	str	r3, [r7, #32]
 8007bec:	68bb      	ldr	r3, [r7, #8]
 8007bee:	781b      	ldrb	r3, [r3, #0]
 8007bf0:	00da      	lsls	r2, r3, #3
 8007bf2:	6a3b      	ldr	r3, [r7, #32]
 8007bf4:	4413      	add	r3, r2
 8007bf6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007bfa:	61fb      	str	r3, [r7, #28]
 8007bfc:	69fb      	ldr	r3, [r7, #28]
 8007bfe:	881b      	ldrh	r3, [r3, #0]
 8007c00:	b29b      	uxth	r3, r3
 8007c02:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007c06:	b29a      	uxth	r2, r3
 8007c08:	69fb      	ldr	r3, [r7, #28]
 8007c0a:	801a      	strh	r2, [r3, #0]
 8007c0c:	69fb      	ldr	r3, [r7, #28]
 8007c0e:	881b      	ldrh	r3, [r3, #0]
 8007c10:	b29b      	uxth	r3, r3
 8007c12:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007c16:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007c1a:	b29a      	uxth	r2, r3
 8007c1c:	69fb      	ldr	r3, [r7, #28]
 8007c1e:	801a      	strh	r2, [r3, #0]
 8007c20:	e017      	b.n	8007c52 <HAL_PCD_EP_DB_Transmit+0x186>
 8007c22:	68bb      	ldr	r3, [r7, #8]
 8007c24:	785b      	ldrb	r3, [r3, #1]
 8007c26:	2b01      	cmp	r3, #1
 8007c28:	d113      	bne.n	8007c52 <HAL_PCD_EP_DB_Transmit+0x186>
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007c32:	b29b      	uxth	r3, r3
 8007c34:	461a      	mov	r2, r3
 8007c36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c38:	4413      	add	r3, r2
 8007c3a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007c3c:	68bb      	ldr	r3, [r7, #8]
 8007c3e:	781b      	ldrb	r3, [r3, #0]
 8007c40:	00da      	lsls	r2, r3, #3
 8007c42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c44:	4413      	add	r3, r2
 8007c46:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007c4a:	627b      	str	r3, [r7, #36]	@ 0x24
 8007c4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c4e:	2200      	movs	r2, #0
 8007c50:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8007c52:	68bb      	ldr	r3, [r7, #8]
 8007c54:	78db      	ldrb	r3, [r3, #3]
 8007c56:	2b02      	cmp	r3, #2
 8007c58:	d123      	bne.n	8007ca2 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	461a      	mov	r2, r3
 8007c60:	68bb      	ldr	r3, [r7, #8]
 8007c62:	781b      	ldrb	r3, [r3, #0]
 8007c64:	009b      	lsls	r3, r3, #2
 8007c66:	4413      	add	r3, r2
 8007c68:	881b      	ldrh	r3, [r3, #0]
 8007c6a:	b29b      	uxth	r3, r3
 8007c6c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007c70:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007c74:	837b      	strh	r3, [r7, #26]
 8007c76:	8b7b      	ldrh	r3, [r7, #26]
 8007c78:	f083 0320 	eor.w	r3, r3, #32
 8007c7c:	837b      	strh	r3, [r7, #26]
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	461a      	mov	r2, r3
 8007c84:	68bb      	ldr	r3, [r7, #8]
 8007c86:	781b      	ldrb	r3, [r3, #0]
 8007c88:	009b      	lsls	r3, r3, #2
 8007c8a:	441a      	add	r2, r3
 8007c8c:	8b7b      	ldrh	r3, [r7, #26]
 8007c8e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007c92:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007c96:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007c9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c9e:	b29b      	uxth	r3, r3
 8007ca0:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8007ca2:	68bb      	ldr	r3, [r7, #8]
 8007ca4:	781b      	ldrb	r3, [r3, #0]
 8007ca6:	4619      	mov	r1, r3
 8007ca8:	68f8      	ldr	r0, [r7, #12]
 8007caa:	f006 fc0c 	bl	800e4c6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8007cae:	88fb      	ldrh	r3, [r7, #6]
 8007cb0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d01f      	beq.n	8007cf8 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	461a      	mov	r2, r3
 8007cbe:	68bb      	ldr	r3, [r7, #8]
 8007cc0:	781b      	ldrb	r3, [r3, #0]
 8007cc2:	009b      	lsls	r3, r3, #2
 8007cc4:	4413      	add	r3, r2
 8007cc6:	881b      	ldrh	r3, [r3, #0]
 8007cc8:	b29b      	uxth	r3, r3
 8007cca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007cce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007cd2:	833b      	strh	r3, [r7, #24]
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	461a      	mov	r2, r3
 8007cda:	68bb      	ldr	r3, [r7, #8]
 8007cdc:	781b      	ldrb	r3, [r3, #0]
 8007cde:	009b      	lsls	r3, r3, #2
 8007ce0:	441a      	add	r2, r3
 8007ce2:	8b3b      	ldrh	r3, [r7, #24]
 8007ce4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007ce8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007cec:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007cf0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007cf4:	b29b      	uxth	r3, r3
 8007cf6:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8007cf8:	2300      	movs	r3, #0
 8007cfa:	e31f      	b.n	800833c <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8007cfc:	88fb      	ldrh	r3, [r7, #6]
 8007cfe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d021      	beq.n	8007d4a <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	461a      	mov	r2, r3
 8007d0c:	68bb      	ldr	r3, [r7, #8]
 8007d0e:	781b      	ldrb	r3, [r3, #0]
 8007d10:	009b      	lsls	r3, r3, #2
 8007d12:	4413      	add	r3, r2
 8007d14:	881b      	ldrh	r3, [r3, #0]
 8007d16:	b29b      	uxth	r3, r3
 8007d18:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007d1c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d20:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	461a      	mov	r2, r3
 8007d2a:	68bb      	ldr	r3, [r7, #8]
 8007d2c:	781b      	ldrb	r3, [r3, #0]
 8007d2e:	009b      	lsls	r3, r3, #2
 8007d30:	441a      	add	r2, r3
 8007d32:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8007d36:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007d3a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007d3e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007d42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007d46:	b29b      	uxth	r3, r3
 8007d48:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8007d4a:	68bb      	ldr	r3, [r7, #8]
 8007d4c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007d50:	2b01      	cmp	r3, #1
 8007d52:	f040 82ca 	bne.w	80082ea <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8007d56:	68bb      	ldr	r3, [r7, #8]
 8007d58:	695a      	ldr	r2, [r3, #20]
 8007d5a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007d5e:	441a      	add	r2, r3
 8007d60:	68bb      	ldr	r3, [r7, #8]
 8007d62:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8007d64:	68bb      	ldr	r3, [r7, #8]
 8007d66:	69da      	ldr	r2, [r3, #28]
 8007d68:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007d6c:	441a      	add	r2, r3
 8007d6e:	68bb      	ldr	r3, [r7, #8]
 8007d70:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8007d72:	68bb      	ldr	r3, [r7, #8]
 8007d74:	6a1a      	ldr	r2, [r3, #32]
 8007d76:	68bb      	ldr	r3, [r7, #8]
 8007d78:	691b      	ldr	r3, [r3, #16]
 8007d7a:	429a      	cmp	r2, r3
 8007d7c:	d309      	bcc.n	8007d92 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 8007d7e:	68bb      	ldr	r3, [r7, #8]
 8007d80:	691b      	ldr	r3, [r3, #16]
 8007d82:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8007d84:	68bb      	ldr	r3, [r7, #8]
 8007d86:	6a1a      	ldr	r2, [r3, #32]
 8007d88:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007d8a:	1ad2      	subs	r2, r2, r3
 8007d8c:	68bb      	ldr	r3, [r7, #8]
 8007d8e:	621a      	str	r2, [r3, #32]
 8007d90:	e015      	b.n	8007dbe <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 8007d92:	68bb      	ldr	r3, [r7, #8]
 8007d94:	6a1b      	ldr	r3, [r3, #32]
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d107      	bne.n	8007daa <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 8007d9a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007d9e:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8007da0:	68bb      	ldr	r3, [r7, #8]
 8007da2:	2200      	movs	r2, #0
 8007da4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8007da8:	e009      	b.n	8007dbe <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8007daa:	68bb      	ldr	r3, [r7, #8]
 8007dac:	2200      	movs	r2, #0
 8007dae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8007db2:	68bb      	ldr	r3, [r7, #8]
 8007db4:	6a1b      	ldr	r3, [r3, #32]
 8007db6:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8007db8:	68bb      	ldr	r3, [r7, #8]
 8007dba:	2200      	movs	r2, #0
 8007dbc:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8007dbe:	68bb      	ldr	r3, [r7, #8]
 8007dc0:	785b      	ldrb	r3, [r3, #1]
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d15f      	bne.n	8007e86 <HAL_PCD_EP_DB_Transmit+0x3ba>
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	643b      	str	r3, [r7, #64]	@ 0x40
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007dd4:	b29b      	uxth	r3, r3
 8007dd6:	461a      	mov	r2, r3
 8007dd8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007dda:	4413      	add	r3, r2
 8007ddc:	643b      	str	r3, [r7, #64]	@ 0x40
 8007dde:	68bb      	ldr	r3, [r7, #8]
 8007de0:	781b      	ldrb	r3, [r3, #0]
 8007de2:	00da      	lsls	r2, r3, #3
 8007de4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007de6:	4413      	add	r3, r2
 8007de8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007dec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007dee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007df0:	881b      	ldrh	r3, [r3, #0]
 8007df2:	b29b      	uxth	r3, r3
 8007df4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007df8:	b29a      	uxth	r2, r3
 8007dfa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007dfc:	801a      	strh	r2, [r3, #0]
 8007dfe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d10a      	bne.n	8007e1a <HAL_PCD_EP_DB_Transmit+0x34e>
 8007e04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007e06:	881b      	ldrh	r3, [r3, #0]
 8007e08:	b29b      	uxth	r3, r3
 8007e0a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007e0e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007e12:	b29a      	uxth	r2, r3
 8007e14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007e16:	801a      	strh	r2, [r3, #0]
 8007e18:	e051      	b.n	8007ebe <HAL_PCD_EP_DB_Transmit+0x3f2>
 8007e1a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007e1c:	2b3e      	cmp	r3, #62	@ 0x3e
 8007e1e:	d816      	bhi.n	8007e4e <HAL_PCD_EP_DB_Transmit+0x382>
 8007e20:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007e22:	085b      	lsrs	r3, r3, #1
 8007e24:	653b      	str	r3, [r7, #80]	@ 0x50
 8007e26:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007e28:	f003 0301 	and.w	r3, r3, #1
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d002      	beq.n	8007e36 <HAL_PCD_EP_DB_Transmit+0x36a>
 8007e30:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007e32:	3301      	adds	r3, #1
 8007e34:	653b      	str	r3, [r7, #80]	@ 0x50
 8007e36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007e38:	881b      	ldrh	r3, [r3, #0]
 8007e3a:	b29a      	uxth	r2, r3
 8007e3c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007e3e:	b29b      	uxth	r3, r3
 8007e40:	029b      	lsls	r3, r3, #10
 8007e42:	b29b      	uxth	r3, r3
 8007e44:	4313      	orrs	r3, r2
 8007e46:	b29a      	uxth	r2, r3
 8007e48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007e4a:	801a      	strh	r2, [r3, #0]
 8007e4c:	e037      	b.n	8007ebe <HAL_PCD_EP_DB_Transmit+0x3f2>
 8007e4e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007e50:	095b      	lsrs	r3, r3, #5
 8007e52:	653b      	str	r3, [r7, #80]	@ 0x50
 8007e54:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007e56:	f003 031f 	and.w	r3, r3, #31
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d102      	bne.n	8007e64 <HAL_PCD_EP_DB_Transmit+0x398>
 8007e5e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007e60:	3b01      	subs	r3, #1
 8007e62:	653b      	str	r3, [r7, #80]	@ 0x50
 8007e64:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007e66:	881b      	ldrh	r3, [r3, #0]
 8007e68:	b29a      	uxth	r2, r3
 8007e6a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007e6c:	b29b      	uxth	r3, r3
 8007e6e:	029b      	lsls	r3, r3, #10
 8007e70:	b29b      	uxth	r3, r3
 8007e72:	4313      	orrs	r3, r2
 8007e74:	b29b      	uxth	r3, r3
 8007e76:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007e7a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007e7e:	b29a      	uxth	r2, r3
 8007e80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007e82:	801a      	strh	r2, [r3, #0]
 8007e84:	e01b      	b.n	8007ebe <HAL_PCD_EP_DB_Transmit+0x3f2>
 8007e86:	68bb      	ldr	r3, [r7, #8]
 8007e88:	785b      	ldrb	r3, [r3, #1]
 8007e8a:	2b01      	cmp	r3, #1
 8007e8c:	d117      	bne.n	8007ebe <HAL_PCD_EP_DB_Transmit+0x3f2>
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007e9c:	b29b      	uxth	r3, r3
 8007e9e:	461a      	mov	r2, r3
 8007ea0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007ea2:	4413      	add	r3, r2
 8007ea4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007ea6:	68bb      	ldr	r3, [r7, #8]
 8007ea8:	781b      	ldrb	r3, [r3, #0]
 8007eaa:	00da      	lsls	r2, r3, #3
 8007eac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007eae:	4413      	add	r3, r2
 8007eb0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007eb4:	647b      	str	r3, [r7, #68]	@ 0x44
 8007eb6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007eb8:	b29a      	uxth	r2, r3
 8007eba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007ebc:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	6818      	ldr	r0, [r3, #0]
 8007ec2:	68bb      	ldr	r3, [r7, #8]
 8007ec4:	6959      	ldr	r1, [r3, #20]
 8007ec6:	68bb      	ldr	r3, [r7, #8]
 8007ec8:	891a      	ldrh	r2, [r3, #8]
 8007eca:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007ecc:	b29b      	uxth	r3, r3
 8007ece:	f004 fc0c 	bl	800c6ea <USB_WritePMA>
 8007ed2:	e20a      	b.n	80082ea <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007edc:	b29b      	uxth	r3, r3
 8007ede:	461a      	mov	r2, r3
 8007ee0:	68bb      	ldr	r3, [r7, #8]
 8007ee2:	781b      	ldrb	r3, [r3, #0]
 8007ee4:	00db      	lsls	r3, r3, #3
 8007ee6:	4413      	add	r3, r2
 8007ee8:	68fa      	ldr	r2, [r7, #12]
 8007eea:	6812      	ldr	r2, [r2, #0]
 8007eec:	4413      	add	r3, r2
 8007eee:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007ef2:	881b      	ldrh	r3, [r3, #0]
 8007ef4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007ef8:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 8007efc:	68bb      	ldr	r3, [r7, #8]
 8007efe:	699a      	ldr	r2, [r3, #24]
 8007f00:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007f04:	429a      	cmp	r2, r3
 8007f06:	d307      	bcc.n	8007f18 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 8007f08:	68bb      	ldr	r3, [r7, #8]
 8007f0a:	699a      	ldr	r2, [r3, #24]
 8007f0c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007f10:	1ad2      	subs	r2, r2, r3
 8007f12:	68bb      	ldr	r3, [r7, #8]
 8007f14:	619a      	str	r2, [r3, #24]
 8007f16:	e002      	b.n	8007f1e <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 8007f18:	68bb      	ldr	r3, [r7, #8]
 8007f1a:	2200      	movs	r2, #0
 8007f1c:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8007f1e:	68bb      	ldr	r3, [r7, #8]
 8007f20:	699b      	ldr	r3, [r3, #24]
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	f040 80f6 	bne.w	8008114 <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007f28:	68bb      	ldr	r3, [r7, #8]
 8007f2a:	785b      	ldrb	r3, [r3, #1]
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d126      	bne.n	8007f7e <HAL_PCD_EP_DB_Transmit+0x4b2>
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	677b      	str	r3, [r7, #116]	@ 0x74
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007f3e:	b29b      	uxth	r3, r3
 8007f40:	461a      	mov	r2, r3
 8007f42:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007f44:	4413      	add	r3, r2
 8007f46:	677b      	str	r3, [r7, #116]	@ 0x74
 8007f48:	68bb      	ldr	r3, [r7, #8]
 8007f4a:	781b      	ldrb	r3, [r3, #0]
 8007f4c:	00da      	lsls	r2, r3, #3
 8007f4e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007f50:	4413      	add	r3, r2
 8007f52:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007f56:	673b      	str	r3, [r7, #112]	@ 0x70
 8007f58:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007f5a:	881b      	ldrh	r3, [r3, #0]
 8007f5c:	b29b      	uxth	r3, r3
 8007f5e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007f62:	b29a      	uxth	r2, r3
 8007f64:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007f66:	801a      	strh	r2, [r3, #0]
 8007f68:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007f6a:	881b      	ldrh	r3, [r3, #0]
 8007f6c:	b29b      	uxth	r3, r3
 8007f6e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007f72:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007f76:	b29a      	uxth	r2, r3
 8007f78:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007f7a:	801a      	strh	r2, [r3, #0]
 8007f7c:	e01a      	b.n	8007fb4 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8007f7e:	68bb      	ldr	r3, [r7, #8]
 8007f80:	785b      	ldrb	r3, [r3, #1]
 8007f82:	2b01      	cmp	r3, #1
 8007f84:	d116      	bne.n	8007fb4 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007f94:	b29b      	uxth	r3, r3
 8007f96:	461a      	mov	r2, r3
 8007f98:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007f9a:	4413      	add	r3, r2
 8007f9c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007f9e:	68bb      	ldr	r3, [r7, #8]
 8007fa0:	781b      	ldrb	r3, [r3, #0]
 8007fa2:	00da      	lsls	r2, r3, #3
 8007fa4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007fa6:	4413      	add	r3, r2
 8007fa8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007fac:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007fae:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007fb0:	2200      	movs	r2, #0
 8007fb2:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007fbc:	68bb      	ldr	r3, [r7, #8]
 8007fbe:	785b      	ldrb	r3, [r3, #1]
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d12f      	bne.n	8008024 <HAL_PCD_EP_DB_Transmit+0x558>
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007fd4:	b29b      	uxth	r3, r3
 8007fd6:	461a      	mov	r2, r3
 8007fd8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007fdc:	4413      	add	r3, r2
 8007fde:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007fe2:	68bb      	ldr	r3, [r7, #8]
 8007fe4:	781b      	ldrb	r3, [r3, #0]
 8007fe6:	00da      	lsls	r2, r3, #3
 8007fe8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007fec:	4413      	add	r3, r2
 8007fee:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007ff2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007ff6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007ffa:	881b      	ldrh	r3, [r3, #0]
 8007ffc:	b29b      	uxth	r3, r3
 8007ffe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008002:	b29a      	uxth	r2, r3
 8008004:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008008:	801a      	strh	r2, [r3, #0]
 800800a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800800e:	881b      	ldrh	r3, [r3, #0]
 8008010:	b29b      	uxth	r3, r3
 8008012:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008016:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800801a:	b29a      	uxth	r2, r3
 800801c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008020:	801a      	strh	r2, [r3, #0]
 8008022:	e01c      	b.n	800805e <HAL_PCD_EP_DB_Transmit+0x592>
 8008024:	68bb      	ldr	r3, [r7, #8]
 8008026:	785b      	ldrb	r3, [r3, #1]
 8008028:	2b01      	cmp	r3, #1
 800802a:	d118      	bne.n	800805e <HAL_PCD_EP_DB_Transmit+0x592>
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008034:	b29b      	uxth	r3, r3
 8008036:	461a      	mov	r2, r3
 8008038:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800803c:	4413      	add	r3, r2
 800803e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008042:	68bb      	ldr	r3, [r7, #8]
 8008044:	781b      	ldrb	r3, [r3, #0]
 8008046:	00da      	lsls	r2, r3, #3
 8008048:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800804c:	4413      	add	r3, r2
 800804e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008052:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008056:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800805a:	2200      	movs	r2, #0
 800805c:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800805e:	68bb      	ldr	r3, [r7, #8]
 8008060:	78db      	ldrb	r3, [r3, #3]
 8008062:	2b02      	cmp	r3, #2
 8008064:	d127      	bne.n	80080b6 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	461a      	mov	r2, r3
 800806c:	68bb      	ldr	r3, [r7, #8]
 800806e:	781b      	ldrb	r3, [r3, #0]
 8008070:	009b      	lsls	r3, r3, #2
 8008072:	4413      	add	r3, r2
 8008074:	881b      	ldrh	r3, [r3, #0]
 8008076:	b29b      	uxth	r3, r3
 8008078:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800807c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008080:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8008084:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8008088:	f083 0320 	eor.w	r3, r3, #32
 800808c:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	461a      	mov	r2, r3
 8008096:	68bb      	ldr	r3, [r7, #8]
 8008098:	781b      	ldrb	r3, [r3, #0]
 800809a:	009b      	lsls	r3, r3, #2
 800809c:	441a      	add	r2, r3
 800809e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80080a2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80080a6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80080aa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80080ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80080b2:	b29b      	uxth	r3, r3
 80080b4:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80080b6:	68bb      	ldr	r3, [r7, #8]
 80080b8:	781b      	ldrb	r3, [r3, #0]
 80080ba:	4619      	mov	r1, r3
 80080bc:	68f8      	ldr	r0, [r7, #12]
 80080be:	f006 fa02 	bl	800e4c6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80080c2:	88fb      	ldrh	r3, [r7, #6]
 80080c4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d121      	bne.n	8008110 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	461a      	mov	r2, r3
 80080d2:	68bb      	ldr	r3, [r7, #8]
 80080d4:	781b      	ldrb	r3, [r3, #0]
 80080d6:	009b      	lsls	r3, r3, #2
 80080d8:	4413      	add	r3, r2
 80080da:	881b      	ldrh	r3, [r3, #0]
 80080dc:	b29b      	uxth	r3, r3
 80080de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80080e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80080e6:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	461a      	mov	r2, r3
 80080f0:	68bb      	ldr	r3, [r7, #8]
 80080f2:	781b      	ldrb	r3, [r3, #0]
 80080f4:	009b      	lsls	r3, r3, #2
 80080f6:	441a      	add	r2, r3
 80080f8:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80080fc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008100:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008104:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008108:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800810c:	b29b      	uxth	r3, r3
 800810e:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8008110:	2300      	movs	r3, #0
 8008112:	e113      	b.n	800833c <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8008114:	88fb      	ldrh	r3, [r7, #6]
 8008116:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800811a:	2b00      	cmp	r3, #0
 800811c:	d121      	bne.n	8008162 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	461a      	mov	r2, r3
 8008124:	68bb      	ldr	r3, [r7, #8]
 8008126:	781b      	ldrb	r3, [r3, #0]
 8008128:	009b      	lsls	r3, r3, #2
 800812a:	4413      	add	r3, r2
 800812c:	881b      	ldrh	r3, [r3, #0]
 800812e:	b29b      	uxth	r3, r3
 8008130:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008134:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008138:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	461a      	mov	r2, r3
 8008142:	68bb      	ldr	r3, [r7, #8]
 8008144:	781b      	ldrb	r3, [r3, #0]
 8008146:	009b      	lsls	r3, r3, #2
 8008148:	441a      	add	r2, r3
 800814a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800814e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008152:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008156:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800815a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800815e:	b29b      	uxth	r3, r3
 8008160:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8008162:	68bb      	ldr	r3, [r7, #8]
 8008164:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008168:	2b01      	cmp	r3, #1
 800816a:	f040 80be 	bne.w	80082ea <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800816e:	68bb      	ldr	r3, [r7, #8]
 8008170:	695a      	ldr	r2, [r3, #20]
 8008172:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008176:	441a      	add	r2, r3
 8008178:	68bb      	ldr	r3, [r7, #8]
 800817a:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800817c:	68bb      	ldr	r3, [r7, #8]
 800817e:	69da      	ldr	r2, [r3, #28]
 8008180:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008184:	441a      	add	r2, r3
 8008186:	68bb      	ldr	r3, [r7, #8]
 8008188:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800818a:	68bb      	ldr	r3, [r7, #8]
 800818c:	6a1a      	ldr	r2, [r3, #32]
 800818e:	68bb      	ldr	r3, [r7, #8]
 8008190:	691b      	ldr	r3, [r3, #16]
 8008192:	429a      	cmp	r2, r3
 8008194:	d309      	bcc.n	80081aa <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 8008196:	68bb      	ldr	r3, [r7, #8]
 8008198:	691b      	ldr	r3, [r3, #16]
 800819a:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800819c:	68bb      	ldr	r3, [r7, #8]
 800819e:	6a1a      	ldr	r2, [r3, #32]
 80081a0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80081a2:	1ad2      	subs	r2, r2, r3
 80081a4:	68bb      	ldr	r3, [r7, #8]
 80081a6:	621a      	str	r2, [r3, #32]
 80081a8:	e015      	b.n	80081d6 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 80081aa:	68bb      	ldr	r3, [r7, #8]
 80081ac:	6a1b      	ldr	r3, [r3, #32]
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d107      	bne.n	80081c2 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 80081b2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80081b6:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 80081b8:	68bb      	ldr	r3, [r7, #8]
 80081ba:	2200      	movs	r2, #0
 80081bc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80081c0:	e009      	b.n	80081d6 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 80081c2:	68bb      	ldr	r3, [r7, #8]
 80081c4:	6a1b      	ldr	r3, [r3, #32]
 80081c6:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 80081c8:	68bb      	ldr	r3, [r7, #8]
 80081ca:	2200      	movs	r2, #0
 80081cc:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 80081ce:	68bb      	ldr	r3, [r7, #8]
 80081d0:	2200      	movs	r2, #0
 80081d2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80081dc:	68bb      	ldr	r3, [r7, #8]
 80081de:	785b      	ldrb	r3, [r3, #1]
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d15f      	bne.n	80082a4 <HAL_PCD_EP_DB_Transmit+0x7d8>
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80081f2:	b29b      	uxth	r3, r3
 80081f4:	461a      	mov	r2, r3
 80081f6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80081f8:	4413      	add	r3, r2
 80081fa:	66bb      	str	r3, [r7, #104]	@ 0x68
 80081fc:	68bb      	ldr	r3, [r7, #8]
 80081fe:	781b      	ldrb	r3, [r3, #0]
 8008200:	00da      	lsls	r2, r3, #3
 8008202:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008204:	4413      	add	r3, r2
 8008206:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800820a:	667b      	str	r3, [r7, #100]	@ 0x64
 800820c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800820e:	881b      	ldrh	r3, [r3, #0]
 8008210:	b29b      	uxth	r3, r3
 8008212:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008216:	b29a      	uxth	r2, r3
 8008218:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800821a:	801a      	strh	r2, [r3, #0]
 800821c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800821e:	2b00      	cmp	r3, #0
 8008220:	d10a      	bne.n	8008238 <HAL_PCD_EP_DB_Transmit+0x76c>
 8008222:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008224:	881b      	ldrh	r3, [r3, #0]
 8008226:	b29b      	uxth	r3, r3
 8008228:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800822c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008230:	b29a      	uxth	r2, r3
 8008232:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008234:	801a      	strh	r2, [r3, #0]
 8008236:	e04e      	b.n	80082d6 <HAL_PCD_EP_DB_Transmit+0x80a>
 8008238:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800823a:	2b3e      	cmp	r3, #62	@ 0x3e
 800823c:	d816      	bhi.n	800826c <HAL_PCD_EP_DB_Transmit+0x7a0>
 800823e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008240:	085b      	lsrs	r3, r3, #1
 8008242:	663b      	str	r3, [r7, #96]	@ 0x60
 8008244:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008246:	f003 0301 	and.w	r3, r3, #1
 800824a:	2b00      	cmp	r3, #0
 800824c:	d002      	beq.n	8008254 <HAL_PCD_EP_DB_Transmit+0x788>
 800824e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008250:	3301      	adds	r3, #1
 8008252:	663b      	str	r3, [r7, #96]	@ 0x60
 8008254:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008256:	881b      	ldrh	r3, [r3, #0]
 8008258:	b29a      	uxth	r2, r3
 800825a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800825c:	b29b      	uxth	r3, r3
 800825e:	029b      	lsls	r3, r3, #10
 8008260:	b29b      	uxth	r3, r3
 8008262:	4313      	orrs	r3, r2
 8008264:	b29a      	uxth	r2, r3
 8008266:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008268:	801a      	strh	r2, [r3, #0]
 800826a:	e034      	b.n	80082d6 <HAL_PCD_EP_DB_Transmit+0x80a>
 800826c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800826e:	095b      	lsrs	r3, r3, #5
 8008270:	663b      	str	r3, [r7, #96]	@ 0x60
 8008272:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008274:	f003 031f 	and.w	r3, r3, #31
 8008278:	2b00      	cmp	r3, #0
 800827a:	d102      	bne.n	8008282 <HAL_PCD_EP_DB_Transmit+0x7b6>
 800827c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800827e:	3b01      	subs	r3, #1
 8008280:	663b      	str	r3, [r7, #96]	@ 0x60
 8008282:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008284:	881b      	ldrh	r3, [r3, #0]
 8008286:	b29a      	uxth	r2, r3
 8008288:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800828a:	b29b      	uxth	r3, r3
 800828c:	029b      	lsls	r3, r3, #10
 800828e:	b29b      	uxth	r3, r3
 8008290:	4313      	orrs	r3, r2
 8008292:	b29b      	uxth	r3, r3
 8008294:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008298:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800829c:	b29a      	uxth	r2, r3
 800829e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80082a0:	801a      	strh	r2, [r3, #0]
 80082a2:	e018      	b.n	80082d6 <HAL_PCD_EP_DB_Transmit+0x80a>
 80082a4:	68bb      	ldr	r3, [r7, #8]
 80082a6:	785b      	ldrb	r3, [r3, #1]
 80082a8:	2b01      	cmp	r3, #1
 80082aa:	d114      	bne.n	80082d6 <HAL_PCD_EP_DB_Transmit+0x80a>
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80082b4:	b29b      	uxth	r3, r3
 80082b6:	461a      	mov	r2, r3
 80082b8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80082ba:	4413      	add	r3, r2
 80082bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80082be:	68bb      	ldr	r3, [r7, #8]
 80082c0:	781b      	ldrb	r3, [r3, #0]
 80082c2:	00da      	lsls	r2, r3, #3
 80082c4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80082c6:	4413      	add	r3, r2
 80082c8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80082cc:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80082ce:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80082d0:	b29a      	uxth	r2, r3
 80082d2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80082d4:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	6818      	ldr	r0, [r3, #0]
 80082da:	68bb      	ldr	r3, [r7, #8]
 80082dc:	6959      	ldr	r1, [r3, #20]
 80082de:	68bb      	ldr	r3, [r7, #8]
 80082e0:	895a      	ldrh	r2, [r3, #10]
 80082e2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80082e4:	b29b      	uxth	r3, r3
 80082e6:	f004 fa00 	bl	800c6ea <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	461a      	mov	r2, r3
 80082f0:	68bb      	ldr	r3, [r7, #8]
 80082f2:	781b      	ldrb	r3, [r3, #0]
 80082f4:	009b      	lsls	r3, r3, #2
 80082f6:	4413      	add	r3, r2
 80082f8:	881b      	ldrh	r3, [r3, #0]
 80082fa:	b29b      	uxth	r3, r3
 80082fc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008300:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008304:	82fb      	strh	r3, [r7, #22]
 8008306:	8afb      	ldrh	r3, [r7, #22]
 8008308:	f083 0310 	eor.w	r3, r3, #16
 800830c:	82fb      	strh	r3, [r7, #22]
 800830e:	8afb      	ldrh	r3, [r7, #22]
 8008310:	f083 0320 	eor.w	r3, r3, #32
 8008314:	82fb      	strh	r3, [r7, #22]
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	461a      	mov	r2, r3
 800831c:	68bb      	ldr	r3, [r7, #8]
 800831e:	781b      	ldrb	r3, [r3, #0]
 8008320:	009b      	lsls	r3, r3, #2
 8008322:	441a      	add	r2, r3
 8008324:	8afb      	ldrh	r3, [r7, #22]
 8008326:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800832a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800832e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008332:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008336:	b29b      	uxth	r3, r3
 8008338:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800833a:	2300      	movs	r3, #0
}
 800833c:	4618      	mov	r0, r3
 800833e:	3798      	adds	r7, #152	@ 0x98
 8008340:	46bd      	mov	sp, r7
 8008342:	bd80      	pop	{r7, pc}

08008344 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8008344:	b480      	push	{r7}
 8008346:	b087      	sub	sp, #28
 8008348:	af00      	add	r7, sp, #0
 800834a:	60f8      	str	r0, [r7, #12]
 800834c:	607b      	str	r3, [r7, #4]
 800834e:	460b      	mov	r3, r1
 8008350:	817b      	strh	r3, [r7, #10]
 8008352:	4613      	mov	r3, r2
 8008354:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8008356:	897b      	ldrh	r3, [r7, #10]
 8008358:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800835c:	b29b      	uxth	r3, r3
 800835e:	2b00      	cmp	r3, #0
 8008360:	d00b      	beq.n	800837a <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008362:	897b      	ldrh	r3, [r7, #10]
 8008364:	f003 0207 	and.w	r2, r3, #7
 8008368:	4613      	mov	r3, r2
 800836a:	009b      	lsls	r3, r3, #2
 800836c:	4413      	add	r3, r2
 800836e:	00db      	lsls	r3, r3, #3
 8008370:	3310      	adds	r3, #16
 8008372:	68fa      	ldr	r2, [r7, #12]
 8008374:	4413      	add	r3, r2
 8008376:	617b      	str	r3, [r7, #20]
 8008378:	e009      	b.n	800838e <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800837a:	897a      	ldrh	r2, [r7, #10]
 800837c:	4613      	mov	r3, r2
 800837e:	009b      	lsls	r3, r3, #2
 8008380:	4413      	add	r3, r2
 8008382:	00db      	lsls	r3, r3, #3
 8008384:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008388:	68fa      	ldr	r2, [r7, #12]
 800838a:	4413      	add	r3, r2
 800838c:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800838e:	893b      	ldrh	r3, [r7, #8]
 8008390:	2b00      	cmp	r3, #0
 8008392:	d107      	bne.n	80083a4 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8008394:	697b      	ldr	r3, [r7, #20]
 8008396:	2200      	movs	r2, #0
 8008398:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	b29a      	uxth	r2, r3
 800839e:	697b      	ldr	r3, [r7, #20]
 80083a0:	80da      	strh	r2, [r3, #6]
 80083a2:	e00b      	b.n	80083bc <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80083a4:	697b      	ldr	r3, [r7, #20]
 80083a6:	2201      	movs	r2, #1
 80083a8:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	b29a      	uxth	r2, r3
 80083ae:	697b      	ldr	r3, [r7, #20]
 80083b0:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	0c1b      	lsrs	r3, r3, #16
 80083b6:	b29a      	uxth	r2, r3
 80083b8:	697b      	ldr	r3, [r7, #20]
 80083ba:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80083bc:	2300      	movs	r3, #0
}
 80083be:	4618      	mov	r0, r3
 80083c0:	371c      	adds	r7, #28
 80083c2:	46bd      	mov	sp, r7
 80083c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c8:	4770      	bx	lr

080083ca <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80083ca:	b480      	push	{r7}
 80083cc:	b085      	sub	sp, #20
 80083ce:	af00      	add	r7, sp, #0
 80083d0:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	2201      	movs	r2, #1
 80083dc:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	2200      	movs	r2, #0
 80083e4:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80083ee:	b29b      	uxth	r3, r3
 80083f0:	f043 0301 	orr.w	r3, r3, #1
 80083f4:	b29a      	uxth	r2, r3
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8008402:	b29b      	uxth	r3, r3
 8008404:	f043 0302 	orr.w	r3, r3, #2
 8008408:	b29a      	uxth	r2, r3
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8008410:	2300      	movs	r3, #0
}
 8008412:	4618      	mov	r0, r3
 8008414:	3714      	adds	r7, #20
 8008416:	46bd      	mov	sp, r7
 8008418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800841c:	4770      	bx	lr
	...

08008420 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8008420:	b480      	push	{r7}
 8008422:	b085      	sub	sp, #20
 8008424:	af00      	add	r7, sp, #0
 8008426:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	2b00      	cmp	r3, #0
 800842c:	d141      	bne.n	80084b2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800842e:	4b4b      	ldr	r3, [pc, #300]	@ (800855c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008436:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800843a:	d131      	bne.n	80084a0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800843c:	4b47      	ldr	r3, [pc, #284]	@ (800855c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800843e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008442:	4a46      	ldr	r2, [pc, #280]	@ (800855c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008444:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008448:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800844c:	4b43      	ldr	r3, [pc, #268]	@ (800855c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008454:	4a41      	ldr	r2, [pc, #260]	@ (800855c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008456:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800845a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800845c:	4b40      	ldr	r3, [pc, #256]	@ (8008560 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	2232      	movs	r2, #50	@ 0x32
 8008462:	fb02 f303 	mul.w	r3, r2, r3
 8008466:	4a3f      	ldr	r2, [pc, #252]	@ (8008564 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008468:	fba2 2303 	umull	r2, r3, r2, r3
 800846c:	0c9b      	lsrs	r3, r3, #18
 800846e:	3301      	adds	r3, #1
 8008470:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008472:	e002      	b.n	800847a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	3b01      	subs	r3, #1
 8008478:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800847a:	4b38      	ldr	r3, [pc, #224]	@ (800855c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800847c:	695b      	ldr	r3, [r3, #20]
 800847e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008482:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008486:	d102      	bne.n	800848e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	2b00      	cmp	r3, #0
 800848c:	d1f2      	bne.n	8008474 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800848e:	4b33      	ldr	r3, [pc, #204]	@ (800855c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008490:	695b      	ldr	r3, [r3, #20]
 8008492:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008496:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800849a:	d158      	bne.n	800854e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800849c:	2303      	movs	r3, #3
 800849e:	e057      	b.n	8008550 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80084a0:	4b2e      	ldr	r3, [pc, #184]	@ (800855c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80084a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80084a6:	4a2d      	ldr	r2, [pc, #180]	@ (800855c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80084a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80084ac:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80084b0:	e04d      	b.n	800854e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80084b8:	d141      	bne.n	800853e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80084ba:	4b28      	ldr	r3, [pc, #160]	@ (800855c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80084c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80084c6:	d131      	bne.n	800852c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80084c8:	4b24      	ldr	r3, [pc, #144]	@ (800855c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80084ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80084ce:	4a23      	ldr	r2, [pc, #140]	@ (800855c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80084d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80084d4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80084d8:	4b20      	ldr	r3, [pc, #128]	@ (800855c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80084e0:	4a1e      	ldr	r2, [pc, #120]	@ (800855c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80084e2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80084e6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80084e8:	4b1d      	ldr	r3, [pc, #116]	@ (8008560 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	2232      	movs	r2, #50	@ 0x32
 80084ee:	fb02 f303 	mul.w	r3, r2, r3
 80084f2:	4a1c      	ldr	r2, [pc, #112]	@ (8008564 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80084f4:	fba2 2303 	umull	r2, r3, r2, r3
 80084f8:	0c9b      	lsrs	r3, r3, #18
 80084fa:	3301      	adds	r3, #1
 80084fc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80084fe:	e002      	b.n	8008506 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	3b01      	subs	r3, #1
 8008504:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008506:	4b15      	ldr	r3, [pc, #84]	@ (800855c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008508:	695b      	ldr	r3, [r3, #20]
 800850a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800850e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008512:	d102      	bne.n	800851a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	2b00      	cmp	r3, #0
 8008518:	d1f2      	bne.n	8008500 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800851a:	4b10      	ldr	r3, [pc, #64]	@ (800855c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800851c:	695b      	ldr	r3, [r3, #20]
 800851e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008522:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008526:	d112      	bne.n	800854e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008528:	2303      	movs	r3, #3
 800852a:	e011      	b.n	8008550 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800852c:	4b0b      	ldr	r3, [pc, #44]	@ (800855c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800852e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008532:	4a0a      	ldr	r2, [pc, #40]	@ (800855c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008534:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008538:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800853c:	e007      	b.n	800854e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800853e:	4b07      	ldr	r3, [pc, #28]	@ (800855c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008546:	4a05      	ldr	r2, [pc, #20]	@ (800855c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008548:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800854c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800854e:	2300      	movs	r3, #0
}
 8008550:	4618      	mov	r0, r3
 8008552:	3714      	adds	r7, #20
 8008554:	46bd      	mov	sp, r7
 8008556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800855a:	4770      	bx	lr
 800855c:	40007000 	.word	0x40007000
 8008560:	2000000c 	.word	0x2000000c
 8008564:	431bde83 	.word	0x431bde83

08008568 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8008568:	b480      	push	{r7}
 800856a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800856c:	4b05      	ldr	r3, [pc, #20]	@ (8008584 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800856e:	689b      	ldr	r3, [r3, #8]
 8008570:	4a04      	ldr	r2, [pc, #16]	@ (8008584 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8008572:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008576:	6093      	str	r3, [r2, #8]
}
 8008578:	bf00      	nop
 800857a:	46bd      	mov	sp, r7
 800857c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008580:	4770      	bx	lr
 8008582:	bf00      	nop
 8008584:	40007000 	.word	0x40007000

08008588 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008588:	b580      	push	{r7, lr}
 800858a:	b088      	sub	sp, #32
 800858c:	af00      	add	r7, sp, #0
 800858e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	2b00      	cmp	r3, #0
 8008594:	d101      	bne.n	800859a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008596:	2301      	movs	r3, #1
 8008598:	e2fe      	b.n	8008b98 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	f003 0301 	and.w	r3, r3, #1
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d075      	beq.n	8008692 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80085a6:	4b97      	ldr	r3, [pc, #604]	@ (8008804 <HAL_RCC_OscConfig+0x27c>)
 80085a8:	689b      	ldr	r3, [r3, #8]
 80085aa:	f003 030c 	and.w	r3, r3, #12
 80085ae:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80085b0:	4b94      	ldr	r3, [pc, #592]	@ (8008804 <HAL_RCC_OscConfig+0x27c>)
 80085b2:	68db      	ldr	r3, [r3, #12]
 80085b4:	f003 0303 	and.w	r3, r3, #3
 80085b8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80085ba:	69bb      	ldr	r3, [r7, #24]
 80085bc:	2b0c      	cmp	r3, #12
 80085be:	d102      	bne.n	80085c6 <HAL_RCC_OscConfig+0x3e>
 80085c0:	697b      	ldr	r3, [r7, #20]
 80085c2:	2b03      	cmp	r3, #3
 80085c4:	d002      	beq.n	80085cc <HAL_RCC_OscConfig+0x44>
 80085c6:	69bb      	ldr	r3, [r7, #24]
 80085c8:	2b08      	cmp	r3, #8
 80085ca:	d10b      	bne.n	80085e4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80085cc:	4b8d      	ldr	r3, [pc, #564]	@ (8008804 <HAL_RCC_OscConfig+0x27c>)
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d05b      	beq.n	8008690 <HAL_RCC_OscConfig+0x108>
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	685b      	ldr	r3, [r3, #4]
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d157      	bne.n	8008690 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80085e0:	2301      	movs	r3, #1
 80085e2:	e2d9      	b.n	8008b98 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	685b      	ldr	r3, [r3, #4]
 80085e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80085ec:	d106      	bne.n	80085fc <HAL_RCC_OscConfig+0x74>
 80085ee:	4b85      	ldr	r3, [pc, #532]	@ (8008804 <HAL_RCC_OscConfig+0x27c>)
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	4a84      	ldr	r2, [pc, #528]	@ (8008804 <HAL_RCC_OscConfig+0x27c>)
 80085f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80085f8:	6013      	str	r3, [r2, #0]
 80085fa:	e01d      	b.n	8008638 <HAL_RCC_OscConfig+0xb0>
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	685b      	ldr	r3, [r3, #4]
 8008600:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008604:	d10c      	bne.n	8008620 <HAL_RCC_OscConfig+0x98>
 8008606:	4b7f      	ldr	r3, [pc, #508]	@ (8008804 <HAL_RCC_OscConfig+0x27c>)
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	4a7e      	ldr	r2, [pc, #504]	@ (8008804 <HAL_RCC_OscConfig+0x27c>)
 800860c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008610:	6013      	str	r3, [r2, #0]
 8008612:	4b7c      	ldr	r3, [pc, #496]	@ (8008804 <HAL_RCC_OscConfig+0x27c>)
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	4a7b      	ldr	r2, [pc, #492]	@ (8008804 <HAL_RCC_OscConfig+0x27c>)
 8008618:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800861c:	6013      	str	r3, [r2, #0]
 800861e:	e00b      	b.n	8008638 <HAL_RCC_OscConfig+0xb0>
 8008620:	4b78      	ldr	r3, [pc, #480]	@ (8008804 <HAL_RCC_OscConfig+0x27c>)
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	4a77      	ldr	r2, [pc, #476]	@ (8008804 <HAL_RCC_OscConfig+0x27c>)
 8008626:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800862a:	6013      	str	r3, [r2, #0]
 800862c:	4b75      	ldr	r3, [pc, #468]	@ (8008804 <HAL_RCC_OscConfig+0x27c>)
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	4a74      	ldr	r2, [pc, #464]	@ (8008804 <HAL_RCC_OscConfig+0x27c>)
 8008632:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008636:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	685b      	ldr	r3, [r3, #4]
 800863c:	2b00      	cmp	r3, #0
 800863e:	d013      	beq.n	8008668 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008640:	f7f9 ff32 	bl	80024a8 <HAL_GetTick>
 8008644:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008646:	e008      	b.n	800865a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008648:	f7f9 ff2e 	bl	80024a8 <HAL_GetTick>
 800864c:	4602      	mov	r2, r0
 800864e:	693b      	ldr	r3, [r7, #16]
 8008650:	1ad3      	subs	r3, r2, r3
 8008652:	2b64      	cmp	r3, #100	@ 0x64
 8008654:	d901      	bls.n	800865a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008656:	2303      	movs	r3, #3
 8008658:	e29e      	b.n	8008b98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800865a:	4b6a      	ldr	r3, [pc, #424]	@ (8008804 <HAL_RCC_OscConfig+0x27c>)
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008662:	2b00      	cmp	r3, #0
 8008664:	d0f0      	beq.n	8008648 <HAL_RCC_OscConfig+0xc0>
 8008666:	e014      	b.n	8008692 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008668:	f7f9 ff1e 	bl	80024a8 <HAL_GetTick>
 800866c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800866e:	e008      	b.n	8008682 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008670:	f7f9 ff1a 	bl	80024a8 <HAL_GetTick>
 8008674:	4602      	mov	r2, r0
 8008676:	693b      	ldr	r3, [r7, #16]
 8008678:	1ad3      	subs	r3, r2, r3
 800867a:	2b64      	cmp	r3, #100	@ 0x64
 800867c:	d901      	bls.n	8008682 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800867e:	2303      	movs	r3, #3
 8008680:	e28a      	b.n	8008b98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008682:	4b60      	ldr	r3, [pc, #384]	@ (8008804 <HAL_RCC_OscConfig+0x27c>)
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800868a:	2b00      	cmp	r3, #0
 800868c:	d1f0      	bne.n	8008670 <HAL_RCC_OscConfig+0xe8>
 800868e:	e000      	b.n	8008692 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008690:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	f003 0302 	and.w	r3, r3, #2
 800869a:	2b00      	cmp	r3, #0
 800869c:	d075      	beq.n	800878a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800869e:	4b59      	ldr	r3, [pc, #356]	@ (8008804 <HAL_RCC_OscConfig+0x27c>)
 80086a0:	689b      	ldr	r3, [r3, #8]
 80086a2:	f003 030c 	and.w	r3, r3, #12
 80086a6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80086a8:	4b56      	ldr	r3, [pc, #344]	@ (8008804 <HAL_RCC_OscConfig+0x27c>)
 80086aa:	68db      	ldr	r3, [r3, #12]
 80086ac:	f003 0303 	and.w	r3, r3, #3
 80086b0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80086b2:	69bb      	ldr	r3, [r7, #24]
 80086b4:	2b0c      	cmp	r3, #12
 80086b6:	d102      	bne.n	80086be <HAL_RCC_OscConfig+0x136>
 80086b8:	697b      	ldr	r3, [r7, #20]
 80086ba:	2b02      	cmp	r3, #2
 80086bc:	d002      	beq.n	80086c4 <HAL_RCC_OscConfig+0x13c>
 80086be:	69bb      	ldr	r3, [r7, #24]
 80086c0:	2b04      	cmp	r3, #4
 80086c2:	d11f      	bne.n	8008704 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80086c4:	4b4f      	ldr	r3, [pc, #316]	@ (8008804 <HAL_RCC_OscConfig+0x27c>)
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d005      	beq.n	80086dc <HAL_RCC_OscConfig+0x154>
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	68db      	ldr	r3, [r3, #12]
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d101      	bne.n	80086dc <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80086d8:	2301      	movs	r3, #1
 80086da:	e25d      	b.n	8008b98 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80086dc:	4b49      	ldr	r3, [pc, #292]	@ (8008804 <HAL_RCC_OscConfig+0x27c>)
 80086de:	685b      	ldr	r3, [r3, #4]
 80086e0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	691b      	ldr	r3, [r3, #16]
 80086e8:	061b      	lsls	r3, r3, #24
 80086ea:	4946      	ldr	r1, [pc, #280]	@ (8008804 <HAL_RCC_OscConfig+0x27c>)
 80086ec:	4313      	orrs	r3, r2
 80086ee:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80086f0:	4b45      	ldr	r3, [pc, #276]	@ (8008808 <HAL_RCC_OscConfig+0x280>)
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	4618      	mov	r0, r3
 80086f6:	f7f9 fe8b 	bl	8002410 <HAL_InitTick>
 80086fa:	4603      	mov	r3, r0
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d043      	beq.n	8008788 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8008700:	2301      	movs	r3, #1
 8008702:	e249      	b.n	8008b98 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	68db      	ldr	r3, [r3, #12]
 8008708:	2b00      	cmp	r3, #0
 800870a:	d023      	beq.n	8008754 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800870c:	4b3d      	ldr	r3, [pc, #244]	@ (8008804 <HAL_RCC_OscConfig+0x27c>)
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	4a3c      	ldr	r2, [pc, #240]	@ (8008804 <HAL_RCC_OscConfig+0x27c>)
 8008712:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008716:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008718:	f7f9 fec6 	bl	80024a8 <HAL_GetTick>
 800871c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800871e:	e008      	b.n	8008732 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008720:	f7f9 fec2 	bl	80024a8 <HAL_GetTick>
 8008724:	4602      	mov	r2, r0
 8008726:	693b      	ldr	r3, [r7, #16]
 8008728:	1ad3      	subs	r3, r2, r3
 800872a:	2b02      	cmp	r3, #2
 800872c:	d901      	bls.n	8008732 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800872e:	2303      	movs	r3, #3
 8008730:	e232      	b.n	8008b98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008732:	4b34      	ldr	r3, [pc, #208]	@ (8008804 <HAL_RCC_OscConfig+0x27c>)
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800873a:	2b00      	cmp	r3, #0
 800873c:	d0f0      	beq.n	8008720 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800873e:	4b31      	ldr	r3, [pc, #196]	@ (8008804 <HAL_RCC_OscConfig+0x27c>)
 8008740:	685b      	ldr	r3, [r3, #4]
 8008742:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	691b      	ldr	r3, [r3, #16]
 800874a:	061b      	lsls	r3, r3, #24
 800874c:	492d      	ldr	r1, [pc, #180]	@ (8008804 <HAL_RCC_OscConfig+0x27c>)
 800874e:	4313      	orrs	r3, r2
 8008750:	604b      	str	r3, [r1, #4]
 8008752:	e01a      	b.n	800878a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008754:	4b2b      	ldr	r3, [pc, #172]	@ (8008804 <HAL_RCC_OscConfig+0x27c>)
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	4a2a      	ldr	r2, [pc, #168]	@ (8008804 <HAL_RCC_OscConfig+0x27c>)
 800875a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800875e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008760:	f7f9 fea2 	bl	80024a8 <HAL_GetTick>
 8008764:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008766:	e008      	b.n	800877a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008768:	f7f9 fe9e 	bl	80024a8 <HAL_GetTick>
 800876c:	4602      	mov	r2, r0
 800876e:	693b      	ldr	r3, [r7, #16]
 8008770:	1ad3      	subs	r3, r2, r3
 8008772:	2b02      	cmp	r3, #2
 8008774:	d901      	bls.n	800877a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8008776:	2303      	movs	r3, #3
 8008778:	e20e      	b.n	8008b98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800877a:	4b22      	ldr	r3, [pc, #136]	@ (8008804 <HAL_RCC_OscConfig+0x27c>)
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008782:	2b00      	cmp	r3, #0
 8008784:	d1f0      	bne.n	8008768 <HAL_RCC_OscConfig+0x1e0>
 8008786:	e000      	b.n	800878a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008788:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	f003 0308 	and.w	r3, r3, #8
 8008792:	2b00      	cmp	r3, #0
 8008794:	d041      	beq.n	800881a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	695b      	ldr	r3, [r3, #20]
 800879a:	2b00      	cmp	r3, #0
 800879c:	d01c      	beq.n	80087d8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800879e:	4b19      	ldr	r3, [pc, #100]	@ (8008804 <HAL_RCC_OscConfig+0x27c>)
 80087a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80087a4:	4a17      	ldr	r2, [pc, #92]	@ (8008804 <HAL_RCC_OscConfig+0x27c>)
 80087a6:	f043 0301 	orr.w	r3, r3, #1
 80087aa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80087ae:	f7f9 fe7b 	bl	80024a8 <HAL_GetTick>
 80087b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80087b4:	e008      	b.n	80087c8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80087b6:	f7f9 fe77 	bl	80024a8 <HAL_GetTick>
 80087ba:	4602      	mov	r2, r0
 80087bc:	693b      	ldr	r3, [r7, #16]
 80087be:	1ad3      	subs	r3, r2, r3
 80087c0:	2b02      	cmp	r3, #2
 80087c2:	d901      	bls.n	80087c8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80087c4:	2303      	movs	r3, #3
 80087c6:	e1e7      	b.n	8008b98 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80087c8:	4b0e      	ldr	r3, [pc, #56]	@ (8008804 <HAL_RCC_OscConfig+0x27c>)
 80087ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80087ce:	f003 0302 	and.w	r3, r3, #2
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d0ef      	beq.n	80087b6 <HAL_RCC_OscConfig+0x22e>
 80087d6:	e020      	b.n	800881a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80087d8:	4b0a      	ldr	r3, [pc, #40]	@ (8008804 <HAL_RCC_OscConfig+0x27c>)
 80087da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80087de:	4a09      	ldr	r2, [pc, #36]	@ (8008804 <HAL_RCC_OscConfig+0x27c>)
 80087e0:	f023 0301 	bic.w	r3, r3, #1
 80087e4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80087e8:	f7f9 fe5e 	bl	80024a8 <HAL_GetTick>
 80087ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80087ee:	e00d      	b.n	800880c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80087f0:	f7f9 fe5a 	bl	80024a8 <HAL_GetTick>
 80087f4:	4602      	mov	r2, r0
 80087f6:	693b      	ldr	r3, [r7, #16]
 80087f8:	1ad3      	subs	r3, r2, r3
 80087fa:	2b02      	cmp	r3, #2
 80087fc:	d906      	bls.n	800880c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80087fe:	2303      	movs	r3, #3
 8008800:	e1ca      	b.n	8008b98 <HAL_RCC_OscConfig+0x610>
 8008802:	bf00      	nop
 8008804:	40021000 	.word	0x40021000
 8008808:	20000010 	.word	0x20000010
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800880c:	4b8c      	ldr	r3, [pc, #560]	@ (8008a40 <HAL_RCC_OscConfig+0x4b8>)
 800880e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008812:	f003 0302 	and.w	r3, r3, #2
 8008816:	2b00      	cmp	r3, #0
 8008818:	d1ea      	bne.n	80087f0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	f003 0304 	and.w	r3, r3, #4
 8008822:	2b00      	cmp	r3, #0
 8008824:	f000 80a6 	beq.w	8008974 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008828:	2300      	movs	r3, #0
 800882a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800882c:	4b84      	ldr	r3, [pc, #528]	@ (8008a40 <HAL_RCC_OscConfig+0x4b8>)
 800882e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008830:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008834:	2b00      	cmp	r3, #0
 8008836:	d101      	bne.n	800883c <HAL_RCC_OscConfig+0x2b4>
 8008838:	2301      	movs	r3, #1
 800883a:	e000      	b.n	800883e <HAL_RCC_OscConfig+0x2b6>
 800883c:	2300      	movs	r3, #0
 800883e:	2b00      	cmp	r3, #0
 8008840:	d00d      	beq.n	800885e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008842:	4b7f      	ldr	r3, [pc, #508]	@ (8008a40 <HAL_RCC_OscConfig+0x4b8>)
 8008844:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008846:	4a7e      	ldr	r2, [pc, #504]	@ (8008a40 <HAL_RCC_OscConfig+0x4b8>)
 8008848:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800884c:	6593      	str	r3, [r2, #88]	@ 0x58
 800884e:	4b7c      	ldr	r3, [pc, #496]	@ (8008a40 <HAL_RCC_OscConfig+0x4b8>)
 8008850:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008852:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008856:	60fb      	str	r3, [r7, #12]
 8008858:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800885a:	2301      	movs	r3, #1
 800885c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800885e:	4b79      	ldr	r3, [pc, #484]	@ (8008a44 <HAL_RCC_OscConfig+0x4bc>)
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008866:	2b00      	cmp	r3, #0
 8008868:	d118      	bne.n	800889c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800886a:	4b76      	ldr	r3, [pc, #472]	@ (8008a44 <HAL_RCC_OscConfig+0x4bc>)
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	4a75      	ldr	r2, [pc, #468]	@ (8008a44 <HAL_RCC_OscConfig+0x4bc>)
 8008870:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008874:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008876:	f7f9 fe17 	bl	80024a8 <HAL_GetTick>
 800887a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800887c:	e008      	b.n	8008890 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800887e:	f7f9 fe13 	bl	80024a8 <HAL_GetTick>
 8008882:	4602      	mov	r2, r0
 8008884:	693b      	ldr	r3, [r7, #16]
 8008886:	1ad3      	subs	r3, r2, r3
 8008888:	2b02      	cmp	r3, #2
 800888a:	d901      	bls.n	8008890 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800888c:	2303      	movs	r3, #3
 800888e:	e183      	b.n	8008b98 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008890:	4b6c      	ldr	r3, [pc, #432]	@ (8008a44 <HAL_RCC_OscConfig+0x4bc>)
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008898:	2b00      	cmp	r3, #0
 800889a:	d0f0      	beq.n	800887e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	689b      	ldr	r3, [r3, #8]
 80088a0:	2b01      	cmp	r3, #1
 80088a2:	d108      	bne.n	80088b6 <HAL_RCC_OscConfig+0x32e>
 80088a4:	4b66      	ldr	r3, [pc, #408]	@ (8008a40 <HAL_RCC_OscConfig+0x4b8>)
 80088a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088aa:	4a65      	ldr	r2, [pc, #404]	@ (8008a40 <HAL_RCC_OscConfig+0x4b8>)
 80088ac:	f043 0301 	orr.w	r3, r3, #1
 80088b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80088b4:	e024      	b.n	8008900 <HAL_RCC_OscConfig+0x378>
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	689b      	ldr	r3, [r3, #8]
 80088ba:	2b05      	cmp	r3, #5
 80088bc:	d110      	bne.n	80088e0 <HAL_RCC_OscConfig+0x358>
 80088be:	4b60      	ldr	r3, [pc, #384]	@ (8008a40 <HAL_RCC_OscConfig+0x4b8>)
 80088c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088c4:	4a5e      	ldr	r2, [pc, #376]	@ (8008a40 <HAL_RCC_OscConfig+0x4b8>)
 80088c6:	f043 0304 	orr.w	r3, r3, #4
 80088ca:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80088ce:	4b5c      	ldr	r3, [pc, #368]	@ (8008a40 <HAL_RCC_OscConfig+0x4b8>)
 80088d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088d4:	4a5a      	ldr	r2, [pc, #360]	@ (8008a40 <HAL_RCC_OscConfig+0x4b8>)
 80088d6:	f043 0301 	orr.w	r3, r3, #1
 80088da:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80088de:	e00f      	b.n	8008900 <HAL_RCC_OscConfig+0x378>
 80088e0:	4b57      	ldr	r3, [pc, #348]	@ (8008a40 <HAL_RCC_OscConfig+0x4b8>)
 80088e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088e6:	4a56      	ldr	r2, [pc, #344]	@ (8008a40 <HAL_RCC_OscConfig+0x4b8>)
 80088e8:	f023 0301 	bic.w	r3, r3, #1
 80088ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80088f0:	4b53      	ldr	r3, [pc, #332]	@ (8008a40 <HAL_RCC_OscConfig+0x4b8>)
 80088f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088f6:	4a52      	ldr	r2, [pc, #328]	@ (8008a40 <HAL_RCC_OscConfig+0x4b8>)
 80088f8:	f023 0304 	bic.w	r3, r3, #4
 80088fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	689b      	ldr	r3, [r3, #8]
 8008904:	2b00      	cmp	r3, #0
 8008906:	d016      	beq.n	8008936 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008908:	f7f9 fdce 	bl	80024a8 <HAL_GetTick>
 800890c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800890e:	e00a      	b.n	8008926 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008910:	f7f9 fdca 	bl	80024a8 <HAL_GetTick>
 8008914:	4602      	mov	r2, r0
 8008916:	693b      	ldr	r3, [r7, #16]
 8008918:	1ad3      	subs	r3, r2, r3
 800891a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800891e:	4293      	cmp	r3, r2
 8008920:	d901      	bls.n	8008926 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8008922:	2303      	movs	r3, #3
 8008924:	e138      	b.n	8008b98 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008926:	4b46      	ldr	r3, [pc, #280]	@ (8008a40 <HAL_RCC_OscConfig+0x4b8>)
 8008928:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800892c:	f003 0302 	and.w	r3, r3, #2
 8008930:	2b00      	cmp	r3, #0
 8008932:	d0ed      	beq.n	8008910 <HAL_RCC_OscConfig+0x388>
 8008934:	e015      	b.n	8008962 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008936:	f7f9 fdb7 	bl	80024a8 <HAL_GetTick>
 800893a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800893c:	e00a      	b.n	8008954 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800893e:	f7f9 fdb3 	bl	80024a8 <HAL_GetTick>
 8008942:	4602      	mov	r2, r0
 8008944:	693b      	ldr	r3, [r7, #16]
 8008946:	1ad3      	subs	r3, r2, r3
 8008948:	f241 3288 	movw	r2, #5000	@ 0x1388
 800894c:	4293      	cmp	r3, r2
 800894e:	d901      	bls.n	8008954 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8008950:	2303      	movs	r3, #3
 8008952:	e121      	b.n	8008b98 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008954:	4b3a      	ldr	r3, [pc, #232]	@ (8008a40 <HAL_RCC_OscConfig+0x4b8>)
 8008956:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800895a:	f003 0302 	and.w	r3, r3, #2
 800895e:	2b00      	cmp	r3, #0
 8008960:	d1ed      	bne.n	800893e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008962:	7ffb      	ldrb	r3, [r7, #31]
 8008964:	2b01      	cmp	r3, #1
 8008966:	d105      	bne.n	8008974 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008968:	4b35      	ldr	r3, [pc, #212]	@ (8008a40 <HAL_RCC_OscConfig+0x4b8>)
 800896a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800896c:	4a34      	ldr	r2, [pc, #208]	@ (8008a40 <HAL_RCC_OscConfig+0x4b8>)
 800896e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008972:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	f003 0320 	and.w	r3, r3, #32
 800897c:	2b00      	cmp	r3, #0
 800897e:	d03c      	beq.n	80089fa <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	699b      	ldr	r3, [r3, #24]
 8008984:	2b00      	cmp	r3, #0
 8008986:	d01c      	beq.n	80089c2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008988:	4b2d      	ldr	r3, [pc, #180]	@ (8008a40 <HAL_RCC_OscConfig+0x4b8>)
 800898a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800898e:	4a2c      	ldr	r2, [pc, #176]	@ (8008a40 <HAL_RCC_OscConfig+0x4b8>)
 8008990:	f043 0301 	orr.w	r3, r3, #1
 8008994:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008998:	f7f9 fd86 	bl	80024a8 <HAL_GetTick>
 800899c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800899e:	e008      	b.n	80089b2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80089a0:	f7f9 fd82 	bl	80024a8 <HAL_GetTick>
 80089a4:	4602      	mov	r2, r0
 80089a6:	693b      	ldr	r3, [r7, #16]
 80089a8:	1ad3      	subs	r3, r2, r3
 80089aa:	2b02      	cmp	r3, #2
 80089ac:	d901      	bls.n	80089b2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80089ae:	2303      	movs	r3, #3
 80089b0:	e0f2      	b.n	8008b98 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80089b2:	4b23      	ldr	r3, [pc, #140]	@ (8008a40 <HAL_RCC_OscConfig+0x4b8>)
 80089b4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80089b8:	f003 0302 	and.w	r3, r3, #2
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d0ef      	beq.n	80089a0 <HAL_RCC_OscConfig+0x418>
 80089c0:	e01b      	b.n	80089fa <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80089c2:	4b1f      	ldr	r3, [pc, #124]	@ (8008a40 <HAL_RCC_OscConfig+0x4b8>)
 80089c4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80089c8:	4a1d      	ldr	r2, [pc, #116]	@ (8008a40 <HAL_RCC_OscConfig+0x4b8>)
 80089ca:	f023 0301 	bic.w	r3, r3, #1
 80089ce:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80089d2:	f7f9 fd69 	bl	80024a8 <HAL_GetTick>
 80089d6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80089d8:	e008      	b.n	80089ec <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80089da:	f7f9 fd65 	bl	80024a8 <HAL_GetTick>
 80089de:	4602      	mov	r2, r0
 80089e0:	693b      	ldr	r3, [r7, #16]
 80089e2:	1ad3      	subs	r3, r2, r3
 80089e4:	2b02      	cmp	r3, #2
 80089e6:	d901      	bls.n	80089ec <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80089e8:	2303      	movs	r3, #3
 80089ea:	e0d5      	b.n	8008b98 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80089ec:	4b14      	ldr	r3, [pc, #80]	@ (8008a40 <HAL_RCC_OscConfig+0x4b8>)
 80089ee:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80089f2:	f003 0302 	and.w	r3, r3, #2
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d1ef      	bne.n	80089da <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	69db      	ldr	r3, [r3, #28]
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	f000 80c9 	beq.w	8008b96 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008a04:	4b0e      	ldr	r3, [pc, #56]	@ (8008a40 <HAL_RCC_OscConfig+0x4b8>)
 8008a06:	689b      	ldr	r3, [r3, #8]
 8008a08:	f003 030c 	and.w	r3, r3, #12
 8008a0c:	2b0c      	cmp	r3, #12
 8008a0e:	f000 8083 	beq.w	8008b18 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	69db      	ldr	r3, [r3, #28]
 8008a16:	2b02      	cmp	r3, #2
 8008a18:	d15e      	bne.n	8008ad8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008a1a:	4b09      	ldr	r3, [pc, #36]	@ (8008a40 <HAL_RCC_OscConfig+0x4b8>)
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	4a08      	ldr	r2, [pc, #32]	@ (8008a40 <HAL_RCC_OscConfig+0x4b8>)
 8008a20:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008a24:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a26:	f7f9 fd3f 	bl	80024a8 <HAL_GetTick>
 8008a2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008a2c:	e00c      	b.n	8008a48 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008a2e:	f7f9 fd3b 	bl	80024a8 <HAL_GetTick>
 8008a32:	4602      	mov	r2, r0
 8008a34:	693b      	ldr	r3, [r7, #16]
 8008a36:	1ad3      	subs	r3, r2, r3
 8008a38:	2b02      	cmp	r3, #2
 8008a3a:	d905      	bls.n	8008a48 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8008a3c:	2303      	movs	r3, #3
 8008a3e:	e0ab      	b.n	8008b98 <HAL_RCC_OscConfig+0x610>
 8008a40:	40021000 	.word	0x40021000
 8008a44:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008a48:	4b55      	ldr	r3, [pc, #340]	@ (8008ba0 <HAL_RCC_OscConfig+0x618>)
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d1ec      	bne.n	8008a2e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008a54:	4b52      	ldr	r3, [pc, #328]	@ (8008ba0 <HAL_RCC_OscConfig+0x618>)
 8008a56:	68da      	ldr	r2, [r3, #12]
 8008a58:	4b52      	ldr	r3, [pc, #328]	@ (8008ba4 <HAL_RCC_OscConfig+0x61c>)
 8008a5a:	4013      	ands	r3, r2
 8008a5c:	687a      	ldr	r2, [r7, #4]
 8008a5e:	6a11      	ldr	r1, [r2, #32]
 8008a60:	687a      	ldr	r2, [r7, #4]
 8008a62:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8008a64:	3a01      	subs	r2, #1
 8008a66:	0112      	lsls	r2, r2, #4
 8008a68:	4311      	orrs	r1, r2
 8008a6a:	687a      	ldr	r2, [r7, #4]
 8008a6c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8008a6e:	0212      	lsls	r2, r2, #8
 8008a70:	4311      	orrs	r1, r2
 8008a72:	687a      	ldr	r2, [r7, #4]
 8008a74:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8008a76:	0852      	lsrs	r2, r2, #1
 8008a78:	3a01      	subs	r2, #1
 8008a7a:	0552      	lsls	r2, r2, #21
 8008a7c:	4311      	orrs	r1, r2
 8008a7e:	687a      	ldr	r2, [r7, #4]
 8008a80:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8008a82:	0852      	lsrs	r2, r2, #1
 8008a84:	3a01      	subs	r2, #1
 8008a86:	0652      	lsls	r2, r2, #25
 8008a88:	4311      	orrs	r1, r2
 8008a8a:	687a      	ldr	r2, [r7, #4]
 8008a8c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8008a8e:	06d2      	lsls	r2, r2, #27
 8008a90:	430a      	orrs	r2, r1
 8008a92:	4943      	ldr	r1, [pc, #268]	@ (8008ba0 <HAL_RCC_OscConfig+0x618>)
 8008a94:	4313      	orrs	r3, r2
 8008a96:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008a98:	4b41      	ldr	r3, [pc, #260]	@ (8008ba0 <HAL_RCC_OscConfig+0x618>)
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	4a40      	ldr	r2, [pc, #256]	@ (8008ba0 <HAL_RCC_OscConfig+0x618>)
 8008a9e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008aa2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8008aa4:	4b3e      	ldr	r3, [pc, #248]	@ (8008ba0 <HAL_RCC_OscConfig+0x618>)
 8008aa6:	68db      	ldr	r3, [r3, #12]
 8008aa8:	4a3d      	ldr	r2, [pc, #244]	@ (8008ba0 <HAL_RCC_OscConfig+0x618>)
 8008aaa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008aae:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008ab0:	f7f9 fcfa 	bl	80024a8 <HAL_GetTick>
 8008ab4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008ab6:	e008      	b.n	8008aca <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008ab8:	f7f9 fcf6 	bl	80024a8 <HAL_GetTick>
 8008abc:	4602      	mov	r2, r0
 8008abe:	693b      	ldr	r3, [r7, #16]
 8008ac0:	1ad3      	subs	r3, r2, r3
 8008ac2:	2b02      	cmp	r3, #2
 8008ac4:	d901      	bls.n	8008aca <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8008ac6:	2303      	movs	r3, #3
 8008ac8:	e066      	b.n	8008b98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008aca:	4b35      	ldr	r3, [pc, #212]	@ (8008ba0 <HAL_RCC_OscConfig+0x618>)
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d0f0      	beq.n	8008ab8 <HAL_RCC_OscConfig+0x530>
 8008ad6:	e05e      	b.n	8008b96 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008ad8:	4b31      	ldr	r3, [pc, #196]	@ (8008ba0 <HAL_RCC_OscConfig+0x618>)
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	4a30      	ldr	r2, [pc, #192]	@ (8008ba0 <HAL_RCC_OscConfig+0x618>)
 8008ade:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008ae2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008ae4:	f7f9 fce0 	bl	80024a8 <HAL_GetTick>
 8008ae8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008aea:	e008      	b.n	8008afe <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008aec:	f7f9 fcdc 	bl	80024a8 <HAL_GetTick>
 8008af0:	4602      	mov	r2, r0
 8008af2:	693b      	ldr	r3, [r7, #16]
 8008af4:	1ad3      	subs	r3, r2, r3
 8008af6:	2b02      	cmp	r3, #2
 8008af8:	d901      	bls.n	8008afe <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8008afa:	2303      	movs	r3, #3
 8008afc:	e04c      	b.n	8008b98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008afe:	4b28      	ldr	r3, [pc, #160]	@ (8008ba0 <HAL_RCC_OscConfig+0x618>)
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d1f0      	bne.n	8008aec <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8008b0a:	4b25      	ldr	r3, [pc, #148]	@ (8008ba0 <HAL_RCC_OscConfig+0x618>)
 8008b0c:	68da      	ldr	r2, [r3, #12]
 8008b0e:	4924      	ldr	r1, [pc, #144]	@ (8008ba0 <HAL_RCC_OscConfig+0x618>)
 8008b10:	4b25      	ldr	r3, [pc, #148]	@ (8008ba8 <HAL_RCC_OscConfig+0x620>)
 8008b12:	4013      	ands	r3, r2
 8008b14:	60cb      	str	r3, [r1, #12]
 8008b16:	e03e      	b.n	8008b96 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	69db      	ldr	r3, [r3, #28]
 8008b1c:	2b01      	cmp	r3, #1
 8008b1e:	d101      	bne.n	8008b24 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8008b20:	2301      	movs	r3, #1
 8008b22:	e039      	b.n	8008b98 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8008b24:	4b1e      	ldr	r3, [pc, #120]	@ (8008ba0 <HAL_RCC_OscConfig+0x618>)
 8008b26:	68db      	ldr	r3, [r3, #12]
 8008b28:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008b2a:	697b      	ldr	r3, [r7, #20]
 8008b2c:	f003 0203 	and.w	r2, r3, #3
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	6a1b      	ldr	r3, [r3, #32]
 8008b34:	429a      	cmp	r2, r3
 8008b36:	d12c      	bne.n	8008b92 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008b38:	697b      	ldr	r3, [r7, #20]
 8008b3a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b42:	3b01      	subs	r3, #1
 8008b44:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008b46:	429a      	cmp	r2, r3
 8008b48:	d123      	bne.n	8008b92 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8008b4a:	697b      	ldr	r3, [r7, #20]
 8008b4c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b54:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008b56:	429a      	cmp	r2, r3
 8008b58:	d11b      	bne.n	8008b92 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8008b5a:	697b      	ldr	r3, [r7, #20]
 8008b5c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b64:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8008b66:	429a      	cmp	r2, r3
 8008b68:	d113      	bne.n	8008b92 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008b6a:	697b      	ldr	r3, [r7, #20]
 8008b6c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b74:	085b      	lsrs	r3, r3, #1
 8008b76:	3b01      	subs	r3, #1
 8008b78:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8008b7a:	429a      	cmp	r2, r3
 8008b7c:	d109      	bne.n	8008b92 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8008b7e:	697b      	ldr	r3, [r7, #20]
 8008b80:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008b88:	085b      	lsrs	r3, r3, #1
 8008b8a:	3b01      	subs	r3, #1
 8008b8c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008b8e:	429a      	cmp	r2, r3
 8008b90:	d001      	beq.n	8008b96 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8008b92:	2301      	movs	r3, #1
 8008b94:	e000      	b.n	8008b98 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8008b96:	2300      	movs	r3, #0
}
 8008b98:	4618      	mov	r0, r3
 8008b9a:	3720      	adds	r7, #32
 8008b9c:	46bd      	mov	sp, r7
 8008b9e:	bd80      	pop	{r7, pc}
 8008ba0:	40021000 	.word	0x40021000
 8008ba4:	019f800c 	.word	0x019f800c
 8008ba8:	feeefffc 	.word	0xfeeefffc

08008bac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008bac:	b580      	push	{r7, lr}
 8008bae:	b086      	sub	sp, #24
 8008bb0:	af00      	add	r7, sp, #0
 8008bb2:	6078      	str	r0, [r7, #4]
 8008bb4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8008bb6:	2300      	movs	r3, #0
 8008bb8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d101      	bne.n	8008bc4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8008bc0:	2301      	movs	r3, #1
 8008bc2:	e11e      	b.n	8008e02 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008bc4:	4b91      	ldr	r3, [pc, #580]	@ (8008e0c <HAL_RCC_ClockConfig+0x260>)
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	f003 030f 	and.w	r3, r3, #15
 8008bcc:	683a      	ldr	r2, [r7, #0]
 8008bce:	429a      	cmp	r2, r3
 8008bd0:	d910      	bls.n	8008bf4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008bd2:	4b8e      	ldr	r3, [pc, #568]	@ (8008e0c <HAL_RCC_ClockConfig+0x260>)
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	f023 020f 	bic.w	r2, r3, #15
 8008bda:	498c      	ldr	r1, [pc, #560]	@ (8008e0c <HAL_RCC_ClockConfig+0x260>)
 8008bdc:	683b      	ldr	r3, [r7, #0]
 8008bde:	4313      	orrs	r3, r2
 8008be0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008be2:	4b8a      	ldr	r3, [pc, #552]	@ (8008e0c <HAL_RCC_ClockConfig+0x260>)
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	f003 030f 	and.w	r3, r3, #15
 8008bea:	683a      	ldr	r2, [r7, #0]
 8008bec:	429a      	cmp	r2, r3
 8008bee:	d001      	beq.n	8008bf4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8008bf0:	2301      	movs	r3, #1
 8008bf2:	e106      	b.n	8008e02 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	f003 0301 	and.w	r3, r3, #1
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d073      	beq.n	8008ce8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	685b      	ldr	r3, [r3, #4]
 8008c04:	2b03      	cmp	r3, #3
 8008c06:	d129      	bne.n	8008c5c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008c08:	4b81      	ldr	r3, [pc, #516]	@ (8008e10 <HAL_RCC_ClockConfig+0x264>)
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d101      	bne.n	8008c18 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8008c14:	2301      	movs	r3, #1
 8008c16:	e0f4      	b.n	8008e02 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8008c18:	f000 f99e 	bl	8008f58 <RCC_GetSysClockFreqFromPLLSource>
 8008c1c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8008c1e:	693b      	ldr	r3, [r7, #16]
 8008c20:	4a7c      	ldr	r2, [pc, #496]	@ (8008e14 <HAL_RCC_ClockConfig+0x268>)
 8008c22:	4293      	cmp	r3, r2
 8008c24:	d93f      	bls.n	8008ca6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8008c26:	4b7a      	ldr	r3, [pc, #488]	@ (8008e10 <HAL_RCC_ClockConfig+0x264>)
 8008c28:	689b      	ldr	r3, [r3, #8]
 8008c2a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d009      	beq.n	8008c46 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d033      	beq.n	8008ca6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d12f      	bne.n	8008ca6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8008c46:	4b72      	ldr	r3, [pc, #456]	@ (8008e10 <HAL_RCC_ClockConfig+0x264>)
 8008c48:	689b      	ldr	r3, [r3, #8]
 8008c4a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008c4e:	4a70      	ldr	r2, [pc, #448]	@ (8008e10 <HAL_RCC_ClockConfig+0x264>)
 8008c50:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008c54:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8008c56:	2380      	movs	r3, #128	@ 0x80
 8008c58:	617b      	str	r3, [r7, #20]
 8008c5a:	e024      	b.n	8008ca6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	685b      	ldr	r3, [r3, #4]
 8008c60:	2b02      	cmp	r3, #2
 8008c62:	d107      	bne.n	8008c74 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008c64:	4b6a      	ldr	r3, [pc, #424]	@ (8008e10 <HAL_RCC_ClockConfig+0x264>)
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d109      	bne.n	8008c84 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8008c70:	2301      	movs	r3, #1
 8008c72:	e0c6      	b.n	8008e02 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008c74:	4b66      	ldr	r3, [pc, #408]	@ (8008e10 <HAL_RCC_ClockConfig+0x264>)
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d101      	bne.n	8008c84 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8008c80:	2301      	movs	r3, #1
 8008c82:	e0be      	b.n	8008e02 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8008c84:	f000 f8ce 	bl	8008e24 <HAL_RCC_GetSysClockFreq>
 8008c88:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8008c8a:	693b      	ldr	r3, [r7, #16]
 8008c8c:	4a61      	ldr	r2, [pc, #388]	@ (8008e14 <HAL_RCC_ClockConfig+0x268>)
 8008c8e:	4293      	cmp	r3, r2
 8008c90:	d909      	bls.n	8008ca6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8008c92:	4b5f      	ldr	r3, [pc, #380]	@ (8008e10 <HAL_RCC_ClockConfig+0x264>)
 8008c94:	689b      	ldr	r3, [r3, #8]
 8008c96:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008c9a:	4a5d      	ldr	r2, [pc, #372]	@ (8008e10 <HAL_RCC_ClockConfig+0x264>)
 8008c9c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008ca0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8008ca2:	2380      	movs	r3, #128	@ 0x80
 8008ca4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008ca6:	4b5a      	ldr	r3, [pc, #360]	@ (8008e10 <HAL_RCC_ClockConfig+0x264>)
 8008ca8:	689b      	ldr	r3, [r3, #8]
 8008caa:	f023 0203 	bic.w	r2, r3, #3
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	685b      	ldr	r3, [r3, #4]
 8008cb2:	4957      	ldr	r1, [pc, #348]	@ (8008e10 <HAL_RCC_ClockConfig+0x264>)
 8008cb4:	4313      	orrs	r3, r2
 8008cb6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008cb8:	f7f9 fbf6 	bl	80024a8 <HAL_GetTick>
 8008cbc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008cbe:	e00a      	b.n	8008cd6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008cc0:	f7f9 fbf2 	bl	80024a8 <HAL_GetTick>
 8008cc4:	4602      	mov	r2, r0
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	1ad3      	subs	r3, r2, r3
 8008cca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008cce:	4293      	cmp	r3, r2
 8008cd0:	d901      	bls.n	8008cd6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8008cd2:	2303      	movs	r3, #3
 8008cd4:	e095      	b.n	8008e02 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008cd6:	4b4e      	ldr	r3, [pc, #312]	@ (8008e10 <HAL_RCC_ClockConfig+0x264>)
 8008cd8:	689b      	ldr	r3, [r3, #8]
 8008cda:	f003 020c 	and.w	r2, r3, #12
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	685b      	ldr	r3, [r3, #4]
 8008ce2:	009b      	lsls	r3, r3, #2
 8008ce4:	429a      	cmp	r2, r3
 8008ce6:	d1eb      	bne.n	8008cc0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	f003 0302 	and.w	r3, r3, #2
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	d023      	beq.n	8008d3c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	f003 0304 	and.w	r3, r3, #4
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d005      	beq.n	8008d0c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008d00:	4b43      	ldr	r3, [pc, #268]	@ (8008e10 <HAL_RCC_ClockConfig+0x264>)
 8008d02:	689b      	ldr	r3, [r3, #8]
 8008d04:	4a42      	ldr	r2, [pc, #264]	@ (8008e10 <HAL_RCC_ClockConfig+0x264>)
 8008d06:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8008d0a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	f003 0308 	and.w	r3, r3, #8
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d007      	beq.n	8008d28 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8008d18:	4b3d      	ldr	r3, [pc, #244]	@ (8008e10 <HAL_RCC_ClockConfig+0x264>)
 8008d1a:	689b      	ldr	r3, [r3, #8]
 8008d1c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8008d20:	4a3b      	ldr	r2, [pc, #236]	@ (8008e10 <HAL_RCC_ClockConfig+0x264>)
 8008d22:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8008d26:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008d28:	4b39      	ldr	r3, [pc, #228]	@ (8008e10 <HAL_RCC_ClockConfig+0x264>)
 8008d2a:	689b      	ldr	r3, [r3, #8]
 8008d2c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	689b      	ldr	r3, [r3, #8]
 8008d34:	4936      	ldr	r1, [pc, #216]	@ (8008e10 <HAL_RCC_ClockConfig+0x264>)
 8008d36:	4313      	orrs	r3, r2
 8008d38:	608b      	str	r3, [r1, #8]
 8008d3a:	e008      	b.n	8008d4e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8008d3c:	697b      	ldr	r3, [r7, #20]
 8008d3e:	2b80      	cmp	r3, #128	@ 0x80
 8008d40:	d105      	bne.n	8008d4e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8008d42:	4b33      	ldr	r3, [pc, #204]	@ (8008e10 <HAL_RCC_ClockConfig+0x264>)
 8008d44:	689b      	ldr	r3, [r3, #8]
 8008d46:	4a32      	ldr	r2, [pc, #200]	@ (8008e10 <HAL_RCC_ClockConfig+0x264>)
 8008d48:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008d4c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008d4e:	4b2f      	ldr	r3, [pc, #188]	@ (8008e0c <HAL_RCC_ClockConfig+0x260>)
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	f003 030f 	and.w	r3, r3, #15
 8008d56:	683a      	ldr	r2, [r7, #0]
 8008d58:	429a      	cmp	r2, r3
 8008d5a:	d21d      	bcs.n	8008d98 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008d5c:	4b2b      	ldr	r3, [pc, #172]	@ (8008e0c <HAL_RCC_ClockConfig+0x260>)
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	f023 020f 	bic.w	r2, r3, #15
 8008d64:	4929      	ldr	r1, [pc, #164]	@ (8008e0c <HAL_RCC_ClockConfig+0x260>)
 8008d66:	683b      	ldr	r3, [r7, #0]
 8008d68:	4313      	orrs	r3, r2
 8008d6a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8008d6c:	f7f9 fb9c 	bl	80024a8 <HAL_GetTick>
 8008d70:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008d72:	e00a      	b.n	8008d8a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008d74:	f7f9 fb98 	bl	80024a8 <HAL_GetTick>
 8008d78:	4602      	mov	r2, r0
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	1ad3      	subs	r3, r2, r3
 8008d7e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008d82:	4293      	cmp	r3, r2
 8008d84:	d901      	bls.n	8008d8a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8008d86:	2303      	movs	r3, #3
 8008d88:	e03b      	b.n	8008e02 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008d8a:	4b20      	ldr	r3, [pc, #128]	@ (8008e0c <HAL_RCC_ClockConfig+0x260>)
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	f003 030f 	and.w	r3, r3, #15
 8008d92:	683a      	ldr	r2, [r7, #0]
 8008d94:	429a      	cmp	r2, r3
 8008d96:	d1ed      	bne.n	8008d74 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	f003 0304 	and.w	r3, r3, #4
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d008      	beq.n	8008db6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008da4:	4b1a      	ldr	r3, [pc, #104]	@ (8008e10 <HAL_RCC_ClockConfig+0x264>)
 8008da6:	689b      	ldr	r3, [r3, #8]
 8008da8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	68db      	ldr	r3, [r3, #12]
 8008db0:	4917      	ldr	r1, [pc, #92]	@ (8008e10 <HAL_RCC_ClockConfig+0x264>)
 8008db2:	4313      	orrs	r3, r2
 8008db4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	f003 0308 	and.w	r3, r3, #8
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d009      	beq.n	8008dd6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008dc2:	4b13      	ldr	r3, [pc, #76]	@ (8008e10 <HAL_RCC_ClockConfig+0x264>)
 8008dc4:	689b      	ldr	r3, [r3, #8]
 8008dc6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	691b      	ldr	r3, [r3, #16]
 8008dce:	00db      	lsls	r3, r3, #3
 8008dd0:	490f      	ldr	r1, [pc, #60]	@ (8008e10 <HAL_RCC_ClockConfig+0x264>)
 8008dd2:	4313      	orrs	r3, r2
 8008dd4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8008dd6:	f000 f825 	bl	8008e24 <HAL_RCC_GetSysClockFreq>
 8008dda:	4602      	mov	r2, r0
 8008ddc:	4b0c      	ldr	r3, [pc, #48]	@ (8008e10 <HAL_RCC_ClockConfig+0x264>)
 8008dde:	689b      	ldr	r3, [r3, #8]
 8008de0:	091b      	lsrs	r3, r3, #4
 8008de2:	f003 030f 	and.w	r3, r3, #15
 8008de6:	490c      	ldr	r1, [pc, #48]	@ (8008e18 <HAL_RCC_ClockConfig+0x26c>)
 8008de8:	5ccb      	ldrb	r3, [r1, r3]
 8008dea:	f003 031f 	and.w	r3, r3, #31
 8008dee:	fa22 f303 	lsr.w	r3, r2, r3
 8008df2:	4a0a      	ldr	r2, [pc, #40]	@ (8008e1c <HAL_RCC_ClockConfig+0x270>)
 8008df4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8008df6:	4b0a      	ldr	r3, [pc, #40]	@ (8008e20 <HAL_RCC_ClockConfig+0x274>)
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	4618      	mov	r0, r3
 8008dfc:	f7f9 fb08 	bl	8002410 <HAL_InitTick>
 8008e00:	4603      	mov	r3, r0
}
 8008e02:	4618      	mov	r0, r3
 8008e04:	3718      	adds	r7, #24
 8008e06:	46bd      	mov	sp, r7
 8008e08:	bd80      	pop	{r7, pc}
 8008e0a:	bf00      	nop
 8008e0c:	40022000 	.word	0x40022000
 8008e10:	40021000 	.word	0x40021000
 8008e14:	04c4b400 	.word	0x04c4b400
 8008e18:	0800fc1c 	.word	0x0800fc1c
 8008e1c:	2000000c 	.word	0x2000000c
 8008e20:	20000010 	.word	0x20000010

08008e24 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008e24:	b480      	push	{r7}
 8008e26:	b087      	sub	sp, #28
 8008e28:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8008e2a:	4b2c      	ldr	r3, [pc, #176]	@ (8008edc <HAL_RCC_GetSysClockFreq+0xb8>)
 8008e2c:	689b      	ldr	r3, [r3, #8]
 8008e2e:	f003 030c 	and.w	r3, r3, #12
 8008e32:	2b04      	cmp	r3, #4
 8008e34:	d102      	bne.n	8008e3c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8008e36:	4b2a      	ldr	r3, [pc, #168]	@ (8008ee0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8008e38:	613b      	str	r3, [r7, #16]
 8008e3a:	e047      	b.n	8008ecc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8008e3c:	4b27      	ldr	r3, [pc, #156]	@ (8008edc <HAL_RCC_GetSysClockFreq+0xb8>)
 8008e3e:	689b      	ldr	r3, [r3, #8]
 8008e40:	f003 030c 	and.w	r3, r3, #12
 8008e44:	2b08      	cmp	r3, #8
 8008e46:	d102      	bne.n	8008e4e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8008e48:	4b26      	ldr	r3, [pc, #152]	@ (8008ee4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8008e4a:	613b      	str	r3, [r7, #16]
 8008e4c:	e03e      	b.n	8008ecc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8008e4e:	4b23      	ldr	r3, [pc, #140]	@ (8008edc <HAL_RCC_GetSysClockFreq+0xb8>)
 8008e50:	689b      	ldr	r3, [r3, #8]
 8008e52:	f003 030c 	and.w	r3, r3, #12
 8008e56:	2b0c      	cmp	r3, #12
 8008e58:	d136      	bne.n	8008ec8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008e5a:	4b20      	ldr	r3, [pc, #128]	@ (8008edc <HAL_RCC_GetSysClockFreq+0xb8>)
 8008e5c:	68db      	ldr	r3, [r3, #12]
 8008e5e:	f003 0303 	and.w	r3, r3, #3
 8008e62:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008e64:	4b1d      	ldr	r3, [pc, #116]	@ (8008edc <HAL_RCC_GetSysClockFreq+0xb8>)
 8008e66:	68db      	ldr	r3, [r3, #12]
 8008e68:	091b      	lsrs	r3, r3, #4
 8008e6a:	f003 030f 	and.w	r3, r3, #15
 8008e6e:	3301      	adds	r3, #1
 8008e70:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	2b03      	cmp	r3, #3
 8008e76:	d10c      	bne.n	8008e92 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008e78:	4a1a      	ldr	r2, [pc, #104]	@ (8008ee4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8008e7a:	68bb      	ldr	r3, [r7, #8]
 8008e7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e80:	4a16      	ldr	r2, [pc, #88]	@ (8008edc <HAL_RCC_GetSysClockFreq+0xb8>)
 8008e82:	68d2      	ldr	r2, [r2, #12]
 8008e84:	0a12      	lsrs	r2, r2, #8
 8008e86:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008e8a:	fb02 f303 	mul.w	r3, r2, r3
 8008e8e:	617b      	str	r3, [r7, #20]
      break;
 8008e90:	e00c      	b.n	8008eac <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008e92:	4a13      	ldr	r2, [pc, #76]	@ (8008ee0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8008e94:	68bb      	ldr	r3, [r7, #8]
 8008e96:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e9a:	4a10      	ldr	r2, [pc, #64]	@ (8008edc <HAL_RCC_GetSysClockFreq+0xb8>)
 8008e9c:	68d2      	ldr	r2, [r2, #12]
 8008e9e:	0a12      	lsrs	r2, r2, #8
 8008ea0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008ea4:	fb02 f303 	mul.w	r3, r2, r3
 8008ea8:	617b      	str	r3, [r7, #20]
      break;
 8008eaa:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008eac:	4b0b      	ldr	r3, [pc, #44]	@ (8008edc <HAL_RCC_GetSysClockFreq+0xb8>)
 8008eae:	68db      	ldr	r3, [r3, #12]
 8008eb0:	0e5b      	lsrs	r3, r3, #25
 8008eb2:	f003 0303 	and.w	r3, r3, #3
 8008eb6:	3301      	adds	r3, #1
 8008eb8:	005b      	lsls	r3, r3, #1
 8008eba:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8008ebc:	697a      	ldr	r2, [r7, #20]
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ec4:	613b      	str	r3, [r7, #16]
 8008ec6:	e001      	b.n	8008ecc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8008ec8:	2300      	movs	r3, #0
 8008eca:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8008ecc:	693b      	ldr	r3, [r7, #16]
}
 8008ece:	4618      	mov	r0, r3
 8008ed0:	371c      	adds	r7, #28
 8008ed2:	46bd      	mov	sp, r7
 8008ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed8:	4770      	bx	lr
 8008eda:	bf00      	nop
 8008edc:	40021000 	.word	0x40021000
 8008ee0:	00f42400 	.word	0x00f42400
 8008ee4:	007a1200 	.word	0x007a1200

08008ee8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008ee8:	b480      	push	{r7}
 8008eea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008eec:	4b03      	ldr	r3, [pc, #12]	@ (8008efc <HAL_RCC_GetHCLKFreq+0x14>)
 8008eee:	681b      	ldr	r3, [r3, #0]
}
 8008ef0:	4618      	mov	r0, r3
 8008ef2:	46bd      	mov	sp, r7
 8008ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ef8:	4770      	bx	lr
 8008efa:	bf00      	nop
 8008efc:	2000000c 	.word	0x2000000c

08008f00 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008f00:	b580      	push	{r7, lr}
 8008f02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8008f04:	f7ff fff0 	bl	8008ee8 <HAL_RCC_GetHCLKFreq>
 8008f08:	4602      	mov	r2, r0
 8008f0a:	4b06      	ldr	r3, [pc, #24]	@ (8008f24 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008f0c:	689b      	ldr	r3, [r3, #8]
 8008f0e:	0a1b      	lsrs	r3, r3, #8
 8008f10:	f003 0307 	and.w	r3, r3, #7
 8008f14:	4904      	ldr	r1, [pc, #16]	@ (8008f28 <HAL_RCC_GetPCLK1Freq+0x28>)
 8008f16:	5ccb      	ldrb	r3, [r1, r3]
 8008f18:	f003 031f 	and.w	r3, r3, #31
 8008f1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008f20:	4618      	mov	r0, r3
 8008f22:	bd80      	pop	{r7, pc}
 8008f24:	40021000 	.word	0x40021000
 8008f28:	0800fc2c 	.word	0x0800fc2c

08008f2c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008f2c:	b580      	push	{r7, lr}
 8008f2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8008f30:	f7ff ffda 	bl	8008ee8 <HAL_RCC_GetHCLKFreq>
 8008f34:	4602      	mov	r2, r0
 8008f36:	4b06      	ldr	r3, [pc, #24]	@ (8008f50 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008f38:	689b      	ldr	r3, [r3, #8]
 8008f3a:	0adb      	lsrs	r3, r3, #11
 8008f3c:	f003 0307 	and.w	r3, r3, #7
 8008f40:	4904      	ldr	r1, [pc, #16]	@ (8008f54 <HAL_RCC_GetPCLK2Freq+0x28>)
 8008f42:	5ccb      	ldrb	r3, [r1, r3]
 8008f44:	f003 031f 	and.w	r3, r3, #31
 8008f48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008f4c:	4618      	mov	r0, r3
 8008f4e:	bd80      	pop	{r7, pc}
 8008f50:	40021000 	.word	0x40021000
 8008f54:	0800fc2c 	.word	0x0800fc2c

08008f58 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8008f58:	b480      	push	{r7}
 8008f5a:	b087      	sub	sp, #28
 8008f5c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008f5e:	4b1e      	ldr	r3, [pc, #120]	@ (8008fd8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008f60:	68db      	ldr	r3, [r3, #12]
 8008f62:	f003 0303 	and.w	r3, r3, #3
 8008f66:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008f68:	4b1b      	ldr	r3, [pc, #108]	@ (8008fd8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008f6a:	68db      	ldr	r3, [r3, #12]
 8008f6c:	091b      	lsrs	r3, r3, #4
 8008f6e:	f003 030f 	and.w	r3, r3, #15
 8008f72:	3301      	adds	r3, #1
 8008f74:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8008f76:	693b      	ldr	r3, [r7, #16]
 8008f78:	2b03      	cmp	r3, #3
 8008f7a:	d10c      	bne.n	8008f96 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008f7c:	4a17      	ldr	r2, [pc, #92]	@ (8008fdc <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f84:	4a14      	ldr	r2, [pc, #80]	@ (8008fd8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008f86:	68d2      	ldr	r2, [r2, #12]
 8008f88:	0a12      	lsrs	r2, r2, #8
 8008f8a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008f8e:	fb02 f303 	mul.w	r3, r2, r3
 8008f92:	617b      	str	r3, [r7, #20]
    break;
 8008f94:	e00c      	b.n	8008fb0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008f96:	4a12      	ldr	r2, [pc, #72]	@ (8008fe0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f9e:	4a0e      	ldr	r2, [pc, #56]	@ (8008fd8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008fa0:	68d2      	ldr	r2, [r2, #12]
 8008fa2:	0a12      	lsrs	r2, r2, #8
 8008fa4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008fa8:	fb02 f303 	mul.w	r3, r2, r3
 8008fac:	617b      	str	r3, [r7, #20]
    break;
 8008fae:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008fb0:	4b09      	ldr	r3, [pc, #36]	@ (8008fd8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008fb2:	68db      	ldr	r3, [r3, #12]
 8008fb4:	0e5b      	lsrs	r3, r3, #25
 8008fb6:	f003 0303 	and.w	r3, r3, #3
 8008fba:	3301      	adds	r3, #1
 8008fbc:	005b      	lsls	r3, r3, #1
 8008fbe:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8008fc0:	697a      	ldr	r2, [r7, #20]
 8008fc2:	68bb      	ldr	r3, [r7, #8]
 8008fc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8008fc8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8008fca:	687b      	ldr	r3, [r7, #4]
}
 8008fcc:	4618      	mov	r0, r3
 8008fce:	371c      	adds	r7, #28
 8008fd0:	46bd      	mov	sp, r7
 8008fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fd6:	4770      	bx	lr
 8008fd8:	40021000 	.word	0x40021000
 8008fdc:	007a1200 	.word	0x007a1200
 8008fe0:	00f42400 	.word	0x00f42400

08008fe4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008fe4:	b580      	push	{r7, lr}
 8008fe6:	b086      	sub	sp, #24
 8008fe8:	af00      	add	r7, sp, #0
 8008fea:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008fec:	2300      	movs	r3, #0
 8008fee:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008ff0:	2300      	movs	r3, #0
 8008ff2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	f000 8098 	beq.w	8009132 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009002:	2300      	movs	r3, #0
 8009004:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009006:	4b43      	ldr	r3, [pc, #268]	@ (8009114 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009008:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800900a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800900e:	2b00      	cmp	r3, #0
 8009010:	d10d      	bne.n	800902e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009012:	4b40      	ldr	r3, [pc, #256]	@ (8009114 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009014:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009016:	4a3f      	ldr	r2, [pc, #252]	@ (8009114 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009018:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800901c:	6593      	str	r3, [r2, #88]	@ 0x58
 800901e:	4b3d      	ldr	r3, [pc, #244]	@ (8009114 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009020:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009022:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009026:	60bb      	str	r3, [r7, #8]
 8009028:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800902a:	2301      	movs	r3, #1
 800902c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800902e:	4b3a      	ldr	r3, [pc, #232]	@ (8009118 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	4a39      	ldr	r2, [pc, #228]	@ (8009118 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009034:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009038:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800903a:	f7f9 fa35 	bl	80024a8 <HAL_GetTick>
 800903e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009040:	e009      	b.n	8009056 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009042:	f7f9 fa31 	bl	80024a8 <HAL_GetTick>
 8009046:	4602      	mov	r2, r0
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	1ad3      	subs	r3, r2, r3
 800904c:	2b02      	cmp	r3, #2
 800904e:	d902      	bls.n	8009056 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8009050:	2303      	movs	r3, #3
 8009052:	74fb      	strb	r3, [r7, #19]
        break;
 8009054:	e005      	b.n	8009062 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009056:	4b30      	ldr	r3, [pc, #192]	@ (8009118 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800905e:	2b00      	cmp	r3, #0
 8009060:	d0ef      	beq.n	8009042 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8009062:	7cfb      	ldrb	r3, [r7, #19]
 8009064:	2b00      	cmp	r3, #0
 8009066:	d159      	bne.n	800911c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8009068:	4b2a      	ldr	r3, [pc, #168]	@ (8009114 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800906a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800906e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009072:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8009074:	697b      	ldr	r3, [r7, #20]
 8009076:	2b00      	cmp	r3, #0
 8009078:	d01e      	beq.n	80090b8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800907e:	697a      	ldr	r2, [r7, #20]
 8009080:	429a      	cmp	r2, r3
 8009082:	d019      	beq.n	80090b8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8009084:	4b23      	ldr	r3, [pc, #140]	@ (8009114 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009086:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800908a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800908e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009090:	4b20      	ldr	r3, [pc, #128]	@ (8009114 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009092:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009096:	4a1f      	ldr	r2, [pc, #124]	@ (8009114 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009098:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800909c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80090a0:	4b1c      	ldr	r3, [pc, #112]	@ (8009114 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80090a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80090a6:	4a1b      	ldr	r2, [pc, #108]	@ (8009114 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80090a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80090ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80090b0:	4a18      	ldr	r2, [pc, #96]	@ (8009114 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80090b2:	697b      	ldr	r3, [r7, #20]
 80090b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80090b8:	697b      	ldr	r3, [r7, #20]
 80090ba:	f003 0301 	and.w	r3, r3, #1
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d016      	beq.n	80090f0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80090c2:	f7f9 f9f1 	bl	80024a8 <HAL_GetTick>
 80090c6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80090c8:	e00b      	b.n	80090e2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80090ca:	f7f9 f9ed 	bl	80024a8 <HAL_GetTick>
 80090ce:	4602      	mov	r2, r0
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	1ad3      	subs	r3, r2, r3
 80090d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80090d8:	4293      	cmp	r3, r2
 80090da:	d902      	bls.n	80090e2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80090dc:	2303      	movs	r3, #3
 80090de:	74fb      	strb	r3, [r7, #19]
            break;
 80090e0:	e006      	b.n	80090f0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80090e2:	4b0c      	ldr	r3, [pc, #48]	@ (8009114 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80090e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80090e8:	f003 0302 	and.w	r3, r3, #2
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d0ec      	beq.n	80090ca <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80090f0:	7cfb      	ldrb	r3, [r7, #19]
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d10b      	bne.n	800910e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80090f6:	4b07      	ldr	r3, [pc, #28]	@ (8009114 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80090f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80090fc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009104:	4903      	ldr	r1, [pc, #12]	@ (8009114 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009106:	4313      	orrs	r3, r2
 8009108:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800910c:	e008      	b.n	8009120 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800910e:	7cfb      	ldrb	r3, [r7, #19]
 8009110:	74bb      	strb	r3, [r7, #18]
 8009112:	e005      	b.n	8009120 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8009114:	40021000 	.word	0x40021000
 8009118:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800911c:	7cfb      	ldrb	r3, [r7, #19]
 800911e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009120:	7c7b      	ldrb	r3, [r7, #17]
 8009122:	2b01      	cmp	r3, #1
 8009124:	d105      	bne.n	8009132 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009126:	4ba6      	ldr	r3, [pc, #664]	@ (80093c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009128:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800912a:	4aa5      	ldr	r2, [pc, #660]	@ (80093c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800912c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009130:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	f003 0301 	and.w	r3, r3, #1
 800913a:	2b00      	cmp	r3, #0
 800913c:	d00a      	beq.n	8009154 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800913e:	4ba0      	ldr	r3, [pc, #640]	@ (80093c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009140:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009144:	f023 0203 	bic.w	r2, r3, #3
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	685b      	ldr	r3, [r3, #4]
 800914c:	499c      	ldr	r1, [pc, #624]	@ (80093c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800914e:	4313      	orrs	r3, r2
 8009150:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	f003 0302 	and.w	r3, r3, #2
 800915c:	2b00      	cmp	r3, #0
 800915e:	d00a      	beq.n	8009176 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8009160:	4b97      	ldr	r3, [pc, #604]	@ (80093c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009162:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009166:	f023 020c 	bic.w	r2, r3, #12
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	689b      	ldr	r3, [r3, #8]
 800916e:	4994      	ldr	r1, [pc, #592]	@ (80093c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009170:	4313      	orrs	r3, r2
 8009172:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	f003 0304 	and.w	r3, r3, #4
 800917e:	2b00      	cmp	r3, #0
 8009180:	d00a      	beq.n	8009198 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8009182:	4b8f      	ldr	r3, [pc, #572]	@ (80093c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009184:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009188:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	68db      	ldr	r3, [r3, #12]
 8009190:	498b      	ldr	r1, [pc, #556]	@ (80093c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009192:	4313      	orrs	r3, r2
 8009194:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	f003 0308 	and.w	r3, r3, #8
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d00a      	beq.n	80091ba <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80091a4:	4b86      	ldr	r3, [pc, #536]	@ (80093c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80091a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80091aa:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	691b      	ldr	r3, [r3, #16]
 80091b2:	4983      	ldr	r1, [pc, #524]	@ (80093c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80091b4:	4313      	orrs	r3, r2
 80091b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	f003 0320 	and.w	r3, r3, #32
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d00a      	beq.n	80091dc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80091c6:	4b7e      	ldr	r3, [pc, #504]	@ (80093c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80091c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80091cc:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	695b      	ldr	r3, [r3, #20]
 80091d4:	497a      	ldr	r1, [pc, #488]	@ (80093c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80091d6:	4313      	orrs	r3, r2
 80091d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d00a      	beq.n	80091fe <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80091e8:	4b75      	ldr	r3, [pc, #468]	@ (80093c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80091ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80091ee:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	699b      	ldr	r3, [r3, #24]
 80091f6:	4972      	ldr	r1, [pc, #456]	@ (80093c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80091f8:	4313      	orrs	r3, r2
 80091fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009206:	2b00      	cmp	r3, #0
 8009208:	d00a      	beq.n	8009220 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800920a:	4b6d      	ldr	r3, [pc, #436]	@ (80093c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800920c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009210:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	69db      	ldr	r3, [r3, #28]
 8009218:	4969      	ldr	r1, [pc, #420]	@ (80093c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800921a:	4313      	orrs	r3, r2
 800921c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009228:	2b00      	cmp	r3, #0
 800922a:	d00a      	beq.n	8009242 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800922c:	4b64      	ldr	r3, [pc, #400]	@ (80093c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800922e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009232:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	6a1b      	ldr	r3, [r3, #32]
 800923a:	4961      	ldr	r1, [pc, #388]	@ (80093c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800923c:	4313      	orrs	r3, r2
 800923e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800924a:	2b00      	cmp	r3, #0
 800924c:	d00a      	beq.n	8009264 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800924e:	4b5c      	ldr	r3, [pc, #368]	@ (80093c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009250:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009254:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800925c:	4958      	ldr	r1, [pc, #352]	@ (80093c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800925e:	4313      	orrs	r3, r2
 8009260:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800926c:	2b00      	cmp	r3, #0
 800926e:	d015      	beq.n	800929c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009270:	4b53      	ldr	r3, [pc, #332]	@ (80093c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009272:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009276:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800927e:	4950      	ldr	r1, [pc, #320]	@ (80093c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009280:	4313      	orrs	r3, r2
 8009282:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800928a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800928e:	d105      	bne.n	800929c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009290:	4b4b      	ldr	r3, [pc, #300]	@ (80093c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009292:	68db      	ldr	r3, [r3, #12]
 8009294:	4a4a      	ldr	r2, [pc, #296]	@ (80093c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009296:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800929a:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d015      	beq.n	80092d4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80092a8:	4b45      	ldr	r3, [pc, #276]	@ (80093c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80092aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80092ae:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092b6:	4942      	ldr	r1, [pc, #264]	@ (80093c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80092b8:	4313      	orrs	r3, r2
 80092ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092c2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80092c6:	d105      	bne.n	80092d4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80092c8:	4b3d      	ldr	r3, [pc, #244]	@ (80093c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80092ca:	68db      	ldr	r3, [r3, #12]
 80092cc:	4a3c      	ldr	r2, [pc, #240]	@ (80093c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80092ce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80092d2:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d015      	beq.n	800930c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80092e0:	4b37      	ldr	r3, [pc, #220]	@ (80093c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80092e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80092e6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80092ee:	4934      	ldr	r1, [pc, #208]	@ (80093c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80092f0:	4313      	orrs	r3, r2
 80092f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80092fa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80092fe:	d105      	bne.n	800930c <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009300:	4b2f      	ldr	r3, [pc, #188]	@ (80093c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009302:	68db      	ldr	r3, [r3, #12]
 8009304:	4a2e      	ldr	r2, [pc, #184]	@ (80093c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009306:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800930a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009314:	2b00      	cmp	r3, #0
 8009316:	d015      	beq.n	8009344 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009318:	4b29      	ldr	r3, [pc, #164]	@ (80093c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800931a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800931e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009326:	4926      	ldr	r1, [pc, #152]	@ (80093c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009328:	4313      	orrs	r3, r2
 800932a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009332:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009336:	d105      	bne.n	8009344 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009338:	4b21      	ldr	r3, [pc, #132]	@ (80093c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800933a:	68db      	ldr	r3, [r3, #12]
 800933c:	4a20      	ldr	r2, [pc, #128]	@ (80093c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800933e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009342:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800934c:	2b00      	cmp	r3, #0
 800934e:	d015      	beq.n	800937c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009350:	4b1b      	ldr	r3, [pc, #108]	@ (80093c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009352:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009356:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800935e:	4918      	ldr	r1, [pc, #96]	@ (80093c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009360:	4313      	orrs	r3, r2
 8009362:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800936a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800936e:	d105      	bne.n	800937c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009370:	4b13      	ldr	r3, [pc, #76]	@ (80093c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009372:	68db      	ldr	r3, [r3, #12]
 8009374:	4a12      	ldr	r2, [pc, #72]	@ (80093c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009376:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800937a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009384:	2b00      	cmp	r3, #0
 8009386:	d015      	beq.n	80093b4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8009388:	4b0d      	ldr	r3, [pc, #52]	@ (80093c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800938a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800938e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009396:	490a      	ldr	r1, [pc, #40]	@ (80093c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009398:	4313      	orrs	r3, r2
 800939a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80093a2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80093a6:	d105      	bne.n	80093b4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80093a8:	4b05      	ldr	r3, [pc, #20]	@ (80093c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80093aa:	68db      	ldr	r3, [r3, #12]
 80093ac:	4a04      	ldr	r2, [pc, #16]	@ (80093c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80093ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80093b2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80093b4:	7cbb      	ldrb	r3, [r7, #18]
}
 80093b6:	4618      	mov	r0, r3
 80093b8:	3718      	adds	r7, #24
 80093ba:	46bd      	mov	sp, r7
 80093bc:	bd80      	pop	{r7, pc}
 80093be:	bf00      	nop
 80093c0:	40021000 	.word	0x40021000

080093c4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80093c4:	b580      	push	{r7, lr}
 80093c6:	b084      	sub	sp, #16
 80093c8:	af00      	add	r7, sp, #0
 80093ca:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d101      	bne.n	80093d6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80093d2:	2301      	movs	r3, #1
 80093d4:	e09d      	b.n	8009512 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d108      	bne.n	80093f0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	685b      	ldr	r3, [r3, #4]
 80093e2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80093e6:	d009      	beq.n	80093fc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	2200      	movs	r2, #0
 80093ec:	61da      	str	r2, [r3, #28]
 80093ee:	e005      	b.n	80093fc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	2200      	movs	r2, #0
 80093f4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	2200      	movs	r2, #0
 80093fa:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	2200      	movs	r2, #0
 8009400:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009408:	b2db      	uxtb	r3, r3
 800940a:	2b00      	cmp	r3, #0
 800940c:	d106      	bne.n	800941c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	2200      	movs	r2, #0
 8009412:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009416:	6878      	ldr	r0, [r7, #4]
 8009418:	f000 f87f 	bl	800951a <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	2202      	movs	r2, #2
 8009420:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	681a      	ldr	r2, [r3, #0]
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009432:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	68db      	ldr	r3, [r3, #12]
 8009438:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800943c:	d902      	bls.n	8009444 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800943e:	2300      	movs	r3, #0
 8009440:	60fb      	str	r3, [r7, #12]
 8009442:	e002      	b.n	800944a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8009444:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009448:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	68db      	ldr	r3, [r3, #12]
 800944e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8009452:	d007      	beq.n	8009464 <HAL_SPI_Init+0xa0>
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	68db      	ldr	r3, [r3, #12]
 8009458:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800945c:	d002      	beq.n	8009464 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	2200      	movs	r2, #0
 8009462:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	685b      	ldr	r3, [r3, #4]
 8009468:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	689b      	ldr	r3, [r3, #8]
 8009470:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8009474:	431a      	orrs	r2, r3
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	691b      	ldr	r3, [r3, #16]
 800947a:	f003 0302 	and.w	r3, r3, #2
 800947e:	431a      	orrs	r2, r3
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	695b      	ldr	r3, [r3, #20]
 8009484:	f003 0301 	and.w	r3, r3, #1
 8009488:	431a      	orrs	r2, r3
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	699b      	ldr	r3, [r3, #24]
 800948e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009492:	431a      	orrs	r2, r3
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	69db      	ldr	r3, [r3, #28]
 8009498:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800949c:	431a      	orrs	r2, r3
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	6a1b      	ldr	r3, [r3, #32]
 80094a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80094a6:	ea42 0103 	orr.w	r1, r2, r3
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094ae:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	430a      	orrs	r2, r1
 80094b8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	699b      	ldr	r3, [r3, #24]
 80094be:	0c1b      	lsrs	r3, r3, #16
 80094c0:	f003 0204 	and.w	r2, r3, #4
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094c8:	f003 0310 	and.w	r3, r3, #16
 80094cc:	431a      	orrs	r2, r3
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80094d2:	f003 0308 	and.w	r3, r3, #8
 80094d6:	431a      	orrs	r2, r3
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	68db      	ldr	r3, [r3, #12]
 80094dc:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80094e0:	ea42 0103 	orr.w	r1, r2, r3
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	430a      	orrs	r2, r1
 80094f0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	69da      	ldr	r2, [r3, #28]
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009500:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	2200      	movs	r2, #0
 8009506:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	2201      	movs	r2, #1
 800950c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8009510:	2300      	movs	r3, #0
}
 8009512:	4618      	mov	r0, r3
 8009514:	3710      	adds	r7, #16
 8009516:	46bd      	mov	sp, r7
 8009518:	bd80      	pop	{r7, pc}

0800951a <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 800951a:	b480      	push	{r7}
 800951c:	b083      	sub	sp, #12
 800951e:	af00      	add	r7, sp, #0
 8009520:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 8009522:	bf00      	nop
 8009524:	370c      	adds	r7, #12
 8009526:	46bd      	mov	sp, r7
 8009528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800952c:	4770      	bx	lr

0800952e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800952e:	b580      	push	{r7, lr}
 8009530:	b088      	sub	sp, #32
 8009532:	af00      	add	r7, sp, #0
 8009534:	60f8      	str	r0, [r7, #12]
 8009536:	60b9      	str	r1, [r7, #8]
 8009538:	603b      	str	r3, [r7, #0]
 800953a:	4613      	mov	r3, r2
 800953c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800953e:	f7f8 ffb3 	bl	80024a8 <HAL_GetTick>
 8009542:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8009544:	88fb      	ldrh	r3, [r7, #6]
 8009546:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800954e:	b2db      	uxtb	r3, r3
 8009550:	2b01      	cmp	r3, #1
 8009552:	d001      	beq.n	8009558 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8009554:	2302      	movs	r3, #2
 8009556:	e15c      	b.n	8009812 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8009558:	68bb      	ldr	r3, [r7, #8]
 800955a:	2b00      	cmp	r3, #0
 800955c:	d002      	beq.n	8009564 <HAL_SPI_Transmit+0x36>
 800955e:	88fb      	ldrh	r3, [r7, #6]
 8009560:	2b00      	cmp	r3, #0
 8009562:	d101      	bne.n	8009568 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8009564:	2301      	movs	r3, #1
 8009566:	e154      	b.n	8009812 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800956e:	2b01      	cmp	r3, #1
 8009570:	d101      	bne.n	8009576 <HAL_SPI_Transmit+0x48>
 8009572:	2302      	movs	r3, #2
 8009574:	e14d      	b.n	8009812 <HAL_SPI_Transmit+0x2e4>
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	2201      	movs	r2, #1
 800957a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	2203      	movs	r2, #3
 8009582:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	2200      	movs	r2, #0
 800958a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	68ba      	ldr	r2, [r7, #8]
 8009590:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	88fa      	ldrh	r2, [r7, #6]
 8009596:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	88fa      	ldrh	r2, [r7, #6]
 800959c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	2200      	movs	r2, #0
 80095a2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	2200      	movs	r2, #0
 80095a8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	2200      	movs	r2, #0
 80095b0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	2200      	movs	r2, #0
 80095b8:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	2200      	movs	r2, #0
 80095be:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	689b      	ldr	r3, [r3, #8]
 80095c4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80095c8:	d10f      	bne.n	80095ea <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	681a      	ldr	r2, [r3, #0]
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80095d8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	681a      	ldr	r2, [r3, #0]
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80095e8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80095f4:	2b40      	cmp	r3, #64	@ 0x40
 80095f6:	d007      	beq.n	8009608 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	681a      	ldr	r2, [r3, #0]
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009606:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	68db      	ldr	r3, [r3, #12]
 800960c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009610:	d952      	bls.n	80096b8 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	685b      	ldr	r3, [r3, #4]
 8009616:	2b00      	cmp	r3, #0
 8009618:	d002      	beq.n	8009620 <HAL_SPI_Transmit+0xf2>
 800961a:	8b7b      	ldrh	r3, [r7, #26]
 800961c:	2b01      	cmp	r3, #1
 800961e:	d145      	bne.n	80096ac <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009624:	881a      	ldrh	r2, [r3, #0]
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009630:	1c9a      	adds	r2, r3, #2
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800963a:	b29b      	uxth	r3, r3
 800963c:	3b01      	subs	r3, #1
 800963e:	b29a      	uxth	r2, r3
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8009644:	e032      	b.n	80096ac <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	689b      	ldr	r3, [r3, #8]
 800964c:	f003 0302 	and.w	r3, r3, #2
 8009650:	2b02      	cmp	r3, #2
 8009652:	d112      	bne.n	800967a <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009658:	881a      	ldrh	r2, [r3, #0]
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009664:	1c9a      	adds	r2, r3, #2
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800966e:	b29b      	uxth	r3, r3
 8009670:	3b01      	subs	r3, #1
 8009672:	b29a      	uxth	r2, r3
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009678:	e018      	b.n	80096ac <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800967a:	f7f8 ff15 	bl	80024a8 <HAL_GetTick>
 800967e:	4602      	mov	r2, r0
 8009680:	69fb      	ldr	r3, [r7, #28]
 8009682:	1ad3      	subs	r3, r2, r3
 8009684:	683a      	ldr	r2, [r7, #0]
 8009686:	429a      	cmp	r2, r3
 8009688:	d803      	bhi.n	8009692 <HAL_SPI_Transmit+0x164>
 800968a:	683b      	ldr	r3, [r7, #0]
 800968c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009690:	d102      	bne.n	8009698 <HAL_SPI_Transmit+0x16a>
 8009692:	683b      	ldr	r3, [r7, #0]
 8009694:	2b00      	cmp	r3, #0
 8009696:	d109      	bne.n	80096ac <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	2201      	movs	r2, #1
 800969c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	2200      	movs	r2, #0
 80096a4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80096a8:	2303      	movs	r3, #3
 80096aa:	e0b2      	b.n	8009812 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80096b0:	b29b      	uxth	r3, r3
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d1c7      	bne.n	8009646 <HAL_SPI_Transmit+0x118>
 80096b6:	e083      	b.n	80097c0 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	685b      	ldr	r3, [r3, #4]
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d002      	beq.n	80096c6 <HAL_SPI_Transmit+0x198>
 80096c0:	8b7b      	ldrh	r3, [r7, #26]
 80096c2:	2b01      	cmp	r3, #1
 80096c4:	d177      	bne.n	80097b6 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80096ca:	b29b      	uxth	r3, r3
 80096cc:	2b01      	cmp	r3, #1
 80096ce:	d912      	bls.n	80096f6 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80096d4:	881a      	ldrh	r2, [r3, #0]
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80096e0:	1c9a      	adds	r2, r3, #2
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80096ea:	b29b      	uxth	r3, r3
 80096ec:	3b02      	subs	r3, #2
 80096ee:	b29a      	uxth	r2, r3
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80096f4:	e05f      	b.n	80097b6 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	330c      	adds	r3, #12
 8009700:	7812      	ldrb	r2, [r2, #0]
 8009702:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009708:	1c5a      	adds	r2, r3, #1
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009712:	b29b      	uxth	r3, r3
 8009714:	3b01      	subs	r3, #1
 8009716:	b29a      	uxth	r2, r3
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800971c:	e04b      	b.n	80097b6 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	689b      	ldr	r3, [r3, #8]
 8009724:	f003 0302 	and.w	r3, r3, #2
 8009728:	2b02      	cmp	r3, #2
 800972a:	d12b      	bne.n	8009784 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009730:	b29b      	uxth	r3, r3
 8009732:	2b01      	cmp	r3, #1
 8009734:	d912      	bls.n	800975c <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800973a:	881a      	ldrh	r2, [r3, #0]
 800973c:	68fb      	ldr	r3, [r7, #12]
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009746:	1c9a      	adds	r2, r3, #2
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009750:	b29b      	uxth	r3, r3
 8009752:	3b02      	subs	r3, #2
 8009754:	b29a      	uxth	r2, r3
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800975a:	e02c      	b.n	80097b6 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	330c      	adds	r3, #12
 8009766:	7812      	ldrb	r2, [r2, #0]
 8009768:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800976e:	1c5a      	adds	r2, r3, #1
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009778:	b29b      	uxth	r3, r3
 800977a:	3b01      	subs	r3, #1
 800977c:	b29a      	uxth	r2, r3
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009782:	e018      	b.n	80097b6 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009784:	f7f8 fe90 	bl	80024a8 <HAL_GetTick>
 8009788:	4602      	mov	r2, r0
 800978a:	69fb      	ldr	r3, [r7, #28]
 800978c:	1ad3      	subs	r3, r2, r3
 800978e:	683a      	ldr	r2, [r7, #0]
 8009790:	429a      	cmp	r2, r3
 8009792:	d803      	bhi.n	800979c <HAL_SPI_Transmit+0x26e>
 8009794:	683b      	ldr	r3, [r7, #0]
 8009796:	f1b3 3fff 	cmp.w	r3, #4294967295
 800979a:	d102      	bne.n	80097a2 <HAL_SPI_Transmit+0x274>
 800979c:	683b      	ldr	r3, [r7, #0]
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d109      	bne.n	80097b6 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	2201      	movs	r2, #1
 80097a6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	2200      	movs	r2, #0
 80097ae:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80097b2:	2303      	movs	r3, #3
 80097b4:	e02d      	b.n	8009812 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80097ba:	b29b      	uxth	r3, r3
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d1ae      	bne.n	800971e <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80097c0:	69fa      	ldr	r2, [r7, #28]
 80097c2:	6839      	ldr	r1, [r7, #0]
 80097c4:	68f8      	ldr	r0, [r7, #12]
 80097c6:	f000 fa75 	bl	8009cb4 <SPI_EndRxTxTransaction>
 80097ca:	4603      	mov	r3, r0
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d002      	beq.n	80097d6 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	2220      	movs	r2, #32
 80097d4:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	689b      	ldr	r3, [r3, #8]
 80097da:	2b00      	cmp	r3, #0
 80097dc:	d10a      	bne.n	80097f4 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80097de:	2300      	movs	r3, #0
 80097e0:	617b      	str	r3, [r7, #20]
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	68db      	ldr	r3, [r3, #12]
 80097e8:	617b      	str	r3, [r7, #20]
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	689b      	ldr	r3, [r3, #8]
 80097f0:	617b      	str	r3, [r7, #20]
 80097f2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	2201      	movs	r2, #1
 80097f8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	2200      	movs	r2, #0
 8009800:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009808:	2b00      	cmp	r3, #0
 800980a:	d001      	beq.n	8009810 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800980c:	2301      	movs	r3, #1
 800980e:	e000      	b.n	8009812 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8009810:	2300      	movs	r3, #0
  }
}
 8009812:	4618      	mov	r0, r3
 8009814:	3720      	adds	r7, #32
 8009816:	46bd      	mov	sp, r7
 8009818:	bd80      	pop	{r7, pc}
	...

0800981c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800981c:	b580      	push	{r7, lr}
 800981e:	b088      	sub	sp, #32
 8009820:	af00      	add	r7, sp, #0
 8009822:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	685b      	ldr	r3, [r3, #4]
 800982a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	689b      	ldr	r3, [r3, #8]
 8009832:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009834:	69bb      	ldr	r3, [r7, #24]
 8009836:	099b      	lsrs	r3, r3, #6
 8009838:	f003 0301 	and.w	r3, r3, #1
 800983c:	2b00      	cmp	r3, #0
 800983e:	d10f      	bne.n	8009860 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8009840:	69bb      	ldr	r3, [r7, #24]
 8009842:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009846:	2b00      	cmp	r3, #0
 8009848:	d00a      	beq.n	8009860 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800984a:	69fb      	ldr	r3, [r7, #28]
 800984c:	099b      	lsrs	r3, r3, #6
 800984e:	f003 0301 	and.w	r3, r3, #1
 8009852:	2b00      	cmp	r3, #0
 8009854:	d004      	beq.n	8009860 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800985a:	6878      	ldr	r0, [r7, #4]
 800985c:	4798      	blx	r3
    return;
 800985e:	e0d7      	b.n	8009a10 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8009860:	69bb      	ldr	r3, [r7, #24]
 8009862:	085b      	lsrs	r3, r3, #1
 8009864:	f003 0301 	and.w	r3, r3, #1
 8009868:	2b00      	cmp	r3, #0
 800986a:	d00a      	beq.n	8009882 <HAL_SPI_IRQHandler+0x66>
 800986c:	69fb      	ldr	r3, [r7, #28]
 800986e:	09db      	lsrs	r3, r3, #7
 8009870:	f003 0301 	and.w	r3, r3, #1
 8009874:	2b00      	cmp	r3, #0
 8009876:	d004      	beq.n	8009882 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800987c:	6878      	ldr	r0, [r7, #4]
 800987e:	4798      	blx	r3
    return;
 8009880:	e0c6      	b.n	8009a10 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8009882:	69bb      	ldr	r3, [r7, #24]
 8009884:	095b      	lsrs	r3, r3, #5
 8009886:	f003 0301 	and.w	r3, r3, #1
 800988a:	2b00      	cmp	r3, #0
 800988c:	d10c      	bne.n	80098a8 <HAL_SPI_IRQHandler+0x8c>
 800988e:	69bb      	ldr	r3, [r7, #24]
 8009890:	099b      	lsrs	r3, r3, #6
 8009892:	f003 0301 	and.w	r3, r3, #1
 8009896:	2b00      	cmp	r3, #0
 8009898:	d106      	bne.n	80098a8 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800989a:	69bb      	ldr	r3, [r7, #24]
 800989c:	0a1b      	lsrs	r3, r3, #8
 800989e:	f003 0301 	and.w	r3, r3, #1
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	f000 80b4 	beq.w	8009a10 <HAL_SPI_IRQHandler+0x1f4>
 80098a8:	69fb      	ldr	r3, [r7, #28]
 80098aa:	095b      	lsrs	r3, r3, #5
 80098ac:	f003 0301 	and.w	r3, r3, #1
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	f000 80ad 	beq.w	8009a10 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80098b6:	69bb      	ldr	r3, [r7, #24]
 80098b8:	099b      	lsrs	r3, r3, #6
 80098ba:	f003 0301 	and.w	r3, r3, #1
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d023      	beq.n	800990a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80098c8:	b2db      	uxtb	r3, r3
 80098ca:	2b03      	cmp	r3, #3
 80098cc:	d011      	beq.n	80098f2 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80098d2:	f043 0204 	orr.w	r2, r3, #4
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80098da:	2300      	movs	r3, #0
 80098dc:	617b      	str	r3, [r7, #20]
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	68db      	ldr	r3, [r3, #12]
 80098e4:	617b      	str	r3, [r7, #20]
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	689b      	ldr	r3, [r3, #8]
 80098ec:	617b      	str	r3, [r7, #20]
 80098ee:	697b      	ldr	r3, [r7, #20]
 80098f0:	e00b      	b.n	800990a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80098f2:	2300      	movs	r3, #0
 80098f4:	613b      	str	r3, [r7, #16]
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	68db      	ldr	r3, [r3, #12]
 80098fc:	613b      	str	r3, [r7, #16]
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	689b      	ldr	r3, [r3, #8]
 8009904:	613b      	str	r3, [r7, #16]
 8009906:	693b      	ldr	r3, [r7, #16]
        return;
 8009908:	e082      	b.n	8009a10 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800990a:	69bb      	ldr	r3, [r7, #24]
 800990c:	095b      	lsrs	r3, r3, #5
 800990e:	f003 0301 	and.w	r3, r3, #1
 8009912:	2b00      	cmp	r3, #0
 8009914:	d014      	beq.n	8009940 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800991a:	f043 0201 	orr.w	r2, r3, #1
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8009922:	2300      	movs	r3, #0
 8009924:	60fb      	str	r3, [r7, #12]
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	689b      	ldr	r3, [r3, #8]
 800992c:	60fb      	str	r3, [r7, #12]
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	681a      	ldr	r2, [r3, #0]
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800993c:	601a      	str	r2, [r3, #0]
 800993e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8009940:	69bb      	ldr	r3, [r7, #24]
 8009942:	0a1b      	lsrs	r3, r3, #8
 8009944:	f003 0301 	and.w	r3, r3, #1
 8009948:	2b00      	cmp	r3, #0
 800994a:	d00c      	beq.n	8009966 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009950:	f043 0208 	orr.w	r2, r3, #8
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009958:	2300      	movs	r3, #0
 800995a:	60bb      	str	r3, [r7, #8]
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	689b      	ldr	r3, [r3, #8]
 8009962:	60bb      	str	r3, [r7, #8]
 8009964:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800996a:	2b00      	cmp	r3, #0
 800996c:	d04f      	beq.n	8009a0e <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	685a      	ldr	r2, [r3, #4]
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800997c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	2201      	movs	r2, #1
 8009982:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8009986:	69fb      	ldr	r3, [r7, #28]
 8009988:	f003 0302 	and.w	r3, r3, #2
 800998c:	2b00      	cmp	r3, #0
 800998e:	d104      	bne.n	800999a <HAL_SPI_IRQHandler+0x17e>
 8009990:	69fb      	ldr	r3, [r7, #28]
 8009992:	f003 0301 	and.w	r3, r3, #1
 8009996:	2b00      	cmp	r3, #0
 8009998:	d034      	beq.n	8009a04 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	685a      	ldr	r2, [r3, #4]
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	f022 0203 	bic.w	r2, r2, #3
 80099a8:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d011      	beq.n	80099d6 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80099b6:	4a18      	ldr	r2, [pc, #96]	@ (8009a18 <HAL_SPI_IRQHandler+0x1fc>)
 80099b8:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80099be:	4618      	mov	r0, r3
 80099c0:	f7fa ffc3 	bl	800494a <HAL_DMA_Abort_IT>
 80099c4:	4603      	mov	r3, r0
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d005      	beq.n	80099d6 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80099ce:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d016      	beq.n	8009a0c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80099e2:	4a0d      	ldr	r2, [pc, #52]	@ (8009a18 <HAL_SPI_IRQHandler+0x1fc>)
 80099e4:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80099ea:	4618      	mov	r0, r3
 80099ec:	f7fa ffad 	bl	800494a <HAL_DMA_Abort_IT>
 80099f0:	4603      	mov	r3, r0
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d00a      	beq.n	8009a0c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80099fa:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8009a02:	e003      	b.n	8009a0c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8009a04:	6878      	ldr	r0, [r7, #4]
 8009a06:	f000 f809 	bl	8009a1c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8009a0a:	e000      	b.n	8009a0e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8009a0c:	bf00      	nop
    return;
 8009a0e:	bf00      	nop
  }
}
 8009a10:	3720      	adds	r7, #32
 8009a12:	46bd      	mov	sp, r7
 8009a14:	bd80      	pop	{r7, pc}
 8009a16:	bf00      	nop
 8009a18:	08009a4d 	.word	0x08009a4d

08009a1c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8009a1c:	b480      	push	{r7}
 8009a1e:	b083      	sub	sp, #12
 8009a20:	af00      	add	r7, sp, #0
 8009a22:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8009a24:	bf00      	nop
 8009a26:	370c      	adds	r7, #12
 8009a28:	46bd      	mov	sp, r7
 8009a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a2e:	4770      	bx	lr

08009a30 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8009a30:	b480      	push	{r7}
 8009a32:	b083      	sub	sp, #12
 8009a34:	af00      	add	r7, sp, #0
 8009a36:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009a3e:	b2db      	uxtb	r3, r3
}
 8009a40:	4618      	mov	r0, r3
 8009a42:	370c      	adds	r7, #12
 8009a44:	46bd      	mov	sp, r7
 8009a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a4a:	4770      	bx	lr

08009a4c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009a4c:	b580      	push	{r7, lr}
 8009a4e:	b084      	sub	sp, #16
 8009a50:	af00      	add	r7, sp, #0
 8009a52:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a58:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	2200      	movs	r2, #0
 8009a5e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	2200      	movs	r2, #0
 8009a66:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8009a68:	68f8      	ldr	r0, [r7, #12]
 8009a6a:	f7ff ffd7 	bl	8009a1c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009a6e:	bf00      	nop
 8009a70:	3710      	adds	r7, #16
 8009a72:	46bd      	mov	sp, r7
 8009a74:	bd80      	pop	{r7, pc}
	...

08009a78 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009a78:	b580      	push	{r7, lr}
 8009a7a:	b088      	sub	sp, #32
 8009a7c:	af00      	add	r7, sp, #0
 8009a7e:	60f8      	str	r0, [r7, #12]
 8009a80:	60b9      	str	r1, [r7, #8]
 8009a82:	603b      	str	r3, [r7, #0]
 8009a84:	4613      	mov	r3, r2
 8009a86:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009a88:	f7f8 fd0e 	bl	80024a8 <HAL_GetTick>
 8009a8c:	4602      	mov	r2, r0
 8009a8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a90:	1a9b      	subs	r3, r3, r2
 8009a92:	683a      	ldr	r2, [r7, #0]
 8009a94:	4413      	add	r3, r2
 8009a96:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009a98:	f7f8 fd06 	bl	80024a8 <HAL_GetTick>
 8009a9c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8009a9e:	4b39      	ldr	r3, [pc, #228]	@ (8009b84 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	015b      	lsls	r3, r3, #5
 8009aa4:	0d1b      	lsrs	r3, r3, #20
 8009aa6:	69fa      	ldr	r2, [r7, #28]
 8009aa8:	fb02 f303 	mul.w	r3, r2, r3
 8009aac:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009aae:	e054      	b.n	8009b5a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009ab0:	683b      	ldr	r3, [r7, #0]
 8009ab2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ab6:	d050      	beq.n	8009b5a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009ab8:	f7f8 fcf6 	bl	80024a8 <HAL_GetTick>
 8009abc:	4602      	mov	r2, r0
 8009abe:	69bb      	ldr	r3, [r7, #24]
 8009ac0:	1ad3      	subs	r3, r2, r3
 8009ac2:	69fa      	ldr	r2, [r7, #28]
 8009ac4:	429a      	cmp	r2, r3
 8009ac6:	d902      	bls.n	8009ace <SPI_WaitFlagStateUntilTimeout+0x56>
 8009ac8:	69fb      	ldr	r3, [r7, #28]
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d13d      	bne.n	8009b4a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	685a      	ldr	r2, [r3, #4]
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009adc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	685b      	ldr	r3, [r3, #4]
 8009ae2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009ae6:	d111      	bne.n	8009b0c <SPI_WaitFlagStateUntilTimeout+0x94>
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	689b      	ldr	r3, [r3, #8]
 8009aec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009af0:	d004      	beq.n	8009afc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	689b      	ldr	r3, [r3, #8]
 8009af6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009afa:	d107      	bne.n	8009b0c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	681a      	ldr	r2, [r3, #0]
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009b0a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b10:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009b14:	d10f      	bne.n	8009b36 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	681a      	ldr	r2, [r3, #0]
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009b24:	601a      	str	r2, [r3, #0]
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	681a      	ldr	r2, [r3, #0]
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009b34:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	2201      	movs	r2, #1
 8009b3a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	2200      	movs	r2, #0
 8009b42:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8009b46:	2303      	movs	r3, #3
 8009b48:	e017      	b.n	8009b7a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009b4a:	697b      	ldr	r3, [r7, #20]
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d101      	bne.n	8009b54 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8009b50:	2300      	movs	r3, #0
 8009b52:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8009b54:	697b      	ldr	r3, [r7, #20]
 8009b56:	3b01      	subs	r3, #1
 8009b58:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	689a      	ldr	r2, [r3, #8]
 8009b60:	68bb      	ldr	r3, [r7, #8]
 8009b62:	4013      	ands	r3, r2
 8009b64:	68ba      	ldr	r2, [r7, #8]
 8009b66:	429a      	cmp	r2, r3
 8009b68:	bf0c      	ite	eq
 8009b6a:	2301      	moveq	r3, #1
 8009b6c:	2300      	movne	r3, #0
 8009b6e:	b2db      	uxtb	r3, r3
 8009b70:	461a      	mov	r2, r3
 8009b72:	79fb      	ldrb	r3, [r7, #7]
 8009b74:	429a      	cmp	r2, r3
 8009b76:	d19b      	bne.n	8009ab0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8009b78:	2300      	movs	r3, #0
}
 8009b7a:	4618      	mov	r0, r3
 8009b7c:	3720      	adds	r7, #32
 8009b7e:	46bd      	mov	sp, r7
 8009b80:	bd80      	pop	{r7, pc}
 8009b82:	bf00      	nop
 8009b84:	2000000c 	.word	0x2000000c

08009b88 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009b88:	b580      	push	{r7, lr}
 8009b8a:	b08a      	sub	sp, #40	@ 0x28
 8009b8c:	af00      	add	r7, sp, #0
 8009b8e:	60f8      	str	r0, [r7, #12]
 8009b90:	60b9      	str	r1, [r7, #8]
 8009b92:	607a      	str	r2, [r7, #4]
 8009b94:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8009b96:	2300      	movs	r3, #0
 8009b98:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8009b9a:	f7f8 fc85 	bl	80024a8 <HAL_GetTick>
 8009b9e:	4602      	mov	r2, r0
 8009ba0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ba2:	1a9b      	subs	r3, r3, r2
 8009ba4:	683a      	ldr	r2, [r7, #0]
 8009ba6:	4413      	add	r3, r2
 8009ba8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8009baa:	f7f8 fc7d 	bl	80024a8 <HAL_GetTick>
 8009bae:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	330c      	adds	r3, #12
 8009bb6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8009bb8:	4b3d      	ldr	r3, [pc, #244]	@ (8009cb0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8009bba:	681a      	ldr	r2, [r3, #0]
 8009bbc:	4613      	mov	r3, r2
 8009bbe:	009b      	lsls	r3, r3, #2
 8009bc0:	4413      	add	r3, r2
 8009bc2:	00da      	lsls	r2, r3, #3
 8009bc4:	1ad3      	subs	r3, r2, r3
 8009bc6:	0d1b      	lsrs	r3, r3, #20
 8009bc8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009bca:	fb02 f303 	mul.w	r3, r2, r3
 8009bce:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8009bd0:	e060      	b.n	8009c94 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8009bd2:	68bb      	ldr	r3, [r7, #8]
 8009bd4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8009bd8:	d107      	bne.n	8009bea <SPI_WaitFifoStateUntilTimeout+0x62>
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d104      	bne.n	8009bea <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8009be0:	69fb      	ldr	r3, [r7, #28]
 8009be2:	781b      	ldrb	r3, [r3, #0]
 8009be4:	b2db      	uxtb	r3, r3
 8009be6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8009be8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8009bea:	683b      	ldr	r3, [r7, #0]
 8009bec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009bf0:	d050      	beq.n	8009c94 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009bf2:	f7f8 fc59 	bl	80024a8 <HAL_GetTick>
 8009bf6:	4602      	mov	r2, r0
 8009bf8:	6a3b      	ldr	r3, [r7, #32]
 8009bfa:	1ad3      	subs	r3, r2, r3
 8009bfc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009bfe:	429a      	cmp	r2, r3
 8009c00:	d902      	bls.n	8009c08 <SPI_WaitFifoStateUntilTimeout+0x80>
 8009c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d13d      	bne.n	8009c84 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	685a      	ldr	r2, [r3, #4]
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009c16:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	685b      	ldr	r3, [r3, #4]
 8009c1c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009c20:	d111      	bne.n	8009c46 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	689b      	ldr	r3, [r3, #8]
 8009c26:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009c2a:	d004      	beq.n	8009c36 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	689b      	ldr	r3, [r3, #8]
 8009c30:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009c34:	d107      	bne.n	8009c46 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	681a      	ldr	r2, [r3, #0]
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009c44:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c4a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009c4e:	d10f      	bne.n	8009c70 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	681a      	ldr	r2, [r3, #0]
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009c5e:	601a      	str	r2, [r3, #0]
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	681a      	ldr	r2, [r3, #0]
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009c6e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	2201      	movs	r2, #1
 8009c74:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	2200      	movs	r2, #0
 8009c7c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8009c80:	2303      	movs	r3, #3
 8009c82:	e010      	b.n	8009ca6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009c84:	69bb      	ldr	r3, [r7, #24]
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d101      	bne.n	8009c8e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8009c8a:	2300      	movs	r3, #0
 8009c8c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8009c8e:	69bb      	ldr	r3, [r7, #24]
 8009c90:	3b01      	subs	r3, #1
 8009c92:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	689a      	ldr	r2, [r3, #8]
 8009c9a:	68bb      	ldr	r3, [r7, #8]
 8009c9c:	4013      	ands	r3, r2
 8009c9e:	687a      	ldr	r2, [r7, #4]
 8009ca0:	429a      	cmp	r2, r3
 8009ca2:	d196      	bne.n	8009bd2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8009ca4:	2300      	movs	r3, #0
}
 8009ca6:	4618      	mov	r0, r3
 8009ca8:	3728      	adds	r7, #40	@ 0x28
 8009caa:	46bd      	mov	sp, r7
 8009cac:	bd80      	pop	{r7, pc}
 8009cae:	bf00      	nop
 8009cb0:	2000000c 	.word	0x2000000c

08009cb4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009cb4:	b580      	push	{r7, lr}
 8009cb6:	b086      	sub	sp, #24
 8009cb8:	af02      	add	r7, sp, #8
 8009cba:	60f8      	str	r0, [r7, #12]
 8009cbc:	60b9      	str	r1, [r7, #8]
 8009cbe:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	9300      	str	r3, [sp, #0]
 8009cc4:	68bb      	ldr	r3, [r7, #8]
 8009cc6:	2200      	movs	r2, #0
 8009cc8:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8009ccc:	68f8      	ldr	r0, [r7, #12]
 8009cce:	f7ff ff5b 	bl	8009b88 <SPI_WaitFifoStateUntilTimeout>
 8009cd2:	4603      	mov	r3, r0
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d007      	beq.n	8009ce8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009cdc:	f043 0220 	orr.w	r2, r3, #32
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009ce4:	2303      	movs	r3, #3
 8009ce6:	e027      	b.n	8009d38 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	9300      	str	r3, [sp, #0]
 8009cec:	68bb      	ldr	r3, [r7, #8]
 8009cee:	2200      	movs	r2, #0
 8009cf0:	2180      	movs	r1, #128	@ 0x80
 8009cf2:	68f8      	ldr	r0, [r7, #12]
 8009cf4:	f7ff fec0 	bl	8009a78 <SPI_WaitFlagStateUntilTimeout>
 8009cf8:	4603      	mov	r3, r0
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d007      	beq.n	8009d0e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009d02:	f043 0220 	orr.w	r2, r3, #32
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009d0a:	2303      	movs	r3, #3
 8009d0c:	e014      	b.n	8009d38 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	9300      	str	r3, [sp, #0]
 8009d12:	68bb      	ldr	r3, [r7, #8]
 8009d14:	2200      	movs	r2, #0
 8009d16:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8009d1a:	68f8      	ldr	r0, [r7, #12]
 8009d1c:	f7ff ff34 	bl	8009b88 <SPI_WaitFifoStateUntilTimeout>
 8009d20:	4603      	mov	r3, r0
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d007      	beq.n	8009d36 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009d2a:	f043 0220 	orr.w	r2, r3, #32
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009d32:	2303      	movs	r3, #3
 8009d34:	e000      	b.n	8009d38 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8009d36:	2300      	movs	r3, #0
}
 8009d38:	4618      	mov	r0, r3
 8009d3a:	3710      	adds	r7, #16
 8009d3c:	46bd      	mov	sp, r7
 8009d3e:	bd80      	pop	{r7, pc}

08009d40 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009d40:	b580      	push	{r7, lr}
 8009d42:	b082      	sub	sp, #8
 8009d44:	af00      	add	r7, sp, #0
 8009d46:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d101      	bne.n	8009d52 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009d4e:	2301      	movs	r3, #1
 8009d50:	e042      	b.n	8009dd8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d106      	bne.n	8009d6a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	2200      	movs	r2, #0
 8009d60:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009d64:	6878      	ldr	r0, [r7, #4]
 8009d66:	f7f8 f8b3 	bl	8001ed0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	2224      	movs	r2, #36	@ 0x24
 8009d6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	681a      	ldr	r2, [r3, #0]
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	f022 0201 	bic.w	r2, r2, #1
 8009d80:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d002      	beq.n	8009d90 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8009d8a:	6878      	ldr	r0, [r7, #4]
 8009d8c:	f000 fb82 	bl	800a494 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009d90:	6878      	ldr	r0, [r7, #4]
 8009d92:	f000 f8b3 	bl	8009efc <UART_SetConfig>
 8009d96:	4603      	mov	r3, r0
 8009d98:	2b01      	cmp	r3, #1
 8009d9a:	d101      	bne.n	8009da0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8009d9c:	2301      	movs	r3, #1
 8009d9e:	e01b      	b.n	8009dd8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	685a      	ldr	r2, [r3, #4]
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009dae:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	689a      	ldr	r2, [r3, #8]
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009dbe:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	681a      	ldr	r2, [r3, #0]
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	f042 0201 	orr.w	r2, r2, #1
 8009dce:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009dd0:	6878      	ldr	r0, [r7, #4]
 8009dd2:	f000 fc01 	bl	800a5d8 <UART_CheckIdleState>
 8009dd6:	4603      	mov	r3, r0
}
 8009dd8:	4618      	mov	r0, r3
 8009dda:	3708      	adds	r7, #8
 8009ddc:	46bd      	mov	sp, r7
 8009dde:	bd80      	pop	{r7, pc}

08009de0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009de0:	b580      	push	{r7, lr}
 8009de2:	b08a      	sub	sp, #40	@ 0x28
 8009de4:	af02      	add	r7, sp, #8
 8009de6:	60f8      	str	r0, [r7, #12]
 8009de8:	60b9      	str	r1, [r7, #8]
 8009dea:	603b      	str	r3, [r7, #0]
 8009dec:	4613      	mov	r3, r2
 8009dee:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009df6:	2b20      	cmp	r3, #32
 8009df8:	d17b      	bne.n	8009ef2 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8009dfa:	68bb      	ldr	r3, [r7, #8]
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	d002      	beq.n	8009e06 <HAL_UART_Transmit+0x26>
 8009e00:	88fb      	ldrh	r3, [r7, #6]
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d101      	bne.n	8009e0a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8009e06:	2301      	movs	r3, #1
 8009e08:	e074      	b.n	8009ef4 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	2200      	movs	r2, #0
 8009e0e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	2221      	movs	r2, #33	@ 0x21
 8009e16:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009e1a:	f7f8 fb45 	bl	80024a8 <HAL_GetTick>
 8009e1e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	88fa      	ldrh	r2, [r7, #6]
 8009e24:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8009e28:	68fb      	ldr	r3, [r7, #12]
 8009e2a:	88fa      	ldrh	r2, [r7, #6]
 8009e2c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	689b      	ldr	r3, [r3, #8]
 8009e34:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009e38:	d108      	bne.n	8009e4c <HAL_UART_Transmit+0x6c>
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	691b      	ldr	r3, [r3, #16]
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	d104      	bne.n	8009e4c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8009e42:	2300      	movs	r3, #0
 8009e44:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009e46:	68bb      	ldr	r3, [r7, #8]
 8009e48:	61bb      	str	r3, [r7, #24]
 8009e4a:	e003      	b.n	8009e54 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8009e4c:	68bb      	ldr	r3, [r7, #8]
 8009e4e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009e50:	2300      	movs	r3, #0
 8009e52:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009e54:	e030      	b.n	8009eb8 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009e56:	683b      	ldr	r3, [r7, #0]
 8009e58:	9300      	str	r3, [sp, #0]
 8009e5a:	697b      	ldr	r3, [r7, #20]
 8009e5c:	2200      	movs	r2, #0
 8009e5e:	2180      	movs	r1, #128	@ 0x80
 8009e60:	68f8      	ldr	r0, [r7, #12]
 8009e62:	f000 fc63 	bl	800a72c <UART_WaitOnFlagUntilTimeout>
 8009e66:	4603      	mov	r3, r0
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d005      	beq.n	8009e78 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	2220      	movs	r2, #32
 8009e70:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8009e74:	2303      	movs	r3, #3
 8009e76:	e03d      	b.n	8009ef4 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8009e78:	69fb      	ldr	r3, [r7, #28]
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d10b      	bne.n	8009e96 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009e7e:	69bb      	ldr	r3, [r7, #24]
 8009e80:	881b      	ldrh	r3, [r3, #0]
 8009e82:	461a      	mov	r2, r3
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009e8c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8009e8e:	69bb      	ldr	r3, [r7, #24]
 8009e90:	3302      	adds	r3, #2
 8009e92:	61bb      	str	r3, [r7, #24]
 8009e94:	e007      	b.n	8009ea6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009e96:	69fb      	ldr	r3, [r7, #28]
 8009e98:	781a      	ldrb	r2, [r3, #0]
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8009ea0:	69fb      	ldr	r3, [r7, #28]
 8009ea2:	3301      	adds	r3, #1
 8009ea4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009eac:	b29b      	uxth	r3, r3
 8009eae:	3b01      	subs	r3, #1
 8009eb0:	b29a      	uxth	r2, r3
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009ebe:	b29b      	uxth	r3, r3
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d1c8      	bne.n	8009e56 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009ec4:	683b      	ldr	r3, [r7, #0]
 8009ec6:	9300      	str	r3, [sp, #0]
 8009ec8:	697b      	ldr	r3, [r7, #20]
 8009eca:	2200      	movs	r2, #0
 8009ecc:	2140      	movs	r1, #64	@ 0x40
 8009ece:	68f8      	ldr	r0, [r7, #12]
 8009ed0:	f000 fc2c 	bl	800a72c <UART_WaitOnFlagUntilTimeout>
 8009ed4:	4603      	mov	r3, r0
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d005      	beq.n	8009ee6 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	2220      	movs	r2, #32
 8009ede:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8009ee2:	2303      	movs	r3, #3
 8009ee4:	e006      	b.n	8009ef4 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	2220      	movs	r2, #32
 8009eea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8009eee:	2300      	movs	r3, #0
 8009ef0:	e000      	b.n	8009ef4 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8009ef2:	2302      	movs	r3, #2
  }
}
 8009ef4:	4618      	mov	r0, r3
 8009ef6:	3720      	adds	r7, #32
 8009ef8:	46bd      	mov	sp, r7
 8009efa:	bd80      	pop	{r7, pc}

08009efc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009efc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009f00:	b08c      	sub	sp, #48	@ 0x30
 8009f02:	af00      	add	r7, sp, #0
 8009f04:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009f06:	2300      	movs	r3, #0
 8009f08:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009f0c:	697b      	ldr	r3, [r7, #20]
 8009f0e:	689a      	ldr	r2, [r3, #8]
 8009f10:	697b      	ldr	r3, [r7, #20]
 8009f12:	691b      	ldr	r3, [r3, #16]
 8009f14:	431a      	orrs	r2, r3
 8009f16:	697b      	ldr	r3, [r7, #20]
 8009f18:	695b      	ldr	r3, [r3, #20]
 8009f1a:	431a      	orrs	r2, r3
 8009f1c:	697b      	ldr	r3, [r7, #20]
 8009f1e:	69db      	ldr	r3, [r3, #28]
 8009f20:	4313      	orrs	r3, r2
 8009f22:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009f24:	697b      	ldr	r3, [r7, #20]
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	681a      	ldr	r2, [r3, #0]
 8009f2a:	4bab      	ldr	r3, [pc, #684]	@ (800a1d8 <UART_SetConfig+0x2dc>)
 8009f2c:	4013      	ands	r3, r2
 8009f2e:	697a      	ldr	r2, [r7, #20]
 8009f30:	6812      	ldr	r2, [r2, #0]
 8009f32:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009f34:	430b      	orrs	r3, r1
 8009f36:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009f38:	697b      	ldr	r3, [r7, #20]
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	685b      	ldr	r3, [r3, #4]
 8009f3e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009f42:	697b      	ldr	r3, [r7, #20]
 8009f44:	68da      	ldr	r2, [r3, #12]
 8009f46:	697b      	ldr	r3, [r7, #20]
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	430a      	orrs	r2, r1
 8009f4c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009f4e:	697b      	ldr	r3, [r7, #20]
 8009f50:	699b      	ldr	r3, [r3, #24]
 8009f52:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009f54:	697b      	ldr	r3, [r7, #20]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	4aa0      	ldr	r2, [pc, #640]	@ (800a1dc <UART_SetConfig+0x2e0>)
 8009f5a:	4293      	cmp	r3, r2
 8009f5c:	d004      	beq.n	8009f68 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009f5e:	697b      	ldr	r3, [r7, #20]
 8009f60:	6a1b      	ldr	r3, [r3, #32]
 8009f62:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009f64:	4313      	orrs	r3, r2
 8009f66:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009f68:	697b      	ldr	r3, [r7, #20]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	689b      	ldr	r3, [r3, #8]
 8009f6e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8009f72:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8009f76:	697a      	ldr	r2, [r7, #20]
 8009f78:	6812      	ldr	r2, [r2, #0]
 8009f7a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009f7c:	430b      	orrs	r3, r1
 8009f7e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009f80:	697b      	ldr	r3, [r7, #20]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f86:	f023 010f 	bic.w	r1, r3, #15
 8009f8a:	697b      	ldr	r3, [r7, #20]
 8009f8c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009f8e:	697b      	ldr	r3, [r7, #20]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	430a      	orrs	r2, r1
 8009f94:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009f96:	697b      	ldr	r3, [r7, #20]
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	4a91      	ldr	r2, [pc, #580]	@ (800a1e0 <UART_SetConfig+0x2e4>)
 8009f9c:	4293      	cmp	r3, r2
 8009f9e:	d125      	bne.n	8009fec <UART_SetConfig+0xf0>
 8009fa0:	4b90      	ldr	r3, [pc, #576]	@ (800a1e4 <UART_SetConfig+0x2e8>)
 8009fa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009fa6:	f003 0303 	and.w	r3, r3, #3
 8009faa:	2b03      	cmp	r3, #3
 8009fac:	d81a      	bhi.n	8009fe4 <UART_SetConfig+0xe8>
 8009fae:	a201      	add	r2, pc, #4	@ (adr r2, 8009fb4 <UART_SetConfig+0xb8>)
 8009fb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fb4:	08009fc5 	.word	0x08009fc5
 8009fb8:	08009fd5 	.word	0x08009fd5
 8009fbc:	08009fcd 	.word	0x08009fcd
 8009fc0:	08009fdd 	.word	0x08009fdd
 8009fc4:	2301      	movs	r3, #1
 8009fc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009fca:	e0d6      	b.n	800a17a <UART_SetConfig+0x27e>
 8009fcc:	2302      	movs	r3, #2
 8009fce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009fd2:	e0d2      	b.n	800a17a <UART_SetConfig+0x27e>
 8009fd4:	2304      	movs	r3, #4
 8009fd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009fda:	e0ce      	b.n	800a17a <UART_SetConfig+0x27e>
 8009fdc:	2308      	movs	r3, #8
 8009fde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009fe2:	e0ca      	b.n	800a17a <UART_SetConfig+0x27e>
 8009fe4:	2310      	movs	r3, #16
 8009fe6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009fea:	e0c6      	b.n	800a17a <UART_SetConfig+0x27e>
 8009fec:	697b      	ldr	r3, [r7, #20]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	4a7d      	ldr	r2, [pc, #500]	@ (800a1e8 <UART_SetConfig+0x2ec>)
 8009ff2:	4293      	cmp	r3, r2
 8009ff4:	d138      	bne.n	800a068 <UART_SetConfig+0x16c>
 8009ff6:	4b7b      	ldr	r3, [pc, #492]	@ (800a1e4 <UART_SetConfig+0x2e8>)
 8009ff8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009ffc:	f003 030c 	and.w	r3, r3, #12
 800a000:	2b0c      	cmp	r3, #12
 800a002:	d82d      	bhi.n	800a060 <UART_SetConfig+0x164>
 800a004:	a201      	add	r2, pc, #4	@ (adr r2, 800a00c <UART_SetConfig+0x110>)
 800a006:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a00a:	bf00      	nop
 800a00c:	0800a041 	.word	0x0800a041
 800a010:	0800a061 	.word	0x0800a061
 800a014:	0800a061 	.word	0x0800a061
 800a018:	0800a061 	.word	0x0800a061
 800a01c:	0800a051 	.word	0x0800a051
 800a020:	0800a061 	.word	0x0800a061
 800a024:	0800a061 	.word	0x0800a061
 800a028:	0800a061 	.word	0x0800a061
 800a02c:	0800a049 	.word	0x0800a049
 800a030:	0800a061 	.word	0x0800a061
 800a034:	0800a061 	.word	0x0800a061
 800a038:	0800a061 	.word	0x0800a061
 800a03c:	0800a059 	.word	0x0800a059
 800a040:	2300      	movs	r3, #0
 800a042:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a046:	e098      	b.n	800a17a <UART_SetConfig+0x27e>
 800a048:	2302      	movs	r3, #2
 800a04a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a04e:	e094      	b.n	800a17a <UART_SetConfig+0x27e>
 800a050:	2304      	movs	r3, #4
 800a052:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a056:	e090      	b.n	800a17a <UART_SetConfig+0x27e>
 800a058:	2308      	movs	r3, #8
 800a05a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a05e:	e08c      	b.n	800a17a <UART_SetConfig+0x27e>
 800a060:	2310      	movs	r3, #16
 800a062:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a066:	e088      	b.n	800a17a <UART_SetConfig+0x27e>
 800a068:	697b      	ldr	r3, [r7, #20]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	4a5f      	ldr	r2, [pc, #380]	@ (800a1ec <UART_SetConfig+0x2f0>)
 800a06e:	4293      	cmp	r3, r2
 800a070:	d125      	bne.n	800a0be <UART_SetConfig+0x1c2>
 800a072:	4b5c      	ldr	r3, [pc, #368]	@ (800a1e4 <UART_SetConfig+0x2e8>)
 800a074:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a078:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800a07c:	2b30      	cmp	r3, #48	@ 0x30
 800a07e:	d016      	beq.n	800a0ae <UART_SetConfig+0x1b2>
 800a080:	2b30      	cmp	r3, #48	@ 0x30
 800a082:	d818      	bhi.n	800a0b6 <UART_SetConfig+0x1ba>
 800a084:	2b20      	cmp	r3, #32
 800a086:	d00a      	beq.n	800a09e <UART_SetConfig+0x1a2>
 800a088:	2b20      	cmp	r3, #32
 800a08a:	d814      	bhi.n	800a0b6 <UART_SetConfig+0x1ba>
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d002      	beq.n	800a096 <UART_SetConfig+0x19a>
 800a090:	2b10      	cmp	r3, #16
 800a092:	d008      	beq.n	800a0a6 <UART_SetConfig+0x1aa>
 800a094:	e00f      	b.n	800a0b6 <UART_SetConfig+0x1ba>
 800a096:	2300      	movs	r3, #0
 800a098:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a09c:	e06d      	b.n	800a17a <UART_SetConfig+0x27e>
 800a09e:	2302      	movs	r3, #2
 800a0a0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a0a4:	e069      	b.n	800a17a <UART_SetConfig+0x27e>
 800a0a6:	2304      	movs	r3, #4
 800a0a8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a0ac:	e065      	b.n	800a17a <UART_SetConfig+0x27e>
 800a0ae:	2308      	movs	r3, #8
 800a0b0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a0b4:	e061      	b.n	800a17a <UART_SetConfig+0x27e>
 800a0b6:	2310      	movs	r3, #16
 800a0b8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a0bc:	e05d      	b.n	800a17a <UART_SetConfig+0x27e>
 800a0be:	697b      	ldr	r3, [r7, #20]
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	4a4b      	ldr	r2, [pc, #300]	@ (800a1f0 <UART_SetConfig+0x2f4>)
 800a0c4:	4293      	cmp	r3, r2
 800a0c6:	d125      	bne.n	800a114 <UART_SetConfig+0x218>
 800a0c8:	4b46      	ldr	r3, [pc, #280]	@ (800a1e4 <UART_SetConfig+0x2e8>)
 800a0ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a0ce:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800a0d2:	2bc0      	cmp	r3, #192	@ 0xc0
 800a0d4:	d016      	beq.n	800a104 <UART_SetConfig+0x208>
 800a0d6:	2bc0      	cmp	r3, #192	@ 0xc0
 800a0d8:	d818      	bhi.n	800a10c <UART_SetConfig+0x210>
 800a0da:	2b80      	cmp	r3, #128	@ 0x80
 800a0dc:	d00a      	beq.n	800a0f4 <UART_SetConfig+0x1f8>
 800a0de:	2b80      	cmp	r3, #128	@ 0x80
 800a0e0:	d814      	bhi.n	800a10c <UART_SetConfig+0x210>
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d002      	beq.n	800a0ec <UART_SetConfig+0x1f0>
 800a0e6:	2b40      	cmp	r3, #64	@ 0x40
 800a0e8:	d008      	beq.n	800a0fc <UART_SetConfig+0x200>
 800a0ea:	e00f      	b.n	800a10c <UART_SetConfig+0x210>
 800a0ec:	2300      	movs	r3, #0
 800a0ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a0f2:	e042      	b.n	800a17a <UART_SetConfig+0x27e>
 800a0f4:	2302      	movs	r3, #2
 800a0f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a0fa:	e03e      	b.n	800a17a <UART_SetConfig+0x27e>
 800a0fc:	2304      	movs	r3, #4
 800a0fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a102:	e03a      	b.n	800a17a <UART_SetConfig+0x27e>
 800a104:	2308      	movs	r3, #8
 800a106:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a10a:	e036      	b.n	800a17a <UART_SetConfig+0x27e>
 800a10c:	2310      	movs	r3, #16
 800a10e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a112:	e032      	b.n	800a17a <UART_SetConfig+0x27e>
 800a114:	697b      	ldr	r3, [r7, #20]
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	4a30      	ldr	r2, [pc, #192]	@ (800a1dc <UART_SetConfig+0x2e0>)
 800a11a:	4293      	cmp	r3, r2
 800a11c:	d12a      	bne.n	800a174 <UART_SetConfig+0x278>
 800a11e:	4b31      	ldr	r3, [pc, #196]	@ (800a1e4 <UART_SetConfig+0x2e8>)
 800a120:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a124:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800a128:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a12c:	d01a      	beq.n	800a164 <UART_SetConfig+0x268>
 800a12e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a132:	d81b      	bhi.n	800a16c <UART_SetConfig+0x270>
 800a134:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a138:	d00c      	beq.n	800a154 <UART_SetConfig+0x258>
 800a13a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a13e:	d815      	bhi.n	800a16c <UART_SetConfig+0x270>
 800a140:	2b00      	cmp	r3, #0
 800a142:	d003      	beq.n	800a14c <UART_SetConfig+0x250>
 800a144:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a148:	d008      	beq.n	800a15c <UART_SetConfig+0x260>
 800a14a:	e00f      	b.n	800a16c <UART_SetConfig+0x270>
 800a14c:	2300      	movs	r3, #0
 800a14e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a152:	e012      	b.n	800a17a <UART_SetConfig+0x27e>
 800a154:	2302      	movs	r3, #2
 800a156:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a15a:	e00e      	b.n	800a17a <UART_SetConfig+0x27e>
 800a15c:	2304      	movs	r3, #4
 800a15e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a162:	e00a      	b.n	800a17a <UART_SetConfig+0x27e>
 800a164:	2308      	movs	r3, #8
 800a166:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a16a:	e006      	b.n	800a17a <UART_SetConfig+0x27e>
 800a16c:	2310      	movs	r3, #16
 800a16e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a172:	e002      	b.n	800a17a <UART_SetConfig+0x27e>
 800a174:	2310      	movs	r3, #16
 800a176:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a17a:	697b      	ldr	r3, [r7, #20]
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	4a17      	ldr	r2, [pc, #92]	@ (800a1dc <UART_SetConfig+0x2e0>)
 800a180:	4293      	cmp	r3, r2
 800a182:	f040 80a8 	bne.w	800a2d6 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a186:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a18a:	2b08      	cmp	r3, #8
 800a18c:	d834      	bhi.n	800a1f8 <UART_SetConfig+0x2fc>
 800a18e:	a201      	add	r2, pc, #4	@ (adr r2, 800a194 <UART_SetConfig+0x298>)
 800a190:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a194:	0800a1b9 	.word	0x0800a1b9
 800a198:	0800a1f9 	.word	0x0800a1f9
 800a19c:	0800a1c1 	.word	0x0800a1c1
 800a1a0:	0800a1f9 	.word	0x0800a1f9
 800a1a4:	0800a1c7 	.word	0x0800a1c7
 800a1a8:	0800a1f9 	.word	0x0800a1f9
 800a1ac:	0800a1f9 	.word	0x0800a1f9
 800a1b0:	0800a1f9 	.word	0x0800a1f9
 800a1b4:	0800a1cf 	.word	0x0800a1cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a1b8:	f7fe fea2 	bl	8008f00 <HAL_RCC_GetPCLK1Freq>
 800a1bc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a1be:	e021      	b.n	800a204 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a1c0:	4b0c      	ldr	r3, [pc, #48]	@ (800a1f4 <UART_SetConfig+0x2f8>)
 800a1c2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a1c4:	e01e      	b.n	800a204 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a1c6:	f7fe fe2d 	bl	8008e24 <HAL_RCC_GetSysClockFreq>
 800a1ca:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a1cc:	e01a      	b.n	800a204 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a1ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a1d2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a1d4:	e016      	b.n	800a204 <UART_SetConfig+0x308>
 800a1d6:	bf00      	nop
 800a1d8:	cfff69f3 	.word	0xcfff69f3
 800a1dc:	40008000 	.word	0x40008000
 800a1e0:	40013800 	.word	0x40013800
 800a1e4:	40021000 	.word	0x40021000
 800a1e8:	40004400 	.word	0x40004400
 800a1ec:	40004800 	.word	0x40004800
 800a1f0:	40004c00 	.word	0x40004c00
 800a1f4:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800a1f8:	2300      	movs	r3, #0
 800a1fa:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a1fc:	2301      	movs	r3, #1
 800a1fe:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a202:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a204:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a206:	2b00      	cmp	r3, #0
 800a208:	f000 812a 	beq.w	800a460 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a20c:	697b      	ldr	r3, [r7, #20]
 800a20e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a210:	4a9e      	ldr	r2, [pc, #632]	@ (800a48c <UART_SetConfig+0x590>)
 800a212:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a216:	461a      	mov	r2, r3
 800a218:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a21a:	fbb3 f3f2 	udiv	r3, r3, r2
 800a21e:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a220:	697b      	ldr	r3, [r7, #20]
 800a222:	685a      	ldr	r2, [r3, #4]
 800a224:	4613      	mov	r3, r2
 800a226:	005b      	lsls	r3, r3, #1
 800a228:	4413      	add	r3, r2
 800a22a:	69ba      	ldr	r2, [r7, #24]
 800a22c:	429a      	cmp	r2, r3
 800a22e:	d305      	bcc.n	800a23c <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a230:	697b      	ldr	r3, [r7, #20]
 800a232:	685b      	ldr	r3, [r3, #4]
 800a234:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a236:	69ba      	ldr	r2, [r7, #24]
 800a238:	429a      	cmp	r2, r3
 800a23a:	d903      	bls.n	800a244 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800a23c:	2301      	movs	r3, #1
 800a23e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a242:	e10d      	b.n	800a460 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a244:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a246:	2200      	movs	r2, #0
 800a248:	60bb      	str	r3, [r7, #8]
 800a24a:	60fa      	str	r2, [r7, #12]
 800a24c:	697b      	ldr	r3, [r7, #20]
 800a24e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a250:	4a8e      	ldr	r2, [pc, #568]	@ (800a48c <UART_SetConfig+0x590>)
 800a252:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a256:	b29b      	uxth	r3, r3
 800a258:	2200      	movs	r2, #0
 800a25a:	603b      	str	r3, [r7, #0]
 800a25c:	607a      	str	r2, [r7, #4]
 800a25e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a262:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a266:	f7f6 f82b 	bl	80002c0 <__aeabi_uldivmod>
 800a26a:	4602      	mov	r2, r0
 800a26c:	460b      	mov	r3, r1
 800a26e:	4610      	mov	r0, r2
 800a270:	4619      	mov	r1, r3
 800a272:	f04f 0200 	mov.w	r2, #0
 800a276:	f04f 0300 	mov.w	r3, #0
 800a27a:	020b      	lsls	r3, r1, #8
 800a27c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a280:	0202      	lsls	r2, r0, #8
 800a282:	6979      	ldr	r1, [r7, #20]
 800a284:	6849      	ldr	r1, [r1, #4]
 800a286:	0849      	lsrs	r1, r1, #1
 800a288:	2000      	movs	r0, #0
 800a28a:	460c      	mov	r4, r1
 800a28c:	4605      	mov	r5, r0
 800a28e:	eb12 0804 	adds.w	r8, r2, r4
 800a292:	eb43 0905 	adc.w	r9, r3, r5
 800a296:	697b      	ldr	r3, [r7, #20]
 800a298:	685b      	ldr	r3, [r3, #4]
 800a29a:	2200      	movs	r2, #0
 800a29c:	469a      	mov	sl, r3
 800a29e:	4693      	mov	fp, r2
 800a2a0:	4652      	mov	r2, sl
 800a2a2:	465b      	mov	r3, fp
 800a2a4:	4640      	mov	r0, r8
 800a2a6:	4649      	mov	r1, r9
 800a2a8:	f7f6 f80a 	bl	80002c0 <__aeabi_uldivmod>
 800a2ac:	4602      	mov	r2, r0
 800a2ae:	460b      	mov	r3, r1
 800a2b0:	4613      	mov	r3, r2
 800a2b2:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a2b4:	6a3b      	ldr	r3, [r7, #32]
 800a2b6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a2ba:	d308      	bcc.n	800a2ce <UART_SetConfig+0x3d2>
 800a2bc:	6a3b      	ldr	r3, [r7, #32]
 800a2be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a2c2:	d204      	bcs.n	800a2ce <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800a2c4:	697b      	ldr	r3, [r7, #20]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	6a3a      	ldr	r2, [r7, #32]
 800a2ca:	60da      	str	r2, [r3, #12]
 800a2cc:	e0c8      	b.n	800a460 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800a2ce:	2301      	movs	r3, #1
 800a2d0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a2d4:	e0c4      	b.n	800a460 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a2d6:	697b      	ldr	r3, [r7, #20]
 800a2d8:	69db      	ldr	r3, [r3, #28]
 800a2da:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a2de:	d167      	bne.n	800a3b0 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800a2e0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a2e4:	2b08      	cmp	r3, #8
 800a2e6:	d828      	bhi.n	800a33a <UART_SetConfig+0x43e>
 800a2e8:	a201      	add	r2, pc, #4	@ (adr r2, 800a2f0 <UART_SetConfig+0x3f4>)
 800a2ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2ee:	bf00      	nop
 800a2f0:	0800a315 	.word	0x0800a315
 800a2f4:	0800a31d 	.word	0x0800a31d
 800a2f8:	0800a325 	.word	0x0800a325
 800a2fc:	0800a33b 	.word	0x0800a33b
 800a300:	0800a32b 	.word	0x0800a32b
 800a304:	0800a33b 	.word	0x0800a33b
 800a308:	0800a33b 	.word	0x0800a33b
 800a30c:	0800a33b 	.word	0x0800a33b
 800a310:	0800a333 	.word	0x0800a333
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a314:	f7fe fdf4 	bl	8008f00 <HAL_RCC_GetPCLK1Freq>
 800a318:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a31a:	e014      	b.n	800a346 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a31c:	f7fe fe06 	bl	8008f2c <HAL_RCC_GetPCLK2Freq>
 800a320:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a322:	e010      	b.n	800a346 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a324:	4b5a      	ldr	r3, [pc, #360]	@ (800a490 <UART_SetConfig+0x594>)
 800a326:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a328:	e00d      	b.n	800a346 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a32a:	f7fe fd7b 	bl	8008e24 <HAL_RCC_GetSysClockFreq>
 800a32e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a330:	e009      	b.n	800a346 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a332:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a336:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a338:	e005      	b.n	800a346 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800a33a:	2300      	movs	r3, #0
 800a33c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a33e:	2301      	movs	r3, #1
 800a340:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a344:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a348:	2b00      	cmp	r3, #0
 800a34a:	f000 8089 	beq.w	800a460 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a34e:	697b      	ldr	r3, [r7, #20]
 800a350:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a352:	4a4e      	ldr	r2, [pc, #312]	@ (800a48c <UART_SetConfig+0x590>)
 800a354:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a358:	461a      	mov	r2, r3
 800a35a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a35c:	fbb3 f3f2 	udiv	r3, r3, r2
 800a360:	005a      	lsls	r2, r3, #1
 800a362:	697b      	ldr	r3, [r7, #20]
 800a364:	685b      	ldr	r3, [r3, #4]
 800a366:	085b      	lsrs	r3, r3, #1
 800a368:	441a      	add	r2, r3
 800a36a:	697b      	ldr	r3, [r7, #20]
 800a36c:	685b      	ldr	r3, [r3, #4]
 800a36e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a372:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a374:	6a3b      	ldr	r3, [r7, #32]
 800a376:	2b0f      	cmp	r3, #15
 800a378:	d916      	bls.n	800a3a8 <UART_SetConfig+0x4ac>
 800a37a:	6a3b      	ldr	r3, [r7, #32]
 800a37c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a380:	d212      	bcs.n	800a3a8 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a382:	6a3b      	ldr	r3, [r7, #32]
 800a384:	b29b      	uxth	r3, r3
 800a386:	f023 030f 	bic.w	r3, r3, #15
 800a38a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a38c:	6a3b      	ldr	r3, [r7, #32]
 800a38e:	085b      	lsrs	r3, r3, #1
 800a390:	b29b      	uxth	r3, r3
 800a392:	f003 0307 	and.w	r3, r3, #7
 800a396:	b29a      	uxth	r2, r3
 800a398:	8bfb      	ldrh	r3, [r7, #30]
 800a39a:	4313      	orrs	r3, r2
 800a39c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800a39e:	697b      	ldr	r3, [r7, #20]
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	8bfa      	ldrh	r2, [r7, #30]
 800a3a4:	60da      	str	r2, [r3, #12]
 800a3a6:	e05b      	b.n	800a460 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800a3a8:	2301      	movs	r3, #1
 800a3aa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a3ae:	e057      	b.n	800a460 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a3b0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a3b4:	2b08      	cmp	r3, #8
 800a3b6:	d828      	bhi.n	800a40a <UART_SetConfig+0x50e>
 800a3b8:	a201      	add	r2, pc, #4	@ (adr r2, 800a3c0 <UART_SetConfig+0x4c4>)
 800a3ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3be:	bf00      	nop
 800a3c0:	0800a3e5 	.word	0x0800a3e5
 800a3c4:	0800a3ed 	.word	0x0800a3ed
 800a3c8:	0800a3f5 	.word	0x0800a3f5
 800a3cc:	0800a40b 	.word	0x0800a40b
 800a3d0:	0800a3fb 	.word	0x0800a3fb
 800a3d4:	0800a40b 	.word	0x0800a40b
 800a3d8:	0800a40b 	.word	0x0800a40b
 800a3dc:	0800a40b 	.word	0x0800a40b
 800a3e0:	0800a403 	.word	0x0800a403
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a3e4:	f7fe fd8c 	bl	8008f00 <HAL_RCC_GetPCLK1Freq>
 800a3e8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a3ea:	e014      	b.n	800a416 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a3ec:	f7fe fd9e 	bl	8008f2c <HAL_RCC_GetPCLK2Freq>
 800a3f0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a3f2:	e010      	b.n	800a416 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a3f4:	4b26      	ldr	r3, [pc, #152]	@ (800a490 <UART_SetConfig+0x594>)
 800a3f6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a3f8:	e00d      	b.n	800a416 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a3fa:	f7fe fd13 	bl	8008e24 <HAL_RCC_GetSysClockFreq>
 800a3fe:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a400:	e009      	b.n	800a416 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a402:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a406:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a408:	e005      	b.n	800a416 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800a40a:	2300      	movs	r3, #0
 800a40c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a40e:	2301      	movs	r3, #1
 800a410:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a414:	bf00      	nop
    }

    if (pclk != 0U)
 800a416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a418:	2b00      	cmp	r3, #0
 800a41a:	d021      	beq.n	800a460 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a41c:	697b      	ldr	r3, [r7, #20]
 800a41e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a420:	4a1a      	ldr	r2, [pc, #104]	@ (800a48c <UART_SetConfig+0x590>)
 800a422:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a426:	461a      	mov	r2, r3
 800a428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a42a:	fbb3 f2f2 	udiv	r2, r3, r2
 800a42e:	697b      	ldr	r3, [r7, #20]
 800a430:	685b      	ldr	r3, [r3, #4]
 800a432:	085b      	lsrs	r3, r3, #1
 800a434:	441a      	add	r2, r3
 800a436:	697b      	ldr	r3, [r7, #20]
 800a438:	685b      	ldr	r3, [r3, #4]
 800a43a:	fbb2 f3f3 	udiv	r3, r2, r3
 800a43e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a440:	6a3b      	ldr	r3, [r7, #32]
 800a442:	2b0f      	cmp	r3, #15
 800a444:	d909      	bls.n	800a45a <UART_SetConfig+0x55e>
 800a446:	6a3b      	ldr	r3, [r7, #32]
 800a448:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a44c:	d205      	bcs.n	800a45a <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a44e:	6a3b      	ldr	r3, [r7, #32]
 800a450:	b29a      	uxth	r2, r3
 800a452:	697b      	ldr	r3, [r7, #20]
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	60da      	str	r2, [r3, #12]
 800a458:	e002      	b.n	800a460 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800a45a:	2301      	movs	r3, #1
 800a45c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a460:	697b      	ldr	r3, [r7, #20]
 800a462:	2201      	movs	r2, #1
 800a464:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800a468:	697b      	ldr	r3, [r7, #20]
 800a46a:	2201      	movs	r2, #1
 800a46c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a470:	697b      	ldr	r3, [r7, #20]
 800a472:	2200      	movs	r2, #0
 800a474:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800a476:	697b      	ldr	r3, [r7, #20]
 800a478:	2200      	movs	r2, #0
 800a47a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800a47c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800a480:	4618      	mov	r0, r3
 800a482:	3730      	adds	r7, #48	@ 0x30
 800a484:	46bd      	mov	sp, r7
 800a486:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a48a:	bf00      	nop
 800a48c:	0800fc44 	.word	0x0800fc44
 800a490:	00f42400 	.word	0x00f42400

0800a494 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a494:	b480      	push	{r7}
 800a496:	b083      	sub	sp, #12
 800a498:	af00      	add	r7, sp, #0
 800a49a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a4a0:	f003 0308 	and.w	r3, r3, #8
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d00a      	beq.n	800a4be <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	685b      	ldr	r3, [r3, #4]
 800a4ae:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	430a      	orrs	r2, r1
 800a4bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a4c2:	f003 0301 	and.w	r3, r3, #1
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d00a      	beq.n	800a4e0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	685b      	ldr	r3, [r3, #4]
 800a4d0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	430a      	orrs	r2, r1
 800a4de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a4e4:	f003 0302 	and.w	r3, r3, #2
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	d00a      	beq.n	800a502 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	685b      	ldr	r3, [r3, #4]
 800a4f2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	430a      	orrs	r2, r1
 800a500:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a506:	f003 0304 	and.w	r3, r3, #4
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	d00a      	beq.n	800a524 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	685b      	ldr	r3, [r3, #4]
 800a514:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	430a      	orrs	r2, r1
 800a522:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a528:	f003 0310 	and.w	r3, r3, #16
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	d00a      	beq.n	800a546 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	689b      	ldr	r3, [r3, #8]
 800a536:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	430a      	orrs	r2, r1
 800a544:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a54a:	f003 0320 	and.w	r3, r3, #32
 800a54e:	2b00      	cmp	r3, #0
 800a550:	d00a      	beq.n	800a568 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	689b      	ldr	r3, [r3, #8]
 800a558:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	430a      	orrs	r2, r1
 800a566:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a56c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a570:	2b00      	cmp	r3, #0
 800a572:	d01a      	beq.n	800a5aa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	685b      	ldr	r3, [r3, #4]
 800a57a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	430a      	orrs	r2, r1
 800a588:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a58e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a592:	d10a      	bne.n	800a5aa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	685b      	ldr	r3, [r3, #4]
 800a59a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	430a      	orrs	r2, r1
 800a5a8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a5ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	d00a      	beq.n	800a5cc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	685b      	ldr	r3, [r3, #4]
 800a5bc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	430a      	orrs	r2, r1
 800a5ca:	605a      	str	r2, [r3, #4]
  }
}
 800a5cc:	bf00      	nop
 800a5ce:	370c      	adds	r7, #12
 800a5d0:	46bd      	mov	sp, r7
 800a5d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5d6:	4770      	bx	lr

0800a5d8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a5d8:	b580      	push	{r7, lr}
 800a5da:	b098      	sub	sp, #96	@ 0x60
 800a5dc:	af02      	add	r7, sp, #8
 800a5de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	2200      	movs	r2, #0
 800a5e4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a5e8:	f7f7 ff5e 	bl	80024a8 <HAL_GetTick>
 800a5ec:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	f003 0308 	and.w	r3, r3, #8
 800a5f8:	2b08      	cmp	r3, #8
 800a5fa:	d12f      	bne.n	800a65c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a5fc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a600:	9300      	str	r3, [sp, #0]
 800a602:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a604:	2200      	movs	r2, #0
 800a606:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a60a:	6878      	ldr	r0, [r7, #4]
 800a60c:	f000 f88e 	bl	800a72c <UART_WaitOnFlagUntilTimeout>
 800a610:	4603      	mov	r3, r0
 800a612:	2b00      	cmp	r3, #0
 800a614:	d022      	beq.n	800a65c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a61c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a61e:	e853 3f00 	ldrex	r3, [r3]
 800a622:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a624:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a626:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a62a:	653b      	str	r3, [r7, #80]	@ 0x50
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	461a      	mov	r2, r3
 800a632:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a634:	647b      	str	r3, [r7, #68]	@ 0x44
 800a636:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a638:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a63a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a63c:	e841 2300 	strex	r3, r2, [r1]
 800a640:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a642:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a644:	2b00      	cmp	r3, #0
 800a646:	d1e6      	bne.n	800a616 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	2220      	movs	r2, #32
 800a64c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	2200      	movs	r2, #0
 800a654:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a658:	2303      	movs	r3, #3
 800a65a:	e063      	b.n	800a724 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	f003 0304 	and.w	r3, r3, #4
 800a666:	2b04      	cmp	r3, #4
 800a668:	d149      	bne.n	800a6fe <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a66a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a66e:	9300      	str	r3, [sp, #0]
 800a670:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a672:	2200      	movs	r2, #0
 800a674:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a678:	6878      	ldr	r0, [r7, #4]
 800a67a:	f000 f857 	bl	800a72c <UART_WaitOnFlagUntilTimeout>
 800a67e:	4603      	mov	r3, r0
 800a680:	2b00      	cmp	r3, #0
 800a682:	d03c      	beq.n	800a6fe <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a68a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a68c:	e853 3f00 	ldrex	r3, [r3]
 800a690:	623b      	str	r3, [r7, #32]
   return(result);
 800a692:	6a3b      	ldr	r3, [r7, #32]
 800a694:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a698:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	681b      	ldr	r3, [r3, #0]
 800a69e:	461a      	mov	r2, r3
 800a6a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a6a2:	633b      	str	r3, [r7, #48]	@ 0x30
 800a6a4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6a6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a6a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a6aa:	e841 2300 	strex	r3, r2, [r1]
 800a6ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a6b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	d1e6      	bne.n	800a684 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	3308      	adds	r3, #8
 800a6bc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6be:	693b      	ldr	r3, [r7, #16]
 800a6c0:	e853 3f00 	ldrex	r3, [r3]
 800a6c4:	60fb      	str	r3, [r7, #12]
   return(result);
 800a6c6:	68fb      	ldr	r3, [r7, #12]
 800a6c8:	f023 0301 	bic.w	r3, r3, #1
 800a6cc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	3308      	adds	r3, #8
 800a6d4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a6d6:	61fa      	str	r2, [r7, #28]
 800a6d8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6da:	69b9      	ldr	r1, [r7, #24]
 800a6dc:	69fa      	ldr	r2, [r7, #28]
 800a6de:	e841 2300 	strex	r3, r2, [r1]
 800a6e2:	617b      	str	r3, [r7, #20]
   return(result);
 800a6e4:	697b      	ldr	r3, [r7, #20]
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d1e5      	bne.n	800a6b6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	2220      	movs	r2, #32
 800a6ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	2200      	movs	r2, #0
 800a6f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a6fa:	2303      	movs	r3, #3
 800a6fc:	e012      	b.n	800a724 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	2220      	movs	r2, #32
 800a702:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	2220      	movs	r2, #32
 800a70a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	2200      	movs	r2, #0
 800a712:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	2200      	movs	r2, #0
 800a718:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	2200      	movs	r2, #0
 800a71e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a722:	2300      	movs	r3, #0
}
 800a724:	4618      	mov	r0, r3
 800a726:	3758      	adds	r7, #88	@ 0x58
 800a728:	46bd      	mov	sp, r7
 800a72a:	bd80      	pop	{r7, pc}

0800a72c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a72c:	b580      	push	{r7, lr}
 800a72e:	b084      	sub	sp, #16
 800a730:	af00      	add	r7, sp, #0
 800a732:	60f8      	str	r0, [r7, #12]
 800a734:	60b9      	str	r1, [r7, #8]
 800a736:	603b      	str	r3, [r7, #0]
 800a738:	4613      	mov	r3, r2
 800a73a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a73c:	e04f      	b.n	800a7de <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a73e:	69bb      	ldr	r3, [r7, #24]
 800a740:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a744:	d04b      	beq.n	800a7de <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a746:	f7f7 feaf 	bl	80024a8 <HAL_GetTick>
 800a74a:	4602      	mov	r2, r0
 800a74c:	683b      	ldr	r3, [r7, #0]
 800a74e:	1ad3      	subs	r3, r2, r3
 800a750:	69ba      	ldr	r2, [r7, #24]
 800a752:	429a      	cmp	r2, r3
 800a754:	d302      	bcc.n	800a75c <UART_WaitOnFlagUntilTimeout+0x30>
 800a756:	69bb      	ldr	r3, [r7, #24]
 800a758:	2b00      	cmp	r3, #0
 800a75a:	d101      	bne.n	800a760 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a75c:	2303      	movs	r3, #3
 800a75e:	e04e      	b.n	800a7fe <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a760:	68fb      	ldr	r3, [r7, #12]
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	f003 0304 	and.w	r3, r3, #4
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d037      	beq.n	800a7de <UART_WaitOnFlagUntilTimeout+0xb2>
 800a76e:	68bb      	ldr	r3, [r7, #8]
 800a770:	2b80      	cmp	r3, #128	@ 0x80
 800a772:	d034      	beq.n	800a7de <UART_WaitOnFlagUntilTimeout+0xb2>
 800a774:	68bb      	ldr	r3, [r7, #8]
 800a776:	2b40      	cmp	r3, #64	@ 0x40
 800a778:	d031      	beq.n	800a7de <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a77a:	68fb      	ldr	r3, [r7, #12]
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	69db      	ldr	r3, [r3, #28]
 800a780:	f003 0308 	and.w	r3, r3, #8
 800a784:	2b08      	cmp	r3, #8
 800a786:	d110      	bne.n	800a7aa <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a788:	68fb      	ldr	r3, [r7, #12]
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	2208      	movs	r2, #8
 800a78e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a790:	68f8      	ldr	r0, [r7, #12]
 800a792:	f000 f838 	bl	800a806 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a796:	68fb      	ldr	r3, [r7, #12]
 800a798:	2208      	movs	r2, #8
 800a79a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a79e:	68fb      	ldr	r3, [r7, #12]
 800a7a0:	2200      	movs	r2, #0
 800a7a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800a7a6:	2301      	movs	r3, #1
 800a7a8:	e029      	b.n	800a7fe <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a7aa:	68fb      	ldr	r3, [r7, #12]
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	69db      	ldr	r3, [r3, #28]
 800a7b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a7b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a7b8:	d111      	bne.n	800a7de <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a7ba:	68fb      	ldr	r3, [r7, #12]
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a7c2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a7c4:	68f8      	ldr	r0, [r7, #12]
 800a7c6:	f000 f81e 	bl	800a806 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a7ca:	68fb      	ldr	r3, [r7, #12]
 800a7cc:	2220      	movs	r2, #32
 800a7ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	2200      	movs	r2, #0
 800a7d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800a7da:	2303      	movs	r3, #3
 800a7dc:	e00f      	b.n	800a7fe <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	69da      	ldr	r2, [r3, #28]
 800a7e4:	68bb      	ldr	r3, [r7, #8]
 800a7e6:	4013      	ands	r3, r2
 800a7e8:	68ba      	ldr	r2, [r7, #8]
 800a7ea:	429a      	cmp	r2, r3
 800a7ec:	bf0c      	ite	eq
 800a7ee:	2301      	moveq	r3, #1
 800a7f0:	2300      	movne	r3, #0
 800a7f2:	b2db      	uxtb	r3, r3
 800a7f4:	461a      	mov	r2, r3
 800a7f6:	79fb      	ldrb	r3, [r7, #7]
 800a7f8:	429a      	cmp	r2, r3
 800a7fa:	d0a0      	beq.n	800a73e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a7fc:	2300      	movs	r3, #0
}
 800a7fe:	4618      	mov	r0, r3
 800a800:	3710      	adds	r7, #16
 800a802:	46bd      	mov	sp, r7
 800a804:	bd80      	pop	{r7, pc}

0800a806 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a806:	b480      	push	{r7}
 800a808:	b095      	sub	sp, #84	@ 0x54
 800a80a:	af00      	add	r7, sp, #0
 800a80c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a814:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a816:	e853 3f00 	ldrex	r3, [r3]
 800a81a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a81c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a81e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a822:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	461a      	mov	r2, r3
 800a82a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a82c:	643b      	str	r3, [r7, #64]	@ 0x40
 800a82e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a830:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a832:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a834:	e841 2300 	strex	r3, r2, [r1]
 800a838:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a83a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a83c:	2b00      	cmp	r3, #0
 800a83e:	d1e6      	bne.n	800a80e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	3308      	adds	r3, #8
 800a846:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a848:	6a3b      	ldr	r3, [r7, #32]
 800a84a:	e853 3f00 	ldrex	r3, [r3]
 800a84e:	61fb      	str	r3, [r7, #28]
   return(result);
 800a850:	69fb      	ldr	r3, [r7, #28]
 800a852:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a856:	f023 0301 	bic.w	r3, r3, #1
 800a85a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	3308      	adds	r3, #8
 800a862:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a864:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a866:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a868:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a86a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a86c:	e841 2300 	strex	r3, r2, [r1]
 800a870:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a872:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a874:	2b00      	cmp	r3, #0
 800a876:	d1e3      	bne.n	800a840 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a87c:	2b01      	cmp	r3, #1
 800a87e:	d118      	bne.n	800a8b2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a886:	68fb      	ldr	r3, [r7, #12]
 800a888:	e853 3f00 	ldrex	r3, [r3]
 800a88c:	60bb      	str	r3, [r7, #8]
   return(result);
 800a88e:	68bb      	ldr	r3, [r7, #8]
 800a890:	f023 0310 	bic.w	r3, r3, #16
 800a894:	647b      	str	r3, [r7, #68]	@ 0x44
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	461a      	mov	r2, r3
 800a89c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a89e:	61bb      	str	r3, [r7, #24]
 800a8a0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8a2:	6979      	ldr	r1, [r7, #20]
 800a8a4:	69ba      	ldr	r2, [r7, #24]
 800a8a6:	e841 2300 	strex	r3, r2, [r1]
 800a8aa:	613b      	str	r3, [r7, #16]
   return(result);
 800a8ac:	693b      	ldr	r3, [r7, #16]
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	d1e6      	bne.n	800a880 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	2220      	movs	r2, #32
 800a8b6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	2200      	movs	r2, #0
 800a8be:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	2200      	movs	r2, #0
 800a8c4:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800a8c6:	bf00      	nop
 800a8c8:	3754      	adds	r7, #84	@ 0x54
 800a8ca:	46bd      	mov	sp, r7
 800a8cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8d0:	4770      	bx	lr

0800a8d2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a8d2:	b480      	push	{r7}
 800a8d4:	b085      	sub	sp, #20
 800a8d6:	af00      	add	r7, sp, #0
 800a8d8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a8e0:	2b01      	cmp	r3, #1
 800a8e2:	d101      	bne.n	800a8e8 <HAL_UARTEx_DisableFifoMode+0x16>
 800a8e4:	2302      	movs	r3, #2
 800a8e6:	e027      	b.n	800a938 <HAL_UARTEx_DisableFifoMode+0x66>
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	2201      	movs	r2, #1
 800a8ec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	2224      	movs	r2, #36	@ 0x24
 800a8f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	681a      	ldr	r2, [r3, #0]
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	f022 0201 	bic.w	r2, r2, #1
 800a90e:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a910:	68fb      	ldr	r3, [r7, #12]
 800a912:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a916:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	2200      	movs	r2, #0
 800a91c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	68fa      	ldr	r2, [r7, #12]
 800a924:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	2220      	movs	r2, #32
 800a92a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	2200      	movs	r2, #0
 800a932:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a936:	2300      	movs	r3, #0
}
 800a938:	4618      	mov	r0, r3
 800a93a:	3714      	adds	r7, #20
 800a93c:	46bd      	mov	sp, r7
 800a93e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a942:	4770      	bx	lr

0800a944 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a944:	b580      	push	{r7, lr}
 800a946:	b084      	sub	sp, #16
 800a948:	af00      	add	r7, sp, #0
 800a94a:	6078      	str	r0, [r7, #4]
 800a94c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a954:	2b01      	cmp	r3, #1
 800a956:	d101      	bne.n	800a95c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a958:	2302      	movs	r3, #2
 800a95a:	e02d      	b.n	800a9b8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	2201      	movs	r2, #1
 800a960:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	2224      	movs	r2, #36	@ 0x24
 800a968:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	681b      	ldr	r3, [r3, #0]
 800a972:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	681b      	ldr	r3, [r3, #0]
 800a978:	681a      	ldr	r2, [r3, #0]
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	f022 0201 	bic.w	r2, r2, #1
 800a982:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	689b      	ldr	r3, [r3, #8]
 800a98a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	683a      	ldr	r2, [r7, #0]
 800a994:	430a      	orrs	r2, r1
 800a996:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a998:	6878      	ldr	r0, [r7, #4]
 800a99a:	f000 f84f 	bl	800aa3c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	68fa      	ldr	r2, [r7, #12]
 800a9a4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	2220      	movs	r2, #32
 800a9aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	2200      	movs	r2, #0
 800a9b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a9b6:	2300      	movs	r3, #0
}
 800a9b8:	4618      	mov	r0, r3
 800a9ba:	3710      	adds	r7, #16
 800a9bc:	46bd      	mov	sp, r7
 800a9be:	bd80      	pop	{r7, pc}

0800a9c0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a9c0:	b580      	push	{r7, lr}
 800a9c2:	b084      	sub	sp, #16
 800a9c4:	af00      	add	r7, sp, #0
 800a9c6:	6078      	str	r0, [r7, #4]
 800a9c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a9d0:	2b01      	cmp	r3, #1
 800a9d2:	d101      	bne.n	800a9d8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a9d4:	2302      	movs	r3, #2
 800a9d6:	e02d      	b.n	800aa34 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	2201      	movs	r2, #1
 800a9dc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	2224      	movs	r2, #36	@ 0x24
 800a9e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	681b      	ldr	r3, [r3, #0]
 800a9ee:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	681a      	ldr	r2, [r3, #0]
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	f022 0201 	bic.w	r2, r2, #1
 800a9fe:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	681b      	ldr	r3, [r3, #0]
 800aa04:	689b      	ldr	r3, [r3, #8]
 800aa06:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	683a      	ldr	r2, [r7, #0]
 800aa10:	430a      	orrs	r2, r1
 800aa12:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800aa14:	6878      	ldr	r0, [r7, #4]
 800aa16:	f000 f811 	bl	800aa3c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	68fa      	ldr	r2, [r7, #12]
 800aa20:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	2220      	movs	r2, #32
 800aa26:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	2200      	movs	r2, #0
 800aa2e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800aa32:	2300      	movs	r3, #0
}
 800aa34:	4618      	mov	r0, r3
 800aa36:	3710      	adds	r7, #16
 800aa38:	46bd      	mov	sp, r7
 800aa3a:	bd80      	pop	{r7, pc}

0800aa3c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800aa3c:	b480      	push	{r7}
 800aa3e:	b085      	sub	sp, #20
 800aa40:	af00      	add	r7, sp, #0
 800aa42:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	d108      	bne.n	800aa5e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	2201      	movs	r2, #1
 800aa50:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	2201      	movs	r2, #1
 800aa58:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800aa5c:	e031      	b.n	800aac2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800aa5e:	2308      	movs	r3, #8
 800aa60:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800aa62:	2308      	movs	r3, #8
 800aa64:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	681b      	ldr	r3, [r3, #0]
 800aa6a:	689b      	ldr	r3, [r3, #8]
 800aa6c:	0e5b      	lsrs	r3, r3, #25
 800aa6e:	b2db      	uxtb	r3, r3
 800aa70:	f003 0307 	and.w	r3, r3, #7
 800aa74:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	689b      	ldr	r3, [r3, #8]
 800aa7c:	0f5b      	lsrs	r3, r3, #29
 800aa7e:	b2db      	uxtb	r3, r3
 800aa80:	f003 0307 	and.w	r3, r3, #7
 800aa84:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800aa86:	7bbb      	ldrb	r3, [r7, #14]
 800aa88:	7b3a      	ldrb	r2, [r7, #12]
 800aa8a:	4911      	ldr	r1, [pc, #68]	@ (800aad0 <UARTEx_SetNbDataToProcess+0x94>)
 800aa8c:	5c8a      	ldrb	r2, [r1, r2]
 800aa8e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800aa92:	7b3a      	ldrb	r2, [r7, #12]
 800aa94:	490f      	ldr	r1, [pc, #60]	@ (800aad4 <UARTEx_SetNbDataToProcess+0x98>)
 800aa96:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800aa98:	fb93 f3f2 	sdiv	r3, r3, r2
 800aa9c:	b29a      	uxth	r2, r3
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800aaa4:	7bfb      	ldrb	r3, [r7, #15]
 800aaa6:	7b7a      	ldrb	r2, [r7, #13]
 800aaa8:	4909      	ldr	r1, [pc, #36]	@ (800aad0 <UARTEx_SetNbDataToProcess+0x94>)
 800aaaa:	5c8a      	ldrb	r2, [r1, r2]
 800aaac:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800aab0:	7b7a      	ldrb	r2, [r7, #13]
 800aab2:	4908      	ldr	r1, [pc, #32]	@ (800aad4 <UARTEx_SetNbDataToProcess+0x98>)
 800aab4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800aab6:	fb93 f3f2 	sdiv	r3, r3, r2
 800aaba:	b29a      	uxth	r2, r3
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800aac2:	bf00      	nop
 800aac4:	3714      	adds	r7, #20
 800aac6:	46bd      	mov	sp, r7
 800aac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aacc:	4770      	bx	lr
 800aace:	bf00      	nop
 800aad0:	0800fc5c 	.word	0x0800fc5c
 800aad4:	0800fc64 	.word	0x0800fc64

0800aad8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800aad8:	b480      	push	{r7}
 800aada:	b085      	sub	sp, #20
 800aadc:	af00      	add	r7, sp, #0
 800aade:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	2200      	movs	r2, #0
 800aae4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800aae8:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800aaec:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800aaee:	68fb      	ldr	r3, [r7, #12]
 800aaf0:	b29a      	uxth	r2, r3
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800aaf8:	2300      	movs	r3, #0
}
 800aafa:	4618      	mov	r0, r3
 800aafc:	3714      	adds	r7, #20
 800aafe:	46bd      	mov	sp, r7
 800ab00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab04:	4770      	bx	lr

0800ab06 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800ab06:	b480      	push	{r7}
 800ab08:	b085      	sub	sp, #20
 800ab0a:	af00      	add	r7, sp, #0
 800ab0c:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800ab0e:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800ab12:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800ab1a:	b29a      	uxth	r2, r3
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	b29b      	uxth	r3, r3
 800ab20:	43db      	mvns	r3, r3
 800ab22:	b29b      	uxth	r3, r3
 800ab24:	4013      	ands	r3, r2
 800ab26:	b29a      	uxth	r2, r3
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800ab2e:	2300      	movs	r3, #0
}
 800ab30:	4618      	mov	r0, r3
 800ab32:	3714      	adds	r7, #20
 800ab34:	46bd      	mov	sp, r7
 800ab36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab3a:	4770      	bx	lr

0800ab3c <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800ab3c:	b480      	push	{r7}
 800ab3e:	b085      	sub	sp, #20
 800ab40:	af00      	add	r7, sp, #0
 800ab42:	60f8      	str	r0, [r7, #12]
 800ab44:	1d3b      	adds	r3, r7, #4
 800ab46:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	2201      	movs	r2, #1
 800ab4e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800ab52:	68fb      	ldr	r3, [r7, #12]
 800ab54:	2200      	movs	r2, #0
 800ab56:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	2200      	movs	r2, #0
 800ab5e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800ab62:	68fb      	ldr	r3, [r7, #12]
 800ab64:	2200      	movs	r2, #0
 800ab66:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800ab6a:	2300      	movs	r3, #0
}
 800ab6c:	4618      	mov	r0, r3
 800ab6e:	3714      	adds	r7, #20
 800ab70:	46bd      	mov	sp, r7
 800ab72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab76:	4770      	bx	lr

0800ab78 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800ab78:	b480      	push	{r7}
 800ab7a:	b0a7      	sub	sp, #156	@ 0x9c
 800ab7c:	af00      	add	r7, sp, #0
 800ab7e:	6078      	str	r0, [r7, #4]
 800ab80:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800ab82:	2300      	movs	r3, #0
 800ab84:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800ab88:	687a      	ldr	r2, [r7, #4]
 800ab8a:	683b      	ldr	r3, [r7, #0]
 800ab8c:	781b      	ldrb	r3, [r3, #0]
 800ab8e:	009b      	lsls	r3, r3, #2
 800ab90:	4413      	add	r3, r2
 800ab92:	881b      	ldrh	r3, [r3, #0]
 800ab94:	b29b      	uxth	r3, r3
 800ab96:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 800ab9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ab9e:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 800aba2:	683b      	ldr	r3, [r7, #0]
 800aba4:	78db      	ldrb	r3, [r3, #3]
 800aba6:	2b03      	cmp	r3, #3
 800aba8:	d81f      	bhi.n	800abea <USB_ActivateEndpoint+0x72>
 800abaa:	a201      	add	r2, pc, #4	@ (adr r2, 800abb0 <USB_ActivateEndpoint+0x38>)
 800abac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abb0:	0800abc1 	.word	0x0800abc1
 800abb4:	0800abdd 	.word	0x0800abdd
 800abb8:	0800abf3 	.word	0x0800abf3
 800abbc:	0800abcf 	.word	0x0800abcf
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800abc0:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800abc4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800abc8:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800abcc:	e012      	b.n	800abf4 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800abce:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800abd2:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 800abd6:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800abda:	e00b      	b.n	800abf4 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800abdc:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800abe0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800abe4:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800abe8:	e004      	b.n	800abf4 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800abea:	2301      	movs	r3, #1
 800abec:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 800abf0:	e000      	b.n	800abf4 <USB_ActivateEndpoint+0x7c>
      break;
 800abf2:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800abf4:	687a      	ldr	r2, [r7, #4]
 800abf6:	683b      	ldr	r3, [r7, #0]
 800abf8:	781b      	ldrb	r3, [r3, #0]
 800abfa:	009b      	lsls	r3, r3, #2
 800abfc:	441a      	add	r2, r3
 800abfe:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800ac02:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ac06:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ac0a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ac0e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ac12:	b29b      	uxth	r3, r3
 800ac14:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800ac16:	687a      	ldr	r2, [r7, #4]
 800ac18:	683b      	ldr	r3, [r7, #0]
 800ac1a:	781b      	ldrb	r3, [r3, #0]
 800ac1c:	009b      	lsls	r3, r3, #2
 800ac1e:	4413      	add	r3, r2
 800ac20:	881b      	ldrh	r3, [r3, #0]
 800ac22:	b29b      	uxth	r3, r3
 800ac24:	b21b      	sxth	r3, r3
 800ac26:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ac2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ac2e:	b21a      	sxth	r2, r3
 800ac30:	683b      	ldr	r3, [r7, #0]
 800ac32:	781b      	ldrb	r3, [r3, #0]
 800ac34:	b21b      	sxth	r3, r3
 800ac36:	4313      	orrs	r3, r2
 800ac38:	b21b      	sxth	r3, r3
 800ac3a:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 800ac3e:	687a      	ldr	r2, [r7, #4]
 800ac40:	683b      	ldr	r3, [r7, #0]
 800ac42:	781b      	ldrb	r3, [r3, #0]
 800ac44:	009b      	lsls	r3, r3, #2
 800ac46:	441a      	add	r2, r3
 800ac48:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800ac4c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ac50:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ac54:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ac58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ac5c:	b29b      	uxth	r3, r3
 800ac5e:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800ac60:	683b      	ldr	r3, [r7, #0]
 800ac62:	7b1b      	ldrb	r3, [r3, #12]
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	f040 8180 	bne.w	800af6a <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 800ac6a:	683b      	ldr	r3, [r7, #0]
 800ac6c:	785b      	ldrb	r3, [r3, #1]
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	f000 8084 	beq.w	800ad7c <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	61bb      	str	r3, [r7, #24]
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ac7e:	b29b      	uxth	r3, r3
 800ac80:	461a      	mov	r2, r3
 800ac82:	69bb      	ldr	r3, [r7, #24]
 800ac84:	4413      	add	r3, r2
 800ac86:	61bb      	str	r3, [r7, #24]
 800ac88:	683b      	ldr	r3, [r7, #0]
 800ac8a:	781b      	ldrb	r3, [r3, #0]
 800ac8c:	00da      	lsls	r2, r3, #3
 800ac8e:	69bb      	ldr	r3, [r7, #24]
 800ac90:	4413      	add	r3, r2
 800ac92:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ac96:	617b      	str	r3, [r7, #20]
 800ac98:	683b      	ldr	r3, [r7, #0]
 800ac9a:	88db      	ldrh	r3, [r3, #6]
 800ac9c:	085b      	lsrs	r3, r3, #1
 800ac9e:	b29b      	uxth	r3, r3
 800aca0:	005b      	lsls	r3, r3, #1
 800aca2:	b29a      	uxth	r2, r3
 800aca4:	697b      	ldr	r3, [r7, #20]
 800aca6:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800aca8:	687a      	ldr	r2, [r7, #4]
 800acaa:	683b      	ldr	r3, [r7, #0]
 800acac:	781b      	ldrb	r3, [r3, #0]
 800acae:	009b      	lsls	r3, r3, #2
 800acb0:	4413      	add	r3, r2
 800acb2:	881b      	ldrh	r3, [r3, #0]
 800acb4:	827b      	strh	r3, [r7, #18]
 800acb6:	8a7b      	ldrh	r3, [r7, #18]
 800acb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d01b      	beq.n	800acf8 <USB_ActivateEndpoint+0x180>
 800acc0:	687a      	ldr	r2, [r7, #4]
 800acc2:	683b      	ldr	r3, [r7, #0]
 800acc4:	781b      	ldrb	r3, [r3, #0]
 800acc6:	009b      	lsls	r3, r3, #2
 800acc8:	4413      	add	r3, r2
 800acca:	881b      	ldrh	r3, [r3, #0]
 800accc:	b29b      	uxth	r3, r3
 800acce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800acd2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800acd6:	823b      	strh	r3, [r7, #16]
 800acd8:	687a      	ldr	r2, [r7, #4]
 800acda:	683b      	ldr	r3, [r7, #0]
 800acdc:	781b      	ldrb	r3, [r3, #0]
 800acde:	009b      	lsls	r3, r3, #2
 800ace0:	441a      	add	r2, r3
 800ace2:	8a3b      	ldrh	r3, [r7, #16]
 800ace4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ace8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800acec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800acf0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800acf4:	b29b      	uxth	r3, r3
 800acf6:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800acf8:	683b      	ldr	r3, [r7, #0]
 800acfa:	78db      	ldrb	r3, [r3, #3]
 800acfc:	2b01      	cmp	r3, #1
 800acfe:	d020      	beq.n	800ad42 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800ad00:	687a      	ldr	r2, [r7, #4]
 800ad02:	683b      	ldr	r3, [r7, #0]
 800ad04:	781b      	ldrb	r3, [r3, #0]
 800ad06:	009b      	lsls	r3, r3, #2
 800ad08:	4413      	add	r3, r2
 800ad0a:	881b      	ldrh	r3, [r3, #0]
 800ad0c:	b29b      	uxth	r3, r3
 800ad0e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ad12:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ad16:	81bb      	strh	r3, [r7, #12]
 800ad18:	89bb      	ldrh	r3, [r7, #12]
 800ad1a:	f083 0320 	eor.w	r3, r3, #32
 800ad1e:	81bb      	strh	r3, [r7, #12]
 800ad20:	687a      	ldr	r2, [r7, #4]
 800ad22:	683b      	ldr	r3, [r7, #0]
 800ad24:	781b      	ldrb	r3, [r3, #0]
 800ad26:	009b      	lsls	r3, r3, #2
 800ad28:	441a      	add	r2, r3
 800ad2a:	89bb      	ldrh	r3, [r7, #12]
 800ad2c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ad30:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ad34:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ad38:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ad3c:	b29b      	uxth	r3, r3
 800ad3e:	8013      	strh	r3, [r2, #0]
 800ad40:	e3f9      	b.n	800b536 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800ad42:	687a      	ldr	r2, [r7, #4]
 800ad44:	683b      	ldr	r3, [r7, #0]
 800ad46:	781b      	ldrb	r3, [r3, #0]
 800ad48:	009b      	lsls	r3, r3, #2
 800ad4a:	4413      	add	r3, r2
 800ad4c:	881b      	ldrh	r3, [r3, #0]
 800ad4e:	b29b      	uxth	r3, r3
 800ad50:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ad54:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ad58:	81fb      	strh	r3, [r7, #14]
 800ad5a:	687a      	ldr	r2, [r7, #4]
 800ad5c:	683b      	ldr	r3, [r7, #0]
 800ad5e:	781b      	ldrb	r3, [r3, #0]
 800ad60:	009b      	lsls	r3, r3, #2
 800ad62:	441a      	add	r2, r3
 800ad64:	89fb      	ldrh	r3, [r7, #14]
 800ad66:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ad6a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ad6e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ad72:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ad76:	b29b      	uxth	r3, r3
 800ad78:	8013      	strh	r3, [r2, #0]
 800ad7a:	e3dc      	b.n	800b536 <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	633b      	str	r3, [r7, #48]	@ 0x30
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ad86:	b29b      	uxth	r3, r3
 800ad88:	461a      	mov	r2, r3
 800ad8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad8c:	4413      	add	r3, r2
 800ad8e:	633b      	str	r3, [r7, #48]	@ 0x30
 800ad90:	683b      	ldr	r3, [r7, #0]
 800ad92:	781b      	ldrb	r3, [r3, #0]
 800ad94:	00da      	lsls	r2, r3, #3
 800ad96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad98:	4413      	add	r3, r2
 800ad9a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800ad9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ada0:	683b      	ldr	r3, [r7, #0]
 800ada2:	88db      	ldrh	r3, [r3, #6]
 800ada4:	085b      	lsrs	r3, r3, #1
 800ada6:	b29b      	uxth	r3, r3
 800ada8:	005b      	lsls	r3, r3, #1
 800adaa:	b29a      	uxth	r2, r3
 800adac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800adae:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800adba:	b29b      	uxth	r3, r3
 800adbc:	461a      	mov	r2, r3
 800adbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adc0:	4413      	add	r3, r2
 800adc2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800adc4:	683b      	ldr	r3, [r7, #0]
 800adc6:	781b      	ldrb	r3, [r3, #0]
 800adc8:	00da      	lsls	r2, r3, #3
 800adca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adcc:	4413      	add	r3, r2
 800adce:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800add2:	627b      	str	r3, [r7, #36]	@ 0x24
 800add4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800add6:	881b      	ldrh	r3, [r3, #0]
 800add8:	b29b      	uxth	r3, r3
 800adda:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800adde:	b29a      	uxth	r2, r3
 800ade0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ade2:	801a      	strh	r2, [r3, #0]
 800ade4:	683b      	ldr	r3, [r7, #0]
 800ade6:	691b      	ldr	r3, [r3, #16]
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d10a      	bne.n	800ae02 <USB_ActivateEndpoint+0x28a>
 800adec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800adee:	881b      	ldrh	r3, [r3, #0]
 800adf0:	b29b      	uxth	r3, r3
 800adf2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800adf6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800adfa:	b29a      	uxth	r2, r3
 800adfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800adfe:	801a      	strh	r2, [r3, #0]
 800ae00:	e041      	b.n	800ae86 <USB_ActivateEndpoint+0x30e>
 800ae02:	683b      	ldr	r3, [r7, #0]
 800ae04:	691b      	ldr	r3, [r3, #16]
 800ae06:	2b3e      	cmp	r3, #62	@ 0x3e
 800ae08:	d81c      	bhi.n	800ae44 <USB_ActivateEndpoint+0x2cc>
 800ae0a:	683b      	ldr	r3, [r7, #0]
 800ae0c:	691b      	ldr	r3, [r3, #16]
 800ae0e:	085b      	lsrs	r3, r3, #1
 800ae10:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800ae14:	683b      	ldr	r3, [r7, #0]
 800ae16:	691b      	ldr	r3, [r3, #16]
 800ae18:	f003 0301 	and.w	r3, r3, #1
 800ae1c:	2b00      	cmp	r3, #0
 800ae1e:	d004      	beq.n	800ae2a <USB_ActivateEndpoint+0x2b2>
 800ae20:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ae24:	3301      	adds	r3, #1
 800ae26:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800ae2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae2c:	881b      	ldrh	r3, [r3, #0]
 800ae2e:	b29a      	uxth	r2, r3
 800ae30:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ae34:	b29b      	uxth	r3, r3
 800ae36:	029b      	lsls	r3, r3, #10
 800ae38:	b29b      	uxth	r3, r3
 800ae3a:	4313      	orrs	r3, r2
 800ae3c:	b29a      	uxth	r2, r3
 800ae3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae40:	801a      	strh	r2, [r3, #0]
 800ae42:	e020      	b.n	800ae86 <USB_ActivateEndpoint+0x30e>
 800ae44:	683b      	ldr	r3, [r7, #0]
 800ae46:	691b      	ldr	r3, [r3, #16]
 800ae48:	095b      	lsrs	r3, r3, #5
 800ae4a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800ae4e:	683b      	ldr	r3, [r7, #0]
 800ae50:	691b      	ldr	r3, [r3, #16]
 800ae52:	f003 031f 	and.w	r3, r3, #31
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d104      	bne.n	800ae64 <USB_ActivateEndpoint+0x2ec>
 800ae5a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ae5e:	3b01      	subs	r3, #1
 800ae60:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800ae64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae66:	881b      	ldrh	r3, [r3, #0]
 800ae68:	b29a      	uxth	r2, r3
 800ae6a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ae6e:	b29b      	uxth	r3, r3
 800ae70:	029b      	lsls	r3, r3, #10
 800ae72:	b29b      	uxth	r3, r3
 800ae74:	4313      	orrs	r3, r2
 800ae76:	b29b      	uxth	r3, r3
 800ae78:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ae7c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ae80:	b29a      	uxth	r2, r3
 800ae82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae84:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ae86:	687a      	ldr	r2, [r7, #4]
 800ae88:	683b      	ldr	r3, [r7, #0]
 800ae8a:	781b      	ldrb	r3, [r3, #0]
 800ae8c:	009b      	lsls	r3, r3, #2
 800ae8e:	4413      	add	r3, r2
 800ae90:	881b      	ldrh	r3, [r3, #0]
 800ae92:	847b      	strh	r3, [r7, #34]	@ 0x22
 800ae94:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800ae96:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d01b      	beq.n	800aed6 <USB_ActivateEndpoint+0x35e>
 800ae9e:	687a      	ldr	r2, [r7, #4]
 800aea0:	683b      	ldr	r3, [r7, #0]
 800aea2:	781b      	ldrb	r3, [r3, #0]
 800aea4:	009b      	lsls	r3, r3, #2
 800aea6:	4413      	add	r3, r2
 800aea8:	881b      	ldrh	r3, [r3, #0]
 800aeaa:	b29b      	uxth	r3, r3
 800aeac:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800aeb0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aeb4:	843b      	strh	r3, [r7, #32]
 800aeb6:	687a      	ldr	r2, [r7, #4]
 800aeb8:	683b      	ldr	r3, [r7, #0]
 800aeba:	781b      	ldrb	r3, [r3, #0]
 800aebc:	009b      	lsls	r3, r3, #2
 800aebe:	441a      	add	r2, r3
 800aec0:	8c3b      	ldrh	r3, [r7, #32]
 800aec2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800aec6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800aeca:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800aece:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aed2:	b29b      	uxth	r3, r3
 800aed4:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800aed6:	683b      	ldr	r3, [r7, #0]
 800aed8:	781b      	ldrb	r3, [r3, #0]
 800aeda:	2b00      	cmp	r3, #0
 800aedc:	d124      	bne.n	800af28 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800aede:	687a      	ldr	r2, [r7, #4]
 800aee0:	683b      	ldr	r3, [r7, #0]
 800aee2:	781b      	ldrb	r3, [r3, #0]
 800aee4:	009b      	lsls	r3, r3, #2
 800aee6:	4413      	add	r3, r2
 800aee8:	881b      	ldrh	r3, [r3, #0]
 800aeea:	b29b      	uxth	r3, r3
 800aeec:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800aef0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aef4:	83bb      	strh	r3, [r7, #28]
 800aef6:	8bbb      	ldrh	r3, [r7, #28]
 800aef8:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800aefc:	83bb      	strh	r3, [r7, #28]
 800aefe:	8bbb      	ldrh	r3, [r7, #28]
 800af00:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800af04:	83bb      	strh	r3, [r7, #28]
 800af06:	687a      	ldr	r2, [r7, #4]
 800af08:	683b      	ldr	r3, [r7, #0]
 800af0a:	781b      	ldrb	r3, [r3, #0]
 800af0c:	009b      	lsls	r3, r3, #2
 800af0e:	441a      	add	r2, r3
 800af10:	8bbb      	ldrh	r3, [r7, #28]
 800af12:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800af16:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800af1a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800af1e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800af22:	b29b      	uxth	r3, r3
 800af24:	8013      	strh	r3, [r2, #0]
 800af26:	e306      	b.n	800b536 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800af28:	687a      	ldr	r2, [r7, #4]
 800af2a:	683b      	ldr	r3, [r7, #0]
 800af2c:	781b      	ldrb	r3, [r3, #0]
 800af2e:	009b      	lsls	r3, r3, #2
 800af30:	4413      	add	r3, r2
 800af32:	881b      	ldrh	r3, [r3, #0]
 800af34:	b29b      	uxth	r3, r3
 800af36:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800af3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800af3e:	83fb      	strh	r3, [r7, #30]
 800af40:	8bfb      	ldrh	r3, [r7, #30]
 800af42:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800af46:	83fb      	strh	r3, [r7, #30]
 800af48:	687a      	ldr	r2, [r7, #4]
 800af4a:	683b      	ldr	r3, [r7, #0]
 800af4c:	781b      	ldrb	r3, [r3, #0]
 800af4e:	009b      	lsls	r3, r3, #2
 800af50:	441a      	add	r2, r3
 800af52:	8bfb      	ldrh	r3, [r7, #30]
 800af54:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800af58:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800af5c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800af60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800af64:	b29b      	uxth	r3, r3
 800af66:	8013      	strh	r3, [r2, #0]
 800af68:	e2e5      	b.n	800b536 <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800af6a:	683b      	ldr	r3, [r7, #0]
 800af6c:	78db      	ldrb	r3, [r3, #3]
 800af6e:	2b02      	cmp	r3, #2
 800af70:	d11e      	bne.n	800afb0 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800af72:	687a      	ldr	r2, [r7, #4]
 800af74:	683b      	ldr	r3, [r7, #0]
 800af76:	781b      	ldrb	r3, [r3, #0]
 800af78:	009b      	lsls	r3, r3, #2
 800af7a:	4413      	add	r3, r2
 800af7c:	881b      	ldrh	r3, [r3, #0]
 800af7e:	b29b      	uxth	r3, r3
 800af80:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800af84:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800af88:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 800af8c:	687a      	ldr	r2, [r7, #4]
 800af8e:	683b      	ldr	r3, [r7, #0]
 800af90:	781b      	ldrb	r3, [r3, #0]
 800af92:	009b      	lsls	r3, r3, #2
 800af94:	441a      	add	r2, r3
 800af96:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800af9a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800af9e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800afa2:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800afa6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800afaa:	b29b      	uxth	r3, r3
 800afac:	8013      	strh	r3, [r2, #0]
 800afae:	e01d      	b.n	800afec <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800afb0:	687a      	ldr	r2, [r7, #4]
 800afb2:	683b      	ldr	r3, [r7, #0]
 800afb4:	781b      	ldrb	r3, [r3, #0]
 800afb6:	009b      	lsls	r3, r3, #2
 800afb8:	4413      	add	r3, r2
 800afba:	881b      	ldrh	r3, [r3, #0]
 800afbc:	b29b      	uxth	r3, r3
 800afbe:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800afc2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800afc6:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 800afca:	687a      	ldr	r2, [r7, #4]
 800afcc:	683b      	ldr	r3, [r7, #0]
 800afce:	781b      	ldrb	r3, [r3, #0]
 800afd0:	009b      	lsls	r3, r3, #2
 800afd2:	441a      	add	r2, r3
 800afd4:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800afd8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800afdc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800afe0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800afe4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800afe8:	b29b      	uxth	r3, r3
 800afea:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800aff6:	b29b      	uxth	r3, r3
 800aff8:	461a      	mov	r2, r3
 800affa:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800affc:	4413      	add	r3, r2
 800affe:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b000:	683b      	ldr	r3, [r7, #0]
 800b002:	781b      	ldrb	r3, [r3, #0]
 800b004:	00da      	lsls	r2, r3, #3
 800b006:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b008:	4413      	add	r3, r2
 800b00a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800b00e:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b010:	683b      	ldr	r3, [r7, #0]
 800b012:	891b      	ldrh	r3, [r3, #8]
 800b014:	085b      	lsrs	r3, r3, #1
 800b016:	b29b      	uxth	r3, r3
 800b018:	005b      	lsls	r3, r3, #1
 800b01a:	b29a      	uxth	r2, r3
 800b01c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b01e:	801a      	strh	r2, [r3, #0]
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	677b      	str	r3, [r7, #116]	@ 0x74
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b02a:	b29b      	uxth	r3, r3
 800b02c:	461a      	mov	r2, r3
 800b02e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b030:	4413      	add	r3, r2
 800b032:	677b      	str	r3, [r7, #116]	@ 0x74
 800b034:	683b      	ldr	r3, [r7, #0]
 800b036:	781b      	ldrb	r3, [r3, #0]
 800b038:	00da      	lsls	r2, r3, #3
 800b03a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b03c:	4413      	add	r3, r2
 800b03e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800b042:	673b      	str	r3, [r7, #112]	@ 0x70
 800b044:	683b      	ldr	r3, [r7, #0]
 800b046:	895b      	ldrh	r3, [r3, #10]
 800b048:	085b      	lsrs	r3, r3, #1
 800b04a:	b29b      	uxth	r3, r3
 800b04c:	005b      	lsls	r3, r3, #1
 800b04e:	b29a      	uxth	r2, r3
 800b050:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b052:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800b054:	683b      	ldr	r3, [r7, #0]
 800b056:	785b      	ldrb	r3, [r3, #1]
 800b058:	2b00      	cmp	r3, #0
 800b05a:	f040 81af 	bne.w	800b3bc <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b05e:	687a      	ldr	r2, [r7, #4]
 800b060:	683b      	ldr	r3, [r7, #0]
 800b062:	781b      	ldrb	r3, [r3, #0]
 800b064:	009b      	lsls	r3, r3, #2
 800b066:	4413      	add	r3, r2
 800b068:	881b      	ldrh	r3, [r3, #0]
 800b06a:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 800b06e:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800b072:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b076:	2b00      	cmp	r3, #0
 800b078:	d01d      	beq.n	800b0b6 <USB_ActivateEndpoint+0x53e>
 800b07a:	687a      	ldr	r2, [r7, #4]
 800b07c:	683b      	ldr	r3, [r7, #0]
 800b07e:	781b      	ldrb	r3, [r3, #0]
 800b080:	009b      	lsls	r3, r3, #2
 800b082:	4413      	add	r3, r2
 800b084:	881b      	ldrh	r3, [r3, #0]
 800b086:	b29b      	uxth	r3, r3
 800b088:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b08c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b090:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 800b094:	687a      	ldr	r2, [r7, #4]
 800b096:	683b      	ldr	r3, [r7, #0]
 800b098:	781b      	ldrb	r3, [r3, #0]
 800b09a:	009b      	lsls	r3, r3, #2
 800b09c:	441a      	add	r2, r3
 800b09e:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800b0a2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b0a6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b0aa:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b0ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b0b2:	b29b      	uxth	r3, r3
 800b0b4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b0b6:	687a      	ldr	r2, [r7, #4]
 800b0b8:	683b      	ldr	r3, [r7, #0]
 800b0ba:	781b      	ldrb	r3, [r3, #0]
 800b0bc:	009b      	lsls	r3, r3, #2
 800b0be:	4413      	add	r3, r2
 800b0c0:	881b      	ldrh	r3, [r3, #0]
 800b0c2:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 800b0c6:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800b0ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d01d      	beq.n	800b10e <USB_ActivateEndpoint+0x596>
 800b0d2:	687a      	ldr	r2, [r7, #4]
 800b0d4:	683b      	ldr	r3, [r7, #0]
 800b0d6:	781b      	ldrb	r3, [r3, #0]
 800b0d8:	009b      	lsls	r3, r3, #2
 800b0da:	4413      	add	r3, r2
 800b0dc:	881b      	ldrh	r3, [r3, #0]
 800b0de:	b29b      	uxth	r3, r3
 800b0e0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b0e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b0e8:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 800b0ec:	687a      	ldr	r2, [r7, #4]
 800b0ee:	683b      	ldr	r3, [r7, #0]
 800b0f0:	781b      	ldrb	r3, [r3, #0]
 800b0f2:	009b      	lsls	r3, r3, #2
 800b0f4:	441a      	add	r2, r3
 800b0f6:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800b0fa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b0fe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b102:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b106:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800b10a:	b29b      	uxth	r3, r3
 800b10c:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800b10e:	683b      	ldr	r3, [r7, #0]
 800b110:	785b      	ldrb	r3, [r3, #1]
 800b112:	2b00      	cmp	r3, #0
 800b114:	d16b      	bne.n	800b1ee <USB_ActivateEndpoint+0x676>
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b120:	b29b      	uxth	r3, r3
 800b122:	461a      	mov	r2, r3
 800b124:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b126:	4413      	add	r3, r2
 800b128:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b12a:	683b      	ldr	r3, [r7, #0]
 800b12c:	781b      	ldrb	r3, [r3, #0]
 800b12e:	00da      	lsls	r2, r3, #3
 800b130:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b132:	4413      	add	r3, r2
 800b134:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b138:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b13a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b13c:	881b      	ldrh	r3, [r3, #0]
 800b13e:	b29b      	uxth	r3, r3
 800b140:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b144:	b29a      	uxth	r2, r3
 800b146:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b148:	801a      	strh	r2, [r3, #0]
 800b14a:	683b      	ldr	r3, [r7, #0]
 800b14c:	691b      	ldr	r3, [r3, #16]
 800b14e:	2b00      	cmp	r3, #0
 800b150:	d10a      	bne.n	800b168 <USB_ActivateEndpoint+0x5f0>
 800b152:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b154:	881b      	ldrh	r3, [r3, #0]
 800b156:	b29b      	uxth	r3, r3
 800b158:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b15c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b160:	b29a      	uxth	r2, r3
 800b162:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b164:	801a      	strh	r2, [r3, #0]
 800b166:	e05d      	b.n	800b224 <USB_ActivateEndpoint+0x6ac>
 800b168:	683b      	ldr	r3, [r7, #0]
 800b16a:	691b      	ldr	r3, [r3, #16]
 800b16c:	2b3e      	cmp	r3, #62	@ 0x3e
 800b16e:	d81c      	bhi.n	800b1aa <USB_ActivateEndpoint+0x632>
 800b170:	683b      	ldr	r3, [r7, #0]
 800b172:	691b      	ldr	r3, [r3, #16]
 800b174:	085b      	lsrs	r3, r3, #1
 800b176:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800b17a:	683b      	ldr	r3, [r7, #0]
 800b17c:	691b      	ldr	r3, [r3, #16]
 800b17e:	f003 0301 	and.w	r3, r3, #1
 800b182:	2b00      	cmp	r3, #0
 800b184:	d004      	beq.n	800b190 <USB_ActivateEndpoint+0x618>
 800b186:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b18a:	3301      	adds	r3, #1
 800b18c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800b190:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b192:	881b      	ldrh	r3, [r3, #0]
 800b194:	b29a      	uxth	r2, r3
 800b196:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b19a:	b29b      	uxth	r3, r3
 800b19c:	029b      	lsls	r3, r3, #10
 800b19e:	b29b      	uxth	r3, r3
 800b1a0:	4313      	orrs	r3, r2
 800b1a2:	b29a      	uxth	r2, r3
 800b1a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b1a6:	801a      	strh	r2, [r3, #0]
 800b1a8:	e03c      	b.n	800b224 <USB_ActivateEndpoint+0x6ac>
 800b1aa:	683b      	ldr	r3, [r7, #0]
 800b1ac:	691b      	ldr	r3, [r3, #16]
 800b1ae:	095b      	lsrs	r3, r3, #5
 800b1b0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800b1b4:	683b      	ldr	r3, [r7, #0]
 800b1b6:	691b      	ldr	r3, [r3, #16]
 800b1b8:	f003 031f 	and.w	r3, r3, #31
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	d104      	bne.n	800b1ca <USB_ActivateEndpoint+0x652>
 800b1c0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b1c4:	3b01      	subs	r3, #1
 800b1c6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800b1ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b1cc:	881b      	ldrh	r3, [r3, #0]
 800b1ce:	b29a      	uxth	r2, r3
 800b1d0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b1d4:	b29b      	uxth	r3, r3
 800b1d6:	029b      	lsls	r3, r3, #10
 800b1d8:	b29b      	uxth	r3, r3
 800b1da:	4313      	orrs	r3, r2
 800b1dc:	b29b      	uxth	r3, r3
 800b1de:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b1e2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b1e6:	b29a      	uxth	r2, r3
 800b1e8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b1ea:	801a      	strh	r2, [r3, #0]
 800b1ec:	e01a      	b.n	800b224 <USB_ActivateEndpoint+0x6ac>
 800b1ee:	683b      	ldr	r3, [r7, #0]
 800b1f0:	785b      	ldrb	r3, [r3, #1]
 800b1f2:	2b01      	cmp	r3, #1
 800b1f4:	d116      	bne.n	800b224 <USB_ActivateEndpoint+0x6ac>
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	657b      	str	r3, [r7, #84]	@ 0x54
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b200:	b29b      	uxth	r3, r3
 800b202:	461a      	mov	r2, r3
 800b204:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b206:	4413      	add	r3, r2
 800b208:	657b      	str	r3, [r7, #84]	@ 0x54
 800b20a:	683b      	ldr	r3, [r7, #0]
 800b20c:	781b      	ldrb	r3, [r3, #0]
 800b20e:	00da      	lsls	r2, r3, #3
 800b210:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b212:	4413      	add	r3, r2
 800b214:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b218:	653b      	str	r3, [r7, #80]	@ 0x50
 800b21a:	683b      	ldr	r3, [r7, #0]
 800b21c:	691b      	ldr	r3, [r3, #16]
 800b21e:	b29a      	uxth	r2, r3
 800b220:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b222:	801a      	strh	r2, [r3, #0]
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	647b      	str	r3, [r7, #68]	@ 0x44
 800b228:	683b      	ldr	r3, [r7, #0]
 800b22a:	785b      	ldrb	r3, [r3, #1]
 800b22c:	2b00      	cmp	r3, #0
 800b22e:	d16b      	bne.n	800b308 <USB_ActivateEndpoint+0x790>
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b23a:	b29b      	uxth	r3, r3
 800b23c:	461a      	mov	r2, r3
 800b23e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b240:	4413      	add	r3, r2
 800b242:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b244:	683b      	ldr	r3, [r7, #0]
 800b246:	781b      	ldrb	r3, [r3, #0]
 800b248:	00da      	lsls	r2, r3, #3
 800b24a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b24c:	4413      	add	r3, r2
 800b24e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b252:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b254:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b256:	881b      	ldrh	r3, [r3, #0]
 800b258:	b29b      	uxth	r3, r3
 800b25a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b25e:	b29a      	uxth	r2, r3
 800b260:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b262:	801a      	strh	r2, [r3, #0]
 800b264:	683b      	ldr	r3, [r7, #0]
 800b266:	691b      	ldr	r3, [r3, #16]
 800b268:	2b00      	cmp	r3, #0
 800b26a:	d10a      	bne.n	800b282 <USB_ActivateEndpoint+0x70a>
 800b26c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b26e:	881b      	ldrh	r3, [r3, #0]
 800b270:	b29b      	uxth	r3, r3
 800b272:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b276:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b27a:	b29a      	uxth	r2, r3
 800b27c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b27e:	801a      	strh	r2, [r3, #0]
 800b280:	e05b      	b.n	800b33a <USB_ActivateEndpoint+0x7c2>
 800b282:	683b      	ldr	r3, [r7, #0]
 800b284:	691b      	ldr	r3, [r3, #16]
 800b286:	2b3e      	cmp	r3, #62	@ 0x3e
 800b288:	d81c      	bhi.n	800b2c4 <USB_ActivateEndpoint+0x74c>
 800b28a:	683b      	ldr	r3, [r7, #0]
 800b28c:	691b      	ldr	r3, [r3, #16]
 800b28e:	085b      	lsrs	r3, r3, #1
 800b290:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b294:	683b      	ldr	r3, [r7, #0]
 800b296:	691b      	ldr	r3, [r3, #16]
 800b298:	f003 0301 	and.w	r3, r3, #1
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	d004      	beq.n	800b2aa <USB_ActivateEndpoint+0x732>
 800b2a0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b2a4:	3301      	adds	r3, #1
 800b2a6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b2aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b2ac:	881b      	ldrh	r3, [r3, #0]
 800b2ae:	b29a      	uxth	r2, r3
 800b2b0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b2b4:	b29b      	uxth	r3, r3
 800b2b6:	029b      	lsls	r3, r3, #10
 800b2b8:	b29b      	uxth	r3, r3
 800b2ba:	4313      	orrs	r3, r2
 800b2bc:	b29a      	uxth	r2, r3
 800b2be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b2c0:	801a      	strh	r2, [r3, #0]
 800b2c2:	e03a      	b.n	800b33a <USB_ActivateEndpoint+0x7c2>
 800b2c4:	683b      	ldr	r3, [r7, #0]
 800b2c6:	691b      	ldr	r3, [r3, #16]
 800b2c8:	095b      	lsrs	r3, r3, #5
 800b2ca:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b2ce:	683b      	ldr	r3, [r7, #0]
 800b2d0:	691b      	ldr	r3, [r3, #16]
 800b2d2:	f003 031f 	and.w	r3, r3, #31
 800b2d6:	2b00      	cmp	r3, #0
 800b2d8:	d104      	bne.n	800b2e4 <USB_ActivateEndpoint+0x76c>
 800b2da:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b2de:	3b01      	subs	r3, #1
 800b2e0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b2e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b2e6:	881b      	ldrh	r3, [r3, #0]
 800b2e8:	b29a      	uxth	r2, r3
 800b2ea:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b2ee:	b29b      	uxth	r3, r3
 800b2f0:	029b      	lsls	r3, r3, #10
 800b2f2:	b29b      	uxth	r3, r3
 800b2f4:	4313      	orrs	r3, r2
 800b2f6:	b29b      	uxth	r3, r3
 800b2f8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b2fc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b300:	b29a      	uxth	r2, r3
 800b302:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b304:	801a      	strh	r2, [r3, #0]
 800b306:	e018      	b.n	800b33a <USB_ActivateEndpoint+0x7c2>
 800b308:	683b      	ldr	r3, [r7, #0]
 800b30a:	785b      	ldrb	r3, [r3, #1]
 800b30c:	2b01      	cmp	r3, #1
 800b30e:	d114      	bne.n	800b33a <USB_ActivateEndpoint+0x7c2>
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b316:	b29b      	uxth	r3, r3
 800b318:	461a      	mov	r2, r3
 800b31a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b31c:	4413      	add	r3, r2
 800b31e:	647b      	str	r3, [r7, #68]	@ 0x44
 800b320:	683b      	ldr	r3, [r7, #0]
 800b322:	781b      	ldrb	r3, [r3, #0]
 800b324:	00da      	lsls	r2, r3, #3
 800b326:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b328:	4413      	add	r3, r2
 800b32a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b32e:	643b      	str	r3, [r7, #64]	@ 0x40
 800b330:	683b      	ldr	r3, [r7, #0]
 800b332:	691b      	ldr	r3, [r3, #16]
 800b334:	b29a      	uxth	r2, r3
 800b336:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b338:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800b33a:	687a      	ldr	r2, [r7, #4]
 800b33c:	683b      	ldr	r3, [r7, #0]
 800b33e:	781b      	ldrb	r3, [r3, #0]
 800b340:	009b      	lsls	r3, r3, #2
 800b342:	4413      	add	r3, r2
 800b344:	881b      	ldrh	r3, [r3, #0]
 800b346:	b29b      	uxth	r3, r3
 800b348:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b34c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b350:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800b352:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800b354:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800b358:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800b35a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800b35c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800b360:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800b362:	687a      	ldr	r2, [r7, #4]
 800b364:	683b      	ldr	r3, [r7, #0]
 800b366:	781b      	ldrb	r3, [r3, #0]
 800b368:	009b      	lsls	r3, r3, #2
 800b36a:	441a      	add	r2, r3
 800b36c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800b36e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b372:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b376:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b37a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b37e:	b29b      	uxth	r3, r3
 800b380:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b382:	687a      	ldr	r2, [r7, #4]
 800b384:	683b      	ldr	r3, [r7, #0]
 800b386:	781b      	ldrb	r3, [r3, #0]
 800b388:	009b      	lsls	r3, r3, #2
 800b38a:	4413      	add	r3, r2
 800b38c:	881b      	ldrh	r3, [r3, #0]
 800b38e:	b29b      	uxth	r3, r3
 800b390:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b394:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b398:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800b39a:	687a      	ldr	r2, [r7, #4]
 800b39c:	683b      	ldr	r3, [r7, #0]
 800b39e:	781b      	ldrb	r3, [r3, #0]
 800b3a0:	009b      	lsls	r3, r3, #2
 800b3a2:	441a      	add	r2, r3
 800b3a4:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800b3a6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b3aa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b3ae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b3b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b3b6:	b29b      	uxth	r3, r3
 800b3b8:	8013      	strh	r3, [r2, #0]
 800b3ba:	e0bc      	b.n	800b536 <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b3bc:	687a      	ldr	r2, [r7, #4]
 800b3be:	683b      	ldr	r3, [r7, #0]
 800b3c0:	781b      	ldrb	r3, [r3, #0]
 800b3c2:	009b      	lsls	r3, r3, #2
 800b3c4:	4413      	add	r3, r2
 800b3c6:	881b      	ldrh	r3, [r3, #0]
 800b3c8:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 800b3cc:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800b3d0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	d01d      	beq.n	800b414 <USB_ActivateEndpoint+0x89c>
 800b3d8:	687a      	ldr	r2, [r7, #4]
 800b3da:	683b      	ldr	r3, [r7, #0]
 800b3dc:	781b      	ldrb	r3, [r3, #0]
 800b3de:	009b      	lsls	r3, r3, #2
 800b3e0:	4413      	add	r3, r2
 800b3e2:	881b      	ldrh	r3, [r3, #0]
 800b3e4:	b29b      	uxth	r3, r3
 800b3e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b3ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b3ee:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 800b3f2:	687a      	ldr	r2, [r7, #4]
 800b3f4:	683b      	ldr	r3, [r7, #0]
 800b3f6:	781b      	ldrb	r3, [r3, #0]
 800b3f8:	009b      	lsls	r3, r3, #2
 800b3fa:	441a      	add	r2, r3
 800b3fc:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800b400:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b404:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b408:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b40c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b410:	b29b      	uxth	r3, r3
 800b412:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b414:	687a      	ldr	r2, [r7, #4]
 800b416:	683b      	ldr	r3, [r7, #0]
 800b418:	781b      	ldrb	r3, [r3, #0]
 800b41a:	009b      	lsls	r3, r3, #2
 800b41c:	4413      	add	r3, r2
 800b41e:	881b      	ldrh	r3, [r3, #0]
 800b420:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 800b424:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800b428:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	d01d      	beq.n	800b46c <USB_ActivateEndpoint+0x8f4>
 800b430:	687a      	ldr	r2, [r7, #4]
 800b432:	683b      	ldr	r3, [r7, #0]
 800b434:	781b      	ldrb	r3, [r3, #0]
 800b436:	009b      	lsls	r3, r3, #2
 800b438:	4413      	add	r3, r2
 800b43a:	881b      	ldrh	r3, [r3, #0]
 800b43c:	b29b      	uxth	r3, r3
 800b43e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b442:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b446:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 800b44a:	687a      	ldr	r2, [r7, #4]
 800b44c:	683b      	ldr	r3, [r7, #0]
 800b44e:	781b      	ldrb	r3, [r3, #0]
 800b450:	009b      	lsls	r3, r3, #2
 800b452:	441a      	add	r2, r3
 800b454:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800b458:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b45c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b460:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b464:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800b468:	b29b      	uxth	r3, r3
 800b46a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800b46c:	683b      	ldr	r3, [r7, #0]
 800b46e:	78db      	ldrb	r3, [r3, #3]
 800b470:	2b01      	cmp	r3, #1
 800b472:	d024      	beq.n	800b4be <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800b474:	687a      	ldr	r2, [r7, #4]
 800b476:	683b      	ldr	r3, [r7, #0]
 800b478:	781b      	ldrb	r3, [r3, #0]
 800b47a:	009b      	lsls	r3, r3, #2
 800b47c:	4413      	add	r3, r2
 800b47e:	881b      	ldrh	r3, [r3, #0]
 800b480:	b29b      	uxth	r3, r3
 800b482:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b486:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b48a:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800b48e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800b492:	f083 0320 	eor.w	r3, r3, #32
 800b496:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800b49a:	687a      	ldr	r2, [r7, #4]
 800b49c:	683b      	ldr	r3, [r7, #0]
 800b49e:	781b      	ldrb	r3, [r3, #0]
 800b4a0:	009b      	lsls	r3, r3, #2
 800b4a2:	441a      	add	r2, r3
 800b4a4:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800b4a8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b4ac:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b4b0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b4b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b4b8:	b29b      	uxth	r3, r3
 800b4ba:	8013      	strh	r3, [r2, #0]
 800b4bc:	e01d      	b.n	800b4fa <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b4be:	687a      	ldr	r2, [r7, #4]
 800b4c0:	683b      	ldr	r3, [r7, #0]
 800b4c2:	781b      	ldrb	r3, [r3, #0]
 800b4c4:	009b      	lsls	r3, r3, #2
 800b4c6:	4413      	add	r3, r2
 800b4c8:	881b      	ldrh	r3, [r3, #0]
 800b4ca:	b29b      	uxth	r3, r3
 800b4cc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b4d0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b4d4:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800b4d8:	687a      	ldr	r2, [r7, #4]
 800b4da:	683b      	ldr	r3, [r7, #0]
 800b4dc:	781b      	ldrb	r3, [r3, #0]
 800b4de:	009b      	lsls	r3, r3, #2
 800b4e0:	441a      	add	r2, r3
 800b4e2:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800b4e6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b4ea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b4ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b4f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b4f6:	b29b      	uxth	r3, r3
 800b4f8:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b4fa:	687a      	ldr	r2, [r7, #4]
 800b4fc:	683b      	ldr	r3, [r7, #0]
 800b4fe:	781b      	ldrb	r3, [r3, #0]
 800b500:	009b      	lsls	r3, r3, #2
 800b502:	4413      	add	r3, r2
 800b504:	881b      	ldrh	r3, [r3, #0]
 800b506:	b29b      	uxth	r3, r3
 800b508:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b50c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b510:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800b514:	687a      	ldr	r2, [r7, #4]
 800b516:	683b      	ldr	r3, [r7, #0]
 800b518:	781b      	ldrb	r3, [r3, #0]
 800b51a:	009b      	lsls	r3, r3, #2
 800b51c:	441a      	add	r2, r3
 800b51e:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800b522:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b526:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b52a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b52e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b532:	b29b      	uxth	r3, r3
 800b534:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800b536:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 800b53a:	4618      	mov	r0, r3
 800b53c:	379c      	adds	r7, #156	@ 0x9c
 800b53e:	46bd      	mov	sp, r7
 800b540:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b544:	4770      	bx	lr
 800b546:	bf00      	nop

0800b548 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800b548:	b480      	push	{r7}
 800b54a:	b08d      	sub	sp, #52	@ 0x34
 800b54c:	af00      	add	r7, sp, #0
 800b54e:	6078      	str	r0, [r7, #4]
 800b550:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800b552:	683b      	ldr	r3, [r7, #0]
 800b554:	7b1b      	ldrb	r3, [r3, #12]
 800b556:	2b00      	cmp	r3, #0
 800b558:	f040 808e 	bne.w	800b678 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800b55c:	683b      	ldr	r3, [r7, #0]
 800b55e:	785b      	ldrb	r3, [r3, #1]
 800b560:	2b00      	cmp	r3, #0
 800b562:	d044      	beq.n	800b5ee <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b564:	687a      	ldr	r2, [r7, #4]
 800b566:	683b      	ldr	r3, [r7, #0]
 800b568:	781b      	ldrb	r3, [r3, #0]
 800b56a:	009b      	lsls	r3, r3, #2
 800b56c:	4413      	add	r3, r2
 800b56e:	881b      	ldrh	r3, [r3, #0]
 800b570:	81bb      	strh	r3, [r7, #12]
 800b572:	89bb      	ldrh	r3, [r7, #12]
 800b574:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b578:	2b00      	cmp	r3, #0
 800b57a:	d01b      	beq.n	800b5b4 <USB_DeactivateEndpoint+0x6c>
 800b57c:	687a      	ldr	r2, [r7, #4]
 800b57e:	683b      	ldr	r3, [r7, #0]
 800b580:	781b      	ldrb	r3, [r3, #0]
 800b582:	009b      	lsls	r3, r3, #2
 800b584:	4413      	add	r3, r2
 800b586:	881b      	ldrh	r3, [r3, #0]
 800b588:	b29b      	uxth	r3, r3
 800b58a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b58e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b592:	817b      	strh	r3, [r7, #10]
 800b594:	687a      	ldr	r2, [r7, #4]
 800b596:	683b      	ldr	r3, [r7, #0]
 800b598:	781b      	ldrb	r3, [r3, #0]
 800b59a:	009b      	lsls	r3, r3, #2
 800b59c:	441a      	add	r2, r3
 800b59e:	897b      	ldrh	r3, [r7, #10]
 800b5a0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b5a4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b5a8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b5ac:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800b5b0:	b29b      	uxth	r3, r3
 800b5b2:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b5b4:	687a      	ldr	r2, [r7, #4]
 800b5b6:	683b      	ldr	r3, [r7, #0]
 800b5b8:	781b      	ldrb	r3, [r3, #0]
 800b5ba:	009b      	lsls	r3, r3, #2
 800b5bc:	4413      	add	r3, r2
 800b5be:	881b      	ldrh	r3, [r3, #0]
 800b5c0:	b29b      	uxth	r3, r3
 800b5c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b5c6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b5ca:	813b      	strh	r3, [r7, #8]
 800b5cc:	687a      	ldr	r2, [r7, #4]
 800b5ce:	683b      	ldr	r3, [r7, #0]
 800b5d0:	781b      	ldrb	r3, [r3, #0]
 800b5d2:	009b      	lsls	r3, r3, #2
 800b5d4:	441a      	add	r2, r3
 800b5d6:	893b      	ldrh	r3, [r7, #8]
 800b5d8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b5dc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b5e0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b5e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b5e8:	b29b      	uxth	r3, r3
 800b5ea:	8013      	strh	r3, [r2, #0]
 800b5ec:	e192      	b.n	800b914 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b5ee:	687a      	ldr	r2, [r7, #4]
 800b5f0:	683b      	ldr	r3, [r7, #0]
 800b5f2:	781b      	ldrb	r3, [r3, #0]
 800b5f4:	009b      	lsls	r3, r3, #2
 800b5f6:	4413      	add	r3, r2
 800b5f8:	881b      	ldrh	r3, [r3, #0]
 800b5fa:	827b      	strh	r3, [r7, #18]
 800b5fc:	8a7b      	ldrh	r3, [r7, #18]
 800b5fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b602:	2b00      	cmp	r3, #0
 800b604:	d01b      	beq.n	800b63e <USB_DeactivateEndpoint+0xf6>
 800b606:	687a      	ldr	r2, [r7, #4]
 800b608:	683b      	ldr	r3, [r7, #0]
 800b60a:	781b      	ldrb	r3, [r3, #0]
 800b60c:	009b      	lsls	r3, r3, #2
 800b60e:	4413      	add	r3, r2
 800b610:	881b      	ldrh	r3, [r3, #0]
 800b612:	b29b      	uxth	r3, r3
 800b614:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b618:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b61c:	823b      	strh	r3, [r7, #16]
 800b61e:	687a      	ldr	r2, [r7, #4]
 800b620:	683b      	ldr	r3, [r7, #0]
 800b622:	781b      	ldrb	r3, [r3, #0]
 800b624:	009b      	lsls	r3, r3, #2
 800b626:	441a      	add	r2, r3
 800b628:	8a3b      	ldrh	r3, [r7, #16]
 800b62a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b62e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b632:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b636:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b63a:	b29b      	uxth	r3, r3
 800b63c:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b63e:	687a      	ldr	r2, [r7, #4]
 800b640:	683b      	ldr	r3, [r7, #0]
 800b642:	781b      	ldrb	r3, [r3, #0]
 800b644:	009b      	lsls	r3, r3, #2
 800b646:	4413      	add	r3, r2
 800b648:	881b      	ldrh	r3, [r3, #0]
 800b64a:	b29b      	uxth	r3, r3
 800b64c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b650:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b654:	81fb      	strh	r3, [r7, #14]
 800b656:	687a      	ldr	r2, [r7, #4]
 800b658:	683b      	ldr	r3, [r7, #0]
 800b65a:	781b      	ldrb	r3, [r3, #0]
 800b65c:	009b      	lsls	r3, r3, #2
 800b65e:	441a      	add	r2, r3
 800b660:	89fb      	ldrh	r3, [r7, #14]
 800b662:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b666:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b66a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b66e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b672:	b29b      	uxth	r3, r3
 800b674:	8013      	strh	r3, [r2, #0]
 800b676:	e14d      	b.n	800b914 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800b678:	683b      	ldr	r3, [r7, #0]
 800b67a:	785b      	ldrb	r3, [r3, #1]
 800b67c:	2b00      	cmp	r3, #0
 800b67e:	f040 80a5 	bne.w	800b7cc <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b682:	687a      	ldr	r2, [r7, #4]
 800b684:	683b      	ldr	r3, [r7, #0]
 800b686:	781b      	ldrb	r3, [r3, #0]
 800b688:	009b      	lsls	r3, r3, #2
 800b68a:	4413      	add	r3, r2
 800b68c:	881b      	ldrh	r3, [r3, #0]
 800b68e:	843b      	strh	r3, [r7, #32]
 800b690:	8c3b      	ldrh	r3, [r7, #32]
 800b692:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b696:	2b00      	cmp	r3, #0
 800b698:	d01b      	beq.n	800b6d2 <USB_DeactivateEndpoint+0x18a>
 800b69a:	687a      	ldr	r2, [r7, #4]
 800b69c:	683b      	ldr	r3, [r7, #0]
 800b69e:	781b      	ldrb	r3, [r3, #0]
 800b6a0:	009b      	lsls	r3, r3, #2
 800b6a2:	4413      	add	r3, r2
 800b6a4:	881b      	ldrh	r3, [r3, #0]
 800b6a6:	b29b      	uxth	r3, r3
 800b6a8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b6ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b6b0:	83fb      	strh	r3, [r7, #30]
 800b6b2:	687a      	ldr	r2, [r7, #4]
 800b6b4:	683b      	ldr	r3, [r7, #0]
 800b6b6:	781b      	ldrb	r3, [r3, #0]
 800b6b8:	009b      	lsls	r3, r3, #2
 800b6ba:	441a      	add	r2, r3
 800b6bc:	8bfb      	ldrh	r3, [r7, #30]
 800b6be:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b6c2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b6c6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b6ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b6ce:	b29b      	uxth	r3, r3
 800b6d0:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b6d2:	687a      	ldr	r2, [r7, #4]
 800b6d4:	683b      	ldr	r3, [r7, #0]
 800b6d6:	781b      	ldrb	r3, [r3, #0]
 800b6d8:	009b      	lsls	r3, r3, #2
 800b6da:	4413      	add	r3, r2
 800b6dc:	881b      	ldrh	r3, [r3, #0]
 800b6de:	83bb      	strh	r3, [r7, #28]
 800b6e0:	8bbb      	ldrh	r3, [r7, #28]
 800b6e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b6e6:	2b00      	cmp	r3, #0
 800b6e8:	d01b      	beq.n	800b722 <USB_DeactivateEndpoint+0x1da>
 800b6ea:	687a      	ldr	r2, [r7, #4]
 800b6ec:	683b      	ldr	r3, [r7, #0]
 800b6ee:	781b      	ldrb	r3, [r3, #0]
 800b6f0:	009b      	lsls	r3, r3, #2
 800b6f2:	4413      	add	r3, r2
 800b6f4:	881b      	ldrh	r3, [r3, #0]
 800b6f6:	b29b      	uxth	r3, r3
 800b6f8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b6fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b700:	837b      	strh	r3, [r7, #26]
 800b702:	687a      	ldr	r2, [r7, #4]
 800b704:	683b      	ldr	r3, [r7, #0]
 800b706:	781b      	ldrb	r3, [r3, #0]
 800b708:	009b      	lsls	r3, r3, #2
 800b70a:	441a      	add	r2, r3
 800b70c:	8b7b      	ldrh	r3, [r7, #26]
 800b70e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b712:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b716:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b71a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800b71e:	b29b      	uxth	r3, r3
 800b720:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800b722:	687a      	ldr	r2, [r7, #4]
 800b724:	683b      	ldr	r3, [r7, #0]
 800b726:	781b      	ldrb	r3, [r3, #0]
 800b728:	009b      	lsls	r3, r3, #2
 800b72a:	4413      	add	r3, r2
 800b72c:	881b      	ldrh	r3, [r3, #0]
 800b72e:	b29b      	uxth	r3, r3
 800b730:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b734:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b738:	833b      	strh	r3, [r7, #24]
 800b73a:	687a      	ldr	r2, [r7, #4]
 800b73c:	683b      	ldr	r3, [r7, #0]
 800b73e:	781b      	ldrb	r3, [r3, #0]
 800b740:	009b      	lsls	r3, r3, #2
 800b742:	441a      	add	r2, r3
 800b744:	8b3b      	ldrh	r3, [r7, #24]
 800b746:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b74a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b74e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b752:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800b756:	b29b      	uxth	r3, r3
 800b758:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b75a:	687a      	ldr	r2, [r7, #4]
 800b75c:	683b      	ldr	r3, [r7, #0]
 800b75e:	781b      	ldrb	r3, [r3, #0]
 800b760:	009b      	lsls	r3, r3, #2
 800b762:	4413      	add	r3, r2
 800b764:	881b      	ldrh	r3, [r3, #0]
 800b766:	b29b      	uxth	r3, r3
 800b768:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b76c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b770:	82fb      	strh	r3, [r7, #22]
 800b772:	687a      	ldr	r2, [r7, #4]
 800b774:	683b      	ldr	r3, [r7, #0]
 800b776:	781b      	ldrb	r3, [r3, #0]
 800b778:	009b      	lsls	r3, r3, #2
 800b77a:	441a      	add	r2, r3
 800b77c:	8afb      	ldrh	r3, [r7, #22]
 800b77e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b782:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b786:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b78a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b78e:	b29b      	uxth	r3, r3
 800b790:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b792:	687a      	ldr	r2, [r7, #4]
 800b794:	683b      	ldr	r3, [r7, #0]
 800b796:	781b      	ldrb	r3, [r3, #0]
 800b798:	009b      	lsls	r3, r3, #2
 800b79a:	4413      	add	r3, r2
 800b79c:	881b      	ldrh	r3, [r3, #0]
 800b79e:	b29b      	uxth	r3, r3
 800b7a0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b7a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b7a8:	82bb      	strh	r3, [r7, #20]
 800b7aa:	687a      	ldr	r2, [r7, #4]
 800b7ac:	683b      	ldr	r3, [r7, #0]
 800b7ae:	781b      	ldrb	r3, [r3, #0]
 800b7b0:	009b      	lsls	r3, r3, #2
 800b7b2:	441a      	add	r2, r3
 800b7b4:	8abb      	ldrh	r3, [r7, #20]
 800b7b6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b7ba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b7be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b7c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b7c6:	b29b      	uxth	r3, r3
 800b7c8:	8013      	strh	r3, [r2, #0]
 800b7ca:	e0a3      	b.n	800b914 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b7cc:	687a      	ldr	r2, [r7, #4]
 800b7ce:	683b      	ldr	r3, [r7, #0]
 800b7d0:	781b      	ldrb	r3, [r3, #0]
 800b7d2:	009b      	lsls	r3, r3, #2
 800b7d4:	4413      	add	r3, r2
 800b7d6:	881b      	ldrh	r3, [r3, #0]
 800b7d8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800b7da:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800b7dc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b7e0:	2b00      	cmp	r3, #0
 800b7e2:	d01b      	beq.n	800b81c <USB_DeactivateEndpoint+0x2d4>
 800b7e4:	687a      	ldr	r2, [r7, #4]
 800b7e6:	683b      	ldr	r3, [r7, #0]
 800b7e8:	781b      	ldrb	r3, [r3, #0]
 800b7ea:	009b      	lsls	r3, r3, #2
 800b7ec:	4413      	add	r3, r2
 800b7ee:	881b      	ldrh	r3, [r3, #0]
 800b7f0:	b29b      	uxth	r3, r3
 800b7f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b7f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b7fa:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800b7fc:	687a      	ldr	r2, [r7, #4]
 800b7fe:	683b      	ldr	r3, [r7, #0]
 800b800:	781b      	ldrb	r3, [r3, #0]
 800b802:	009b      	lsls	r3, r3, #2
 800b804:	441a      	add	r2, r3
 800b806:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800b808:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b80c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b810:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b814:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b818:	b29b      	uxth	r3, r3
 800b81a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b81c:	687a      	ldr	r2, [r7, #4]
 800b81e:	683b      	ldr	r3, [r7, #0]
 800b820:	781b      	ldrb	r3, [r3, #0]
 800b822:	009b      	lsls	r3, r3, #2
 800b824:	4413      	add	r3, r2
 800b826:	881b      	ldrh	r3, [r3, #0]
 800b828:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800b82a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800b82c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b830:	2b00      	cmp	r3, #0
 800b832:	d01b      	beq.n	800b86c <USB_DeactivateEndpoint+0x324>
 800b834:	687a      	ldr	r2, [r7, #4]
 800b836:	683b      	ldr	r3, [r7, #0]
 800b838:	781b      	ldrb	r3, [r3, #0]
 800b83a:	009b      	lsls	r3, r3, #2
 800b83c:	4413      	add	r3, r2
 800b83e:	881b      	ldrh	r3, [r3, #0]
 800b840:	b29b      	uxth	r3, r3
 800b842:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b846:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b84a:	853b      	strh	r3, [r7, #40]	@ 0x28
 800b84c:	687a      	ldr	r2, [r7, #4]
 800b84e:	683b      	ldr	r3, [r7, #0]
 800b850:	781b      	ldrb	r3, [r3, #0]
 800b852:	009b      	lsls	r3, r3, #2
 800b854:	441a      	add	r2, r3
 800b856:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800b858:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b85c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b860:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b864:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800b868:	b29b      	uxth	r3, r3
 800b86a:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800b86c:	687a      	ldr	r2, [r7, #4]
 800b86e:	683b      	ldr	r3, [r7, #0]
 800b870:	781b      	ldrb	r3, [r3, #0]
 800b872:	009b      	lsls	r3, r3, #2
 800b874:	4413      	add	r3, r2
 800b876:	881b      	ldrh	r3, [r3, #0]
 800b878:	b29b      	uxth	r3, r3
 800b87a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b87e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b882:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800b884:	687a      	ldr	r2, [r7, #4]
 800b886:	683b      	ldr	r3, [r7, #0]
 800b888:	781b      	ldrb	r3, [r3, #0]
 800b88a:	009b      	lsls	r3, r3, #2
 800b88c:	441a      	add	r2, r3
 800b88e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800b890:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b894:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b898:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b89c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b8a0:	b29b      	uxth	r3, r3
 800b8a2:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b8a4:	687a      	ldr	r2, [r7, #4]
 800b8a6:	683b      	ldr	r3, [r7, #0]
 800b8a8:	781b      	ldrb	r3, [r3, #0]
 800b8aa:	009b      	lsls	r3, r3, #2
 800b8ac:	4413      	add	r3, r2
 800b8ae:	881b      	ldrh	r3, [r3, #0]
 800b8b0:	b29b      	uxth	r3, r3
 800b8b2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b8b6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b8ba:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800b8bc:	687a      	ldr	r2, [r7, #4]
 800b8be:	683b      	ldr	r3, [r7, #0]
 800b8c0:	781b      	ldrb	r3, [r3, #0]
 800b8c2:	009b      	lsls	r3, r3, #2
 800b8c4:	441a      	add	r2, r3
 800b8c6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b8c8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b8cc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b8d0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b8d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b8d8:	b29b      	uxth	r3, r3
 800b8da:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b8dc:	687a      	ldr	r2, [r7, #4]
 800b8de:	683b      	ldr	r3, [r7, #0]
 800b8e0:	781b      	ldrb	r3, [r3, #0]
 800b8e2:	009b      	lsls	r3, r3, #2
 800b8e4:	4413      	add	r3, r2
 800b8e6:	881b      	ldrh	r3, [r3, #0]
 800b8e8:	b29b      	uxth	r3, r3
 800b8ea:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b8ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b8f2:	847b      	strh	r3, [r7, #34]	@ 0x22
 800b8f4:	687a      	ldr	r2, [r7, #4]
 800b8f6:	683b      	ldr	r3, [r7, #0]
 800b8f8:	781b      	ldrb	r3, [r3, #0]
 800b8fa:	009b      	lsls	r3, r3, #2
 800b8fc:	441a      	add	r2, r3
 800b8fe:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800b900:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b904:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b908:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b90c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b910:	b29b      	uxth	r3, r3
 800b912:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800b914:	2300      	movs	r3, #0
}
 800b916:	4618      	mov	r0, r3
 800b918:	3734      	adds	r7, #52	@ 0x34
 800b91a:	46bd      	mov	sp, r7
 800b91c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b920:	4770      	bx	lr

0800b922 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800b922:	b580      	push	{r7, lr}
 800b924:	b0ac      	sub	sp, #176	@ 0xb0
 800b926:	af00      	add	r7, sp, #0
 800b928:	6078      	str	r0, [r7, #4]
 800b92a:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b92c:	683b      	ldr	r3, [r7, #0]
 800b92e:	785b      	ldrb	r3, [r3, #1]
 800b930:	2b01      	cmp	r3, #1
 800b932:	f040 84ca 	bne.w	800c2ca <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 800b936:	683b      	ldr	r3, [r7, #0]
 800b938:	699a      	ldr	r2, [r3, #24]
 800b93a:	683b      	ldr	r3, [r7, #0]
 800b93c:	691b      	ldr	r3, [r3, #16]
 800b93e:	429a      	cmp	r2, r3
 800b940:	d904      	bls.n	800b94c <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800b942:	683b      	ldr	r3, [r7, #0]
 800b944:	691b      	ldr	r3, [r3, #16]
 800b946:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800b94a:	e003      	b.n	800b954 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 800b94c:	683b      	ldr	r3, [r7, #0]
 800b94e:	699b      	ldr	r3, [r3, #24]
 800b950:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800b954:	683b      	ldr	r3, [r7, #0]
 800b956:	7b1b      	ldrb	r3, [r3, #12]
 800b958:	2b00      	cmp	r3, #0
 800b95a:	d122      	bne.n	800b9a2 <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800b95c:	683b      	ldr	r3, [r7, #0]
 800b95e:	6959      	ldr	r1, [r3, #20]
 800b960:	683b      	ldr	r3, [r7, #0]
 800b962:	88da      	ldrh	r2, [r3, #6]
 800b964:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b968:	b29b      	uxth	r3, r3
 800b96a:	6878      	ldr	r0, [r7, #4]
 800b96c:	f000 febd 	bl	800c6ea <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	613b      	str	r3, [r7, #16]
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b97a:	b29b      	uxth	r3, r3
 800b97c:	461a      	mov	r2, r3
 800b97e:	693b      	ldr	r3, [r7, #16]
 800b980:	4413      	add	r3, r2
 800b982:	613b      	str	r3, [r7, #16]
 800b984:	683b      	ldr	r3, [r7, #0]
 800b986:	781b      	ldrb	r3, [r3, #0]
 800b988:	00da      	lsls	r2, r3, #3
 800b98a:	693b      	ldr	r3, [r7, #16]
 800b98c:	4413      	add	r3, r2
 800b98e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b992:	60fb      	str	r3, [r7, #12]
 800b994:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b998:	b29a      	uxth	r2, r3
 800b99a:	68fb      	ldr	r3, [r7, #12]
 800b99c:	801a      	strh	r2, [r3, #0]
 800b99e:	f000 bc6f 	b.w	800c280 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800b9a2:	683b      	ldr	r3, [r7, #0]
 800b9a4:	78db      	ldrb	r3, [r3, #3]
 800b9a6:	2b02      	cmp	r3, #2
 800b9a8:	f040 831e 	bne.w	800bfe8 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800b9ac:	683b      	ldr	r3, [r7, #0]
 800b9ae:	6a1a      	ldr	r2, [r3, #32]
 800b9b0:	683b      	ldr	r3, [r7, #0]
 800b9b2:	691b      	ldr	r3, [r3, #16]
 800b9b4:	429a      	cmp	r2, r3
 800b9b6:	f240 82cf 	bls.w	800bf58 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800b9ba:	687a      	ldr	r2, [r7, #4]
 800b9bc:	683b      	ldr	r3, [r7, #0]
 800b9be:	781b      	ldrb	r3, [r3, #0]
 800b9c0:	009b      	lsls	r3, r3, #2
 800b9c2:	4413      	add	r3, r2
 800b9c4:	881b      	ldrh	r3, [r3, #0]
 800b9c6:	b29b      	uxth	r3, r3
 800b9c8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b9cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b9d0:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800b9d4:	687a      	ldr	r2, [r7, #4]
 800b9d6:	683b      	ldr	r3, [r7, #0]
 800b9d8:	781b      	ldrb	r3, [r3, #0]
 800b9da:	009b      	lsls	r3, r3, #2
 800b9dc:	441a      	add	r2, r3
 800b9de:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800b9e2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b9e6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b9ea:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800b9ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b9f2:	b29b      	uxth	r3, r3
 800b9f4:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800b9f6:	683b      	ldr	r3, [r7, #0]
 800b9f8:	6a1a      	ldr	r2, [r3, #32]
 800b9fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b9fe:	1ad2      	subs	r2, r2, r3
 800ba00:	683b      	ldr	r3, [r7, #0]
 800ba02:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800ba04:	687a      	ldr	r2, [r7, #4]
 800ba06:	683b      	ldr	r3, [r7, #0]
 800ba08:	781b      	ldrb	r3, [r3, #0]
 800ba0a:	009b      	lsls	r3, r3, #2
 800ba0c:	4413      	add	r3, r2
 800ba0e:	881b      	ldrh	r3, [r3, #0]
 800ba10:	b29b      	uxth	r3, r3
 800ba12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	f000 814f 	beq.w	800bcba <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	633b      	str	r3, [r7, #48]	@ 0x30
 800ba20:	683b      	ldr	r3, [r7, #0]
 800ba22:	785b      	ldrb	r3, [r3, #1]
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	d16b      	bne.n	800bb00 <USB_EPStartXfer+0x1de>
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ba32:	b29b      	uxth	r3, r3
 800ba34:	461a      	mov	r2, r3
 800ba36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba38:	4413      	add	r3, r2
 800ba3a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ba3c:	683b      	ldr	r3, [r7, #0]
 800ba3e:	781b      	ldrb	r3, [r3, #0]
 800ba40:	00da      	lsls	r2, r3, #3
 800ba42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba44:	4413      	add	r3, r2
 800ba46:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ba4a:	627b      	str	r3, [r7, #36]	@ 0x24
 800ba4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba4e:	881b      	ldrh	r3, [r3, #0]
 800ba50:	b29b      	uxth	r3, r3
 800ba52:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ba56:	b29a      	uxth	r2, r3
 800ba58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba5a:	801a      	strh	r2, [r3, #0]
 800ba5c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d10a      	bne.n	800ba7a <USB_EPStartXfer+0x158>
 800ba64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba66:	881b      	ldrh	r3, [r3, #0]
 800ba68:	b29b      	uxth	r3, r3
 800ba6a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ba6e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ba72:	b29a      	uxth	r2, r3
 800ba74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba76:	801a      	strh	r2, [r3, #0]
 800ba78:	e05b      	b.n	800bb32 <USB_EPStartXfer+0x210>
 800ba7a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ba7e:	2b3e      	cmp	r3, #62	@ 0x3e
 800ba80:	d81c      	bhi.n	800babc <USB_EPStartXfer+0x19a>
 800ba82:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ba86:	085b      	lsrs	r3, r3, #1
 800ba88:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ba8c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ba90:	f003 0301 	and.w	r3, r3, #1
 800ba94:	2b00      	cmp	r3, #0
 800ba96:	d004      	beq.n	800baa2 <USB_EPStartXfer+0x180>
 800ba98:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ba9c:	3301      	adds	r3, #1
 800ba9e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800baa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800baa4:	881b      	ldrh	r3, [r3, #0]
 800baa6:	b29a      	uxth	r2, r3
 800baa8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800baac:	b29b      	uxth	r3, r3
 800baae:	029b      	lsls	r3, r3, #10
 800bab0:	b29b      	uxth	r3, r3
 800bab2:	4313      	orrs	r3, r2
 800bab4:	b29a      	uxth	r2, r3
 800bab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bab8:	801a      	strh	r2, [r3, #0]
 800baba:	e03a      	b.n	800bb32 <USB_EPStartXfer+0x210>
 800babc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bac0:	095b      	lsrs	r3, r3, #5
 800bac2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800bac6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800baca:	f003 031f 	and.w	r3, r3, #31
 800bace:	2b00      	cmp	r3, #0
 800bad0:	d104      	bne.n	800badc <USB_EPStartXfer+0x1ba>
 800bad2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800bad6:	3b01      	subs	r3, #1
 800bad8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800badc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bade:	881b      	ldrh	r3, [r3, #0]
 800bae0:	b29a      	uxth	r2, r3
 800bae2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800bae6:	b29b      	uxth	r3, r3
 800bae8:	029b      	lsls	r3, r3, #10
 800baea:	b29b      	uxth	r3, r3
 800baec:	4313      	orrs	r3, r2
 800baee:	b29b      	uxth	r3, r3
 800baf0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800baf4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800baf8:	b29a      	uxth	r2, r3
 800bafa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bafc:	801a      	strh	r2, [r3, #0]
 800bafe:	e018      	b.n	800bb32 <USB_EPStartXfer+0x210>
 800bb00:	683b      	ldr	r3, [r7, #0]
 800bb02:	785b      	ldrb	r3, [r3, #1]
 800bb04:	2b01      	cmp	r3, #1
 800bb06:	d114      	bne.n	800bb32 <USB_EPStartXfer+0x210>
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bb0e:	b29b      	uxth	r3, r3
 800bb10:	461a      	mov	r2, r3
 800bb12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb14:	4413      	add	r3, r2
 800bb16:	633b      	str	r3, [r7, #48]	@ 0x30
 800bb18:	683b      	ldr	r3, [r7, #0]
 800bb1a:	781b      	ldrb	r3, [r3, #0]
 800bb1c:	00da      	lsls	r2, r3, #3
 800bb1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb20:	4413      	add	r3, r2
 800bb22:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800bb26:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bb28:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb2c:	b29a      	uxth	r2, r3
 800bb2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb30:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800bb32:	683b      	ldr	r3, [r7, #0]
 800bb34:	895b      	ldrh	r3, [r3, #10]
 800bb36:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800bb3a:	683b      	ldr	r3, [r7, #0]
 800bb3c:	6959      	ldr	r1, [r3, #20]
 800bb3e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb42:	b29b      	uxth	r3, r3
 800bb44:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800bb48:	6878      	ldr	r0, [r7, #4]
 800bb4a:	f000 fdce 	bl	800c6ea <USB_WritePMA>
            ep->xfer_buff += len;
 800bb4e:	683b      	ldr	r3, [r7, #0]
 800bb50:	695a      	ldr	r2, [r3, #20]
 800bb52:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb56:	441a      	add	r2, r3
 800bb58:	683b      	ldr	r3, [r7, #0]
 800bb5a:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800bb5c:	683b      	ldr	r3, [r7, #0]
 800bb5e:	6a1a      	ldr	r2, [r3, #32]
 800bb60:	683b      	ldr	r3, [r7, #0]
 800bb62:	691b      	ldr	r3, [r3, #16]
 800bb64:	429a      	cmp	r2, r3
 800bb66:	d907      	bls.n	800bb78 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 800bb68:	683b      	ldr	r3, [r7, #0]
 800bb6a:	6a1a      	ldr	r2, [r3, #32]
 800bb6c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb70:	1ad2      	subs	r2, r2, r3
 800bb72:	683b      	ldr	r3, [r7, #0]
 800bb74:	621a      	str	r2, [r3, #32]
 800bb76:	e006      	b.n	800bb86 <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 800bb78:	683b      	ldr	r3, [r7, #0]
 800bb7a:	6a1b      	ldr	r3, [r3, #32]
 800bb7c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800bb80:	683b      	ldr	r3, [r7, #0]
 800bb82:	2200      	movs	r2, #0
 800bb84:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800bb86:	683b      	ldr	r3, [r7, #0]
 800bb88:	785b      	ldrb	r3, [r3, #1]
 800bb8a:	2b00      	cmp	r3, #0
 800bb8c:	d16b      	bne.n	800bc66 <USB_EPStartXfer+0x344>
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	61bb      	str	r3, [r7, #24]
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bb98:	b29b      	uxth	r3, r3
 800bb9a:	461a      	mov	r2, r3
 800bb9c:	69bb      	ldr	r3, [r7, #24]
 800bb9e:	4413      	add	r3, r2
 800bba0:	61bb      	str	r3, [r7, #24]
 800bba2:	683b      	ldr	r3, [r7, #0]
 800bba4:	781b      	ldrb	r3, [r3, #0]
 800bba6:	00da      	lsls	r2, r3, #3
 800bba8:	69bb      	ldr	r3, [r7, #24]
 800bbaa:	4413      	add	r3, r2
 800bbac:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800bbb0:	617b      	str	r3, [r7, #20]
 800bbb2:	697b      	ldr	r3, [r7, #20]
 800bbb4:	881b      	ldrh	r3, [r3, #0]
 800bbb6:	b29b      	uxth	r3, r3
 800bbb8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bbbc:	b29a      	uxth	r2, r3
 800bbbe:	697b      	ldr	r3, [r7, #20]
 800bbc0:	801a      	strh	r2, [r3, #0]
 800bbc2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bbc6:	2b00      	cmp	r3, #0
 800bbc8:	d10a      	bne.n	800bbe0 <USB_EPStartXfer+0x2be>
 800bbca:	697b      	ldr	r3, [r7, #20]
 800bbcc:	881b      	ldrh	r3, [r3, #0]
 800bbce:	b29b      	uxth	r3, r3
 800bbd0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bbd4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bbd8:	b29a      	uxth	r2, r3
 800bbda:	697b      	ldr	r3, [r7, #20]
 800bbdc:	801a      	strh	r2, [r3, #0]
 800bbde:	e05d      	b.n	800bc9c <USB_EPStartXfer+0x37a>
 800bbe0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bbe4:	2b3e      	cmp	r3, #62	@ 0x3e
 800bbe6:	d81c      	bhi.n	800bc22 <USB_EPStartXfer+0x300>
 800bbe8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bbec:	085b      	lsrs	r3, r3, #1
 800bbee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800bbf2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bbf6:	f003 0301 	and.w	r3, r3, #1
 800bbfa:	2b00      	cmp	r3, #0
 800bbfc:	d004      	beq.n	800bc08 <USB_EPStartXfer+0x2e6>
 800bbfe:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800bc02:	3301      	adds	r3, #1
 800bc04:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800bc08:	697b      	ldr	r3, [r7, #20]
 800bc0a:	881b      	ldrh	r3, [r3, #0]
 800bc0c:	b29a      	uxth	r2, r3
 800bc0e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800bc12:	b29b      	uxth	r3, r3
 800bc14:	029b      	lsls	r3, r3, #10
 800bc16:	b29b      	uxth	r3, r3
 800bc18:	4313      	orrs	r3, r2
 800bc1a:	b29a      	uxth	r2, r3
 800bc1c:	697b      	ldr	r3, [r7, #20]
 800bc1e:	801a      	strh	r2, [r3, #0]
 800bc20:	e03c      	b.n	800bc9c <USB_EPStartXfer+0x37a>
 800bc22:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bc26:	095b      	lsrs	r3, r3, #5
 800bc28:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800bc2c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bc30:	f003 031f 	and.w	r3, r3, #31
 800bc34:	2b00      	cmp	r3, #0
 800bc36:	d104      	bne.n	800bc42 <USB_EPStartXfer+0x320>
 800bc38:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800bc3c:	3b01      	subs	r3, #1
 800bc3e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800bc42:	697b      	ldr	r3, [r7, #20]
 800bc44:	881b      	ldrh	r3, [r3, #0]
 800bc46:	b29a      	uxth	r2, r3
 800bc48:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800bc4c:	b29b      	uxth	r3, r3
 800bc4e:	029b      	lsls	r3, r3, #10
 800bc50:	b29b      	uxth	r3, r3
 800bc52:	4313      	orrs	r3, r2
 800bc54:	b29b      	uxth	r3, r3
 800bc56:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bc5a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bc5e:	b29a      	uxth	r2, r3
 800bc60:	697b      	ldr	r3, [r7, #20]
 800bc62:	801a      	strh	r2, [r3, #0]
 800bc64:	e01a      	b.n	800bc9c <USB_EPStartXfer+0x37a>
 800bc66:	683b      	ldr	r3, [r7, #0]
 800bc68:	785b      	ldrb	r3, [r3, #1]
 800bc6a:	2b01      	cmp	r3, #1
 800bc6c:	d116      	bne.n	800bc9c <USB_EPStartXfer+0x37a>
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	623b      	str	r3, [r7, #32]
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bc78:	b29b      	uxth	r3, r3
 800bc7a:	461a      	mov	r2, r3
 800bc7c:	6a3b      	ldr	r3, [r7, #32]
 800bc7e:	4413      	add	r3, r2
 800bc80:	623b      	str	r3, [r7, #32]
 800bc82:	683b      	ldr	r3, [r7, #0]
 800bc84:	781b      	ldrb	r3, [r3, #0]
 800bc86:	00da      	lsls	r2, r3, #3
 800bc88:	6a3b      	ldr	r3, [r7, #32]
 800bc8a:	4413      	add	r3, r2
 800bc8c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800bc90:	61fb      	str	r3, [r7, #28]
 800bc92:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bc96:	b29a      	uxth	r2, r3
 800bc98:	69fb      	ldr	r3, [r7, #28]
 800bc9a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800bc9c:	683b      	ldr	r3, [r7, #0]
 800bc9e:	891b      	ldrh	r3, [r3, #8]
 800bca0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800bca4:	683b      	ldr	r3, [r7, #0]
 800bca6:	6959      	ldr	r1, [r3, #20]
 800bca8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bcac:	b29b      	uxth	r3, r3
 800bcae:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800bcb2:	6878      	ldr	r0, [r7, #4]
 800bcb4:	f000 fd19 	bl	800c6ea <USB_WritePMA>
 800bcb8:	e2e2      	b.n	800c280 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800bcba:	683b      	ldr	r3, [r7, #0]
 800bcbc:	785b      	ldrb	r3, [r3, #1]
 800bcbe:	2b00      	cmp	r3, #0
 800bcc0:	d16b      	bne.n	800bd9a <USB_EPStartXfer+0x478>
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bccc:	b29b      	uxth	r3, r3
 800bcce:	461a      	mov	r2, r3
 800bcd0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bcd2:	4413      	add	r3, r2
 800bcd4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bcd6:	683b      	ldr	r3, [r7, #0]
 800bcd8:	781b      	ldrb	r3, [r3, #0]
 800bcda:	00da      	lsls	r2, r3, #3
 800bcdc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bcde:	4413      	add	r3, r2
 800bce0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800bce4:	647b      	str	r3, [r7, #68]	@ 0x44
 800bce6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bce8:	881b      	ldrh	r3, [r3, #0]
 800bcea:	b29b      	uxth	r3, r3
 800bcec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bcf0:	b29a      	uxth	r2, r3
 800bcf2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bcf4:	801a      	strh	r2, [r3, #0]
 800bcf6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bcfa:	2b00      	cmp	r3, #0
 800bcfc:	d10a      	bne.n	800bd14 <USB_EPStartXfer+0x3f2>
 800bcfe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bd00:	881b      	ldrh	r3, [r3, #0]
 800bd02:	b29b      	uxth	r3, r3
 800bd04:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bd08:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bd0c:	b29a      	uxth	r2, r3
 800bd0e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bd10:	801a      	strh	r2, [r3, #0]
 800bd12:	e05d      	b.n	800bdd0 <USB_EPStartXfer+0x4ae>
 800bd14:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bd18:	2b3e      	cmp	r3, #62	@ 0x3e
 800bd1a:	d81c      	bhi.n	800bd56 <USB_EPStartXfer+0x434>
 800bd1c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bd20:	085b      	lsrs	r3, r3, #1
 800bd22:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800bd26:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bd2a:	f003 0301 	and.w	r3, r3, #1
 800bd2e:	2b00      	cmp	r3, #0
 800bd30:	d004      	beq.n	800bd3c <USB_EPStartXfer+0x41a>
 800bd32:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800bd36:	3301      	adds	r3, #1
 800bd38:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800bd3c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bd3e:	881b      	ldrh	r3, [r3, #0]
 800bd40:	b29a      	uxth	r2, r3
 800bd42:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800bd46:	b29b      	uxth	r3, r3
 800bd48:	029b      	lsls	r3, r3, #10
 800bd4a:	b29b      	uxth	r3, r3
 800bd4c:	4313      	orrs	r3, r2
 800bd4e:	b29a      	uxth	r2, r3
 800bd50:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bd52:	801a      	strh	r2, [r3, #0]
 800bd54:	e03c      	b.n	800bdd0 <USB_EPStartXfer+0x4ae>
 800bd56:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bd5a:	095b      	lsrs	r3, r3, #5
 800bd5c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800bd60:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bd64:	f003 031f 	and.w	r3, r3, #31
 800bd68:	2b00      	cmp	r3, #0
 800bd6a:	d104      	bne.n	800bd76 <USB_EPStartXfer+0x454>
 800bd6c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800bd70:	3b01      	subs	r3, #1
 800bd72:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800bd76:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bd78:	881b      	ldrh	r3, [r3, #0]
 800bd7a:	b29a      	uxth	r2, r3
 800bd7c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800bd80:	b29b      	uxth	r3, r3
 800bd82:	029b      	lsls	r3, r3, #10
 800bd84:	b29b      	uxth	r3, r3
 800bd86:	4313      	orrs	r3, r2
 800bd88:	b29b      	uxth	r3, r3
 800bd8a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bd8e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bd92:	b29a      	uxth	r2, r3
 800bd94:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bd96:	801a      	strh	r2, [r3, #0]
 800bd98:	e01a      	b.n	800bdd0 <USB_EPStartXfer+0x4ae>
 800bd9a:	683b      	ldr	r3, [r7, #0]
 800bd9c:	785b      	ldrb	r3, [r3, #1]
 800bd9e:	2b01      	cmp	r3, #1
 800bda0:	d116      	bne.n	800bdd0 <USB_EPStartXfer+0x4ae>
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	653b      	str	r3, [r7, #80]	@ 0x50
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bdac:	b29b      	uxth	r3, r3
 800bdae:	461a      	mov	r2, r3
 800bdb0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bdb2:	4413      	add	r3, r2
 800bdb4:	653b      	str	r3, [r7, #80]	@ 0x50
 800bdb6:	683b      	ldr	r3, [r7, #0]
 800bdb8:	781b      	ldrb	r3, [r3, #0]
 800bdba:	00da      	lsls	r2, r3, #3
 800bdbc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bdbe:	4413      	add	r3, r2
 800bdc0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800bdc4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bdc6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bdca:	b29a      	uxth	r2, r3
 800bdcc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bdce:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800bdd0:	683b      	ldr	r3, [r7, #0]
 800bdd2:	891b      	ldrh	r3, [r3, #8]
 800bdd4:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800bdd8:	683b      	ldr	r3, [r7, #0]
 800bdda:	6959      	ldr	r1, [r3, #20]
 800bddc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bde0:	b29b      	uxth	r3, r3
 800bde2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800bde6:	6878      	ldr	r0, [r7, #4]
 800bde8:	f000 fc7f 	bl	800c6ea <USB_WritePMA>
            ep->xfer_buff += len;
 800bdec:	683b      	ldr	r3, [r7, #0]
 800bdee:	695a      	ldr	r2, [r3, #20]
 800bdf0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bdf4:	441a      	add	r2, r3
 800bdf6:	683b      	ldr	r3, [r7, #0]
 800bdf8:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800bdfa:	683b      	ldr	r3, [r7, #0]
 800bdfc:	6a1a      	ldr	r2, [r3, #32]
 800bdfe:	683b      	ldr	r3, [r7, #0]
 800be00:	691b      	ldr	r3, [r3, #16]
 800be02:	429a      	cmp	r2, r3
 800be04:	d907      	bls.n	800be16 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800be06:	683b      	ldr	r3, [r7, #0]
 800be08:	6a1a      	ldr	r2, [r3, #32]
 800be0a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800be0e:	1ad2      	subs	r2, r2, r3
 800be10:	683b      	ldr	r3, [r7, #0]
 800be12:	621a      	str	r2, [r3, #32]
 800be14:	e006      	b.n	800be24 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 800be16:	683b      	ldr	r3, [r7, #0]
 800be18:	6a1b      	ldr	r3, [r3, #32]
 800be1a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800be1e:	683b      	ldr	r3, [r7, #0]
 800be20:	2200      	movs	r2, #0
 800be22:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	643b      	str	r3, [r7, #64]	@ 0x40
 800be28:	683b      	ldr	r3, [r7, #0]
 800be2a:	785b      	ldrb	r3, [r3, #1]
 800be2c:	2b00      	cmp	r3, #0
 800be2e:	d16b      	bne.n	800bf08 <USB_EPStartXfer+0x5e6>
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	63bb      	str	r3, [r7, #56]	@ 0x38
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800be3a:	b29b      	uxth	r3, r3
 800be3c:	461a      	mov	r2, r3
 800be3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be40:	4413      	add	r3, r2
 800be42:	63bb      	str	r3, [r7, #56]	@ 0x38
 800be44:	683b      	ldr	r3, [r7, #0]
 800be46:	781b      	ldrb	r3, [r3, #0]
 800be48:	00da      	lsls	r2, r3, #3
 800be4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be4c:	4413      	add	r3, r2
 800be4e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800be52:	637b      	str	r3, [r7, #52]	@ 0x34
 800be54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800be56:	881b      	ldrh	r3, [r3, #0]
 800be58:	b29b      	uxth	r3, r3
 800be5a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800be5e:	b29a      	uxth	r2, r3
 800be60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800be62:	801a      	strh	r2, [r3, #0]
 800be64:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800be68:	2b00      	cmp	r3, #0
 800be6a:	d10a      	bne.n	800be82 <USB_EPStartXfer+0x560>
 800be6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800be6e:	881b      	ldrh	r3, [r3, #0]
 800be70:	b29b      	uxth	r3, r3
 800be72:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800be76:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800be7a:	b29a      	uxth	r2, r3
 800be7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800be7e:	801a      	strh	r2, [r3, #0]
 800be80:	e05b      	b.n	800bf3a <USB_EPStartXfer+0x618>
 800be82:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800be86:	2b3e      	cmp	r3, #62	@ 0x3e
 800be88:	d81c      	bhi.n	800bec4 <USB_EPStartXfer+0x5a2>
 800be8a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800be8e:	085b      	lsrs	r3, r3, #1
 800be90:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800be94:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800be98:	f003 0301 	and.w	r3, r3, #1
 800be9c:	2b00      	cmp	r3, #0
 800be9e:	d004      	beq.n	800beaa <USB_EPStartXfer+0x588>
 800bea0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800bea4:	3301      	adds	r3, #1
 800bea6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800beaa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800beac:	881b      	ldrh	r3, [r3, #0]
 800beae:	b29a      	uxth	r2, r3
 800beb0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800beb4:	b29b      	uxth	r3, r3
 800beb6:	029b      	lsls	r3, r3, #10
 800beb8:	b29b      	uxth	r3, r3
 800beba:	4313      	orrs	r3, r2
 800bebc:	b29a      	uxth	r2, r3
 800bebe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bec0:	801a      	strh	r2, [r3, #0]
 800bec2:	e03a      	b.n	800bf3a <USB_EPStartXfer+0x618>
 800bec4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bec8:	095b      	lsrs	r3, r3, #5
 800beca:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800bece:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bed2:	f003 031f 	and.w	r3, r3, #31
 800bed6:	2b00      	cmp	r3, #0
 800bed8:	d104      	bne.n	800bee4 <USB_EPStartXfer+0x5c2>
 800beda:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800bede:	3b01      	subs	r3, #1
 800bee0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800bee4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bee6:	881b      	ldrh	r3, [r3, #0]
 800bee8:	b29a      	uxth	r2, r3
 800beea:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800beee:	b29b      	uxth	r3, r3
 800bef0:	029b      	lsls	r3, r3, #10
 800bef2:	b29b      	uxth	r3, r3
 800bef4:	4313      	orrs	r3, r2
 800bef6:	b29b      	uxth	r3, r3
 800bef8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800befc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bf00:	b29a      	uxth	r2, r3
 800bf02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bf04:	801a      	strh	r2, [r3, #0]
 800bf06:	e018      	b.n	800bf3a <USB_EPStartXfer+0x618>
 800bf08:	683b      	ldr	r3, [r7, #0]
 800bf0a:	785b      	ldrb	r3, [r3, #1]
 800bf0c:	2b01      	cmp	r3, #1
 800bf0e:	d114      	bne.n	800bf3a <USB_EPStartXfer+0x618>
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bf16:	b29b      	uxth	r3, r3
 800bf18:	461a      	mov	r2, r3
 800bf1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bf1c:	4413      	add	r3, r2
 800bf1e:	643b      	str	r3, [r7, #64]	@ 0x40
 800bf20:	683b      	ldr	r3, [r7, #0]
 800bf22:	781b      	ldrb	r3, [r3, #0]
 800bf24:	00da      	lsls	r2, r3, #3
 800bf26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bf28:	4413      	add	r3, r2
 800bf2a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800bf2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bf30:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bf34:	b29a      	uxth	r2, r3
 800bf36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bf38:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800bf3a:	683b      	ldr	r3, [r7, #0]
 800bf3c:	895b      	ldrh	r3, [r3, #10]
 800bf3e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800bf42:	683b      	ldr	r3, [r7, #0]
 800bf44:	6959      	ldr	r1, [r3, #20]
 800bf46:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bf4a:	b29b      	uxth	r3, r3
 800bf4c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800bf50:	6878      	ldr	r0, [r7, #4]
 800bf52:	f000 fbca 	bl	800c6ea <USB_WritePMA>
 800bf56:	e193      	b.n	800c280 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800bf58:	683b      	ldr	r3, [r7, #0]
 800bf5a:	6a1b      	ldr	r3, [r3, #32]
 800bf5c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800bf60:	687a      	ldr	r2, [r7, #4]
 800bf62:	683b      	ldr	r3, [r7, #0]
 800bf64:	781b      	ldrb	r3, [r3, #0]
 800bf66:	009b      	lsls	r3, r3, #2
 800bf68:	4413      	add	r3, r2
 800bf6a:	881b      	ldrh	r3, [r3, #0]
 800bf6c:	b29b      	uxth	r3, r3
 800bf6e:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800bf72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bf76:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800bf7a:	687a      	ldr	r2, [r7, #4]
 800bf7c:	683b      	ldr	r3, [r7, #0]
 800bf7e:	781b      	ldrb	r3, [r3, #0]
 800bf80:	009b      	lsls	r3, r3, #2
 800bf82:	441a      	add	r2, r3
 800bf84:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800bf88:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bf8c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bf90:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bf94:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bf98:	b29b      	uxth	r3, r3
 800bf9a:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bfa6:	b29b      	uxth	r3, r3
 800bfa8:	461a      	mov	r2, r3
 800bfaa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bfac:	4413      	add	r3, r2
 800bfae:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800bfb0:	683b      	ldr	r3, [r7, #0]
 800bfb2:	781b      	ldrb	r3, [r3, #0]
 800bfb4:	00da      	lsls	r2, r3, #3
 800bfb6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bfb8:	4413      	add	r3, r2
 800bfba:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800bfbe:	65bb      	str	r3, [r7, #88]	@ 0x58
 800bfc0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bfc4:	b29a      	uxth	r2, r3
 800bfc6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bfc8:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800bfca:	683b      	ldr	r3, [r7, #0]
 800bfcc:	891b      	ldrh	r3, [r3, #8]
 800bfce:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800bfd2:	683b      	ldr	r3, [r7, #0]
 800bfd4:	6959      	ldr	r1, [r3, #20]
 800bfd6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bfda:	b29b      	uxth	r3, r3
 800bfdc:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800bfe0:	6878      	ldr	r0, [r7, #4]
 800bfe2:	f000 fb82 	bl	800c6ea <USB_WritePMA>
 800bfe6:	e14b      	b.n	800c280 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800bfe8:	683b      	ldr	r3, [r7, #0]
 800bfea:	6a1a      	ldr	r2, [r3, #32]
 800bfec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bff0:	1ad2      	subs	r2, r2, r3
 800bff2:	683b      	ldr	r3, [r7, #0]
 800bff4:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800bff6:	687a      	ldr	r2, [r7, #4]
 800bff8:	683b      	ldr	r3, [r7, #0]
 800bffa:	781b      	ldrb	r3, [r3, #0]
 800bffc:	009b      	lsls	r3, r3, #2
 800bffe:	4413      	add	r3, r2
 800c000:	881b      	ldrh	r3, [r3, #0]
 800c002:	b29b      	uxth	r3, r3
 800c004:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c008:	2b00      	cmp	r3, #0
 800c00a:	f000 809a 	beq.w	800c142 <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	673b      	str	r3, [r7, #112]	@ 0x70
 800c012:	683b      	ldr	r3, [r7, #0]
 800c014:	785b      	ldrb	r3, [r3, #1]
 800c016:	2b00      	cmp	r3, #0
 800c018:	d16b      	bne.n	800c0f2 <USB_EPStartXfer+0x7d0>
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c024:	b29b      	uxth	r3, r3
 800c026:	461a      	mov	r2, r3
 800c028:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c02a:	4413      	add	r3, r2
 800c02c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c02e:	683b      	ldr	r3, [r7, #0]
 800c030:	781b      	ldrb	r3, [r3, #0]
 800c032:	00da      	lsls	r2, r3, #3
 800c034:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c036:	4413      	add	r3, r2
 800c038:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c03c:	667b      	str	r3, [r7, #100]	@ 0x64
 800c03e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c040:	881b      	ldrh	r3, [r3, #0]
 800c042:	b29b      	uxth	r3, r3
 800c044:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c048:	b29a      	uxth	r2, r3
 800c04a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c04c:	801a      	strh	r2, [r3, #0]
 800c04e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c052:	2b00      	cmp	r3, #0
 800c054:	d10a      	bne.n	800c06c <USB_EPStartXfer+0x74a>
 800c056:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c058:	881b      	ldrh	r3, [r3, #0]
 800c05a:	b29b      	uxth	r3, r3
 800c05c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c060:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c064:	b29a      	uxth	r2, r3
 800c066:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c068:	801a      	strh	r2, [r3, #0]
 800c06a:	e05b      	b.n	800c124 <USB_EPStartXfer+0x802>
 800c06c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c070:	2b3e      	cmp	r3, #62	@ 0x3e
 800c072:	d81c      	bhi.n	800c0ae <USB_EPStartXfer+0x78c>
 800c074:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c078:	085b      	lsrs	r3, r3, #1
 800c07a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800c07e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c082:	f003 0301 	and.w	r3, r3, #1
 800c086:	2b00      	cmp	r3, #0
 800c088:	d004      	beq.n	800c094 <USB_EPStartXfer+0x772>
 800c08a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c08e:	3301      	adds	r3, #1
 800c090:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800c094:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c096:	881b      	ldrh	r3, [r3, #0]
 800c098:	b29a      	uxth	r2, r3
 800c09a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c09e:	b29b      	uxth	r3, r3
 800c0a0:	029b      	lsls	r3, r3, #10
 800c0a2:	b29b      	uxth	r3, r3
 800c0a4:	4313      	orrs	r3, r2
 800c0a6:	b29a      	uxth	r2, r3
 800c0a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c0aa:	801a      	strh	r2, [r3, #0]
 800c0ac:	e03a      	b.n	800c124 <USB_EPStartXfer+0x802>
 800c0ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c0b2:	095b      	lsrs	r3, r3, #5
 800c0b4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800c0b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c0bc:	f003 031f 	and.w	r3, r3, #31
 800c0c0:	2b00      	cmp	r3, #0
 800c0c2:	d104      	bne.n	800c0ce <USB_EPStartXfer+0x7ac>
 800c0c4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c0c8:	3b01      	subs	r3, #1
 800c0ca:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800c0ce:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c0d0:	881b      	ldrh	r3, [r3, #0]
 800c0d2:	b29a      	uxth	r2, r3
 800c0d4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c0d8:	b29b      	uxth	r3, r3
 800c0da:	029b      	lsls	r3, r3, #10
 800c0dc:	b29b      	uxth	r3, r3
 800c0de:	4313      	orrs	r3, r2
 800c0e0:	b29b      	uxth	r3, r3
 800c0e2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c0e6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c0ea:	b29a      	uxth	r2, r3
 800c0ec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c0ee:	801a      	strh	r2, [r3, #0]
 800c0f0:	e018      	b.n	800c124 <USB_EPStartXfer+0x802>
 800c0f2:	683b      	ldr	r3, [r7, #0]
 800c0f4:	785b      	ldrb	r3, [r3, #1]
 800c0f6:	2b01      	cmp	r3, #1
 800c0f8:	d114      	bne.n	800c124 <USB_EPStartXfer+0x802>
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c100:	b29b      	uxth	r3, r3
 800c102:	461a      	mov	r2, r3
 800c104:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c106:	4413      	add	r3, r2
 800c108:	673b      	str	r3, [r7, #112]	@ 0x70
 800c10a:	683b      	ldr	r3, [r7, #0]
 800c10c:	781b      	ldrb	r3, [r3, #0]
 800c10e:	00da      	lsls	r2, r3, #3
 800c110:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c112:	4413      	add	r3, r2
 800c114:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c118:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800c11a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c11e:	b29a      	uxth	r2, r3
 800c120:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c122:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800c124:	683b      	ldr	r3, [r7, #0]
 800c126:	895b      	ldrh	r3, [r3, #10]
 800c128:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800c12c:	683b      	ldr	r3, [r7, #0]
 800c12e:	6959      	ldr	r1, [r3, #20]
 800c130:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c134:	b29b      	uxth	r3, r3
 800c136:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800c13a:	6878      	ldr	r0, [r7, #4]
 800c13c:	f000 fad5 	bl	800c6ea <USB_WritePMA>
 800c140:	e09e      	b.n	800c280 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800c142:	683b      	ldr	r3, [r7, #0]
 800c144:	785b      	ldrb	r3, [r3, #1]
 800c146:	2b00      	cmp	r3, #0
 800c148:	d16b      	bne.n	800c222 <USB_EPStartXfer+0x900>
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c154:	b29b      	uxth	r3, r3
 800c156:	461a      	mov	r2, r3
 800c158:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c15a:	4413      	add	r3, r2
 800c15c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c15e:	683b      	ldr	r3, [r7, #0]
 800c160:	781b      	ldrb	r3, [r3, #0]
 800c162:	00da      	lsls	r2, r3, #3
 800c164:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c166:	4413      	add	r3, r2
 800c168:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c16c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c16e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c170:	881b      	ldrh	r3, [r3, #0]
 800c172:	b29b      	uxth	r3, r3
 800c174:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c178:	b29a      	uxth	r2, r3
 800c17a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c17c:	801a      	strh	r2, [r3, #0]
 800c17e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c182:	2b00      	cmp	r3, #0
 800c184:	d10a      	bne.n	800c19c <USB_EPStartXfer+0x87a>
 800c186:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c188:	881b      	ldrh	r3, [r3, #0]
 800c18a:	b29b      	uxth	r3, r3
 800c18c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c190:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c194:	b29a      	uxth	r2, r3
 800c196:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c198:	801a      	strh	r2, [r3, #0]
 800c19a:	e063      	b.n	800c264 <USB_EPStartXfer+0x942>
 800c19c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c1a0:	2b3e      	cmp	r3, #62	@ 0x3e
 800c1a2:	d81c      	bhi.n	800c1de <USB_EPStartXfer+0x8bc>
 800c1a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c1a8:	085b      	lsrs	r3, r3, #1
 800c1aa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c1ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c1b2:	f003 0301 	and.w	r3, r3, #1
 800c1b6:	2b00      	cmp	r3, #0
 800c1b8:	d004      	beq.n	800c1c4 <USB_EPStartXfer+0x8a2>
 800c1ba:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c1be:	3301      	adds	r3, #1
 800c1c0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c1c4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c1c6:	881b      	ldrh	r3, [r3, #0]
 800c1c8:	b29a      	uxth	r2, r3
 800c1ca:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c1ce:	b29b      	uxth	r3, r3
 800c1d0:	029b      	lsls	r3, r3, #10
 800c1d2:	b29b      	uxth	r3, r3
 800c1d4:	4313      	orrs	r3, r2
 800c1d6:	b29a      	uxth	r2, r3
 800c1d8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c1da:	801a      	strh	r2, [r3, #0]
 800c1dc:	e042      	b.n	800c264 <USB_EPStartXfer+0x942>
 800c1de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c1e2:	095b      	lsrs	r3, r3, #5
 800c1e4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c1e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c1ec:	f003 031f 	and.w	r3, r3, #31
 800c1f0:	2b00      	cmp	r3, #0
 800c1f2:	d104      	bne.n	800c1fe <USB_EPStartXfer+0x8dc>
 800c1f4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c1f8:	3b01      	subs	r3, #1
 800c1fa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c1fe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c200:	881b      	ldrh	r3, [r3, #0]
 800c202:	b29a      	uxth	r2, r3
 800c204:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c208:	b29b      	uxth	r3, r3
 800c20a:	029b      	lsls	r3, r3, #10
 800c20c:	b29b      	uxth	r3, r3
 800c20e:	4313      	orrs	r3, r2
 800c210:	b29b      	uxth	r3, r3
 800c212:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c216:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c21a:	b29a      	uxth	r2, r3
 800c21c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c21e:	801a      	strh	r2, [r3, #0]
 800c220:	e020      	b.n	800c264 <USB_EPStartXfer+0x942>
 800c222:	683b      	ldr	r3, [r7, #0]
 800c224:	785b      	ldrb	r3, [r3, #1]
 800c226:	2b01      	cmp	r3, #1
 800c228:	d11c      	bne.n	800c264 <USB_EPStartXfer+0x942>
 800c22a:	687b      	ldr	r3, [r7, #4]
 800c22c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c236:	b29b      	uxth	r3, r3
 800c238:	461a      	mov	r2, r3
 800c23a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c23e:	4413      	add	r3, r2
 800c240:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c244:	683b      	ldr	r3, [r7, #0]
 800c246:	781b      	ldrb	r3, [r3, #0]
 800c248:	00da      	lsls	r2, r3, #3
 800c24a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c24e:	4413      	add	r3, r2
 800c250:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c254:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c258:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c25c:	b29a      	uxth	r2, r3
 800c25e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800c262:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800c264:	683b      	ldr	r3, [r7, #0]
 800c266:	891b      	ldrh	r3, [r3, #8]
 800c268:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800c26c:	683b      	ldr	r3, [r7, #0]
 800c26e:	6959      	ldr	r1, [r3, #20]
 800c270:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c274:	b29b      	uxth	r3, r3
 800c276:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800c27a:	6878      	ldr	r0, [r7, #4]
 800c27c:	f000 fa35 	bl	800c6ea <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800c280:	687a      	ldr	r2, [r7, #4]
 800c282:	683b      	ldr	r3, [r7, #0]
 800c284:	781b      	ldrb	r3, [r3, #0]
 800c286:	009b      	lsls	r3, r3, #2
 800c288:	4413      	add	r3, r2
 800c28a:	881b      	ldrh	r3, [r3, #0]
 800c28c:	b29b      	uxth	r3, r3
 800c28e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c292:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c296:	817b      	strh	r3, [r7, #10]
 800c298:	897b      	ldrh	r3, [r7, #10]
 800c29a:	f083 0310 	eor.w	r3, r3, #16
 800c29e:	817b      	strh	r3, [r7, #10]
 800c2a0:	897b      	ldrh	r3, [r7, #10]
 800c2a2:	f083 0320 	eor.w	r3, r3, #32
 800c2a6:	817b      	strh	r3, [r7, #10]
 800c2a8:	687a      	ldr	r2, [r7, #4]
 800c2aa:	683b      	ldr	r3, [r7, #0]
 800c2ac:	781b      	ldrb	r3, [r3, #0]
 800c2ae:	009b      	lsls	r3, r3, #2
 800c2b0:	441a      	add	r2, r3
 800c2b2:	897b      	ldrh	r3, [r7, #10]
 800c2b4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c2b8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c2bc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c2c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c2c4:	b29b      	uxth	r3, r3
 800c2c6:	8013      	strh	r3, [r2, #0]
 800c2c8:	e0d5      	b.n	800c476 <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800c2ca:	683b      	ldr	r3, [r7, #0]
 800c2cc:	7b1b      	ldrb	r3, [r3, #12]
 800c2ce:	2b00      	cmp	r3, #0
 800c2d0:	d156      	bne.n	800c380 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800c2d2:	683b      	ldr	r3, [r7, #0]
 800c2d4:	699b      	ldr	r3, [r3, #24]
 800c2d6:	2b00      	cmp	r3, #0
 800c2d8:	d122      	bne.n	800c320 <USB_EPStartXfer+0x9fe>
 800c2da:	683b      	ldr	r3, [r7, #0]
 800c2dc:	78db      	ldrb	r3, [r3, #3]
 800c2de:	2b00      	cmp	r3, #0
 800c2e0:	d11e      	bne.n	800c320 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800c2e2:	687a      	ldr	r2, [r7, #4]
 800c2e4:	683b      	ldr	r3, [r7, #0]
 800c2e6:	781b      	ldrb	r3, [r3, #0]
 800c2e8:	009b      	lsls	r3, r3, #2
 800c2ea:	4413      	add	r3, r2
 800c2ec:	881b      	ldrh	r3, [r3, #0]
 800c2ee:	b29b      	uxth	r3, r3
 800c2f0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c2f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c2f8:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 800c2fc:	687a      	ldr	r2, [r7, #4]
 800c2fe:	683b      	ldr	r3, [r7, #0]
 800c300:	781b      	ldrb	r3, [r3, #0]
 800c302:	009b      	lsls	r3, r3, #2
 800c304:	441a      	add	r2, r3
 800c306:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800c30a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c30e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c312:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800c316:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c31a:	b29b      	uxth	r3, r3
 800c31c:	8013      	strh	r3, [r2, #0]
 800c31e:	e01d      	b.n	800c35c <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 800c320:	687a      	ldr	r2, [r7, #4]
 800c322:	683b      	ldr	r3, [r7, #0]
 800c324:	781b      	ldrb	r3, [r3, #0]
 800c326:	009b      	lsls	r3, r3, #2
 800c328:	4413      	add	r3, r2
 800c32a:	881b      	ldrh	r3, [r3, #0]
 800c32c:	b29b      	uxth	r3, r3
 800c32e:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800c332:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c336:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 800c33a:	687a      	ldr	r2, [r7, #4]
 800c33c:	683b      	ldr	r3, [r7, #0]
 800c33e:	781b      	ldrb	r3, [r3, #0]
 800c340:	009b      	lsls	r3, r3, #2
 800c342:	441a      	add	r2, r3
 800c344:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 800c348:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c34c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c350:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c354:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c358:	b29b      	uxth	r3, r3
 800c35a:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800c35c:	683b      	ldr	r3, [r7, #0]
 800c35e:	699a      	ldr	r2, [r3, #24]
 800c360:	683b      	ldr	r3, [r7, #0]
 800c362:	691b      	ldr	r3, [r3, #16]
 800c364:	429a      	cmp	r2, r3
 800c366:	d907      	bls.n	800c378 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 800c368:	683b      	ldr	r3, [r7, #0]
 800c36a:	699a      	ldr	r2, [r3, #24]
 800c36c:	683b      	ldr	r3, [r7, #0]
 800c36e:	691b      	ldr	r3, [r3, #16]
 800c370:	1ad2      	subs	r2, r2, r3
 800c372:	683b      	ldr	r3, [r7, #0]
 800c374:	619a      	str	r2, [r3, #24]
 800c376:	e054      	b.n	800c422 <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 800c378:	683b      	ldr	r3, [r7, #0]
 800c37a:	2200      	movs	r2, #0
 800c37c:	619a      	str	r2, [r3, #24]
 800c37e:	e050      	b.n	800c422 <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800c380:	683b      	ldr	r3, [r7, #0]
 800c382:	78db      	ldrb	r3, [r3, #3]
 800c384:	2b02      	cmp	r3, #2
 800c386:	d142      	bne.n	800c40e <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800c388:	683b      	ldr	r3, [r7, #0]
 800c38a:	69db      	ldr	r3, [r3, #28]
 800c38c:	2b00      	cmp	r3, #0
 800c38e:	d048      	beq.n	800c422 <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800c390:	687a      	ldr	r2, [r7, #4]
 800c392:	683b      	ldr	r3, [r7, #0]
 800c394:	781b      	ldrb	r3, [r3, #0]
 800c396:	009b      	lsls	r3, r3, #2
 800c398:	4413      	add	r3, r2
 800c39a:	881b      	ldrh	r3, [r3, #0]
 800c39c:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800c3a0:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800c3a4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c3a8:	2b00      	cmp	r3, #0
 800c3aa:	d005      	beq.n	800c3b8 <USB_EPStartXfer+0xa96>
 800c3ac:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800c3b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c3b4:	2b00      	cmp	r3, #0
 800c3b6:	d10b      	bne.n	800c3d0 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800c3b8:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800c3bc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800c3c0:	2b00      	cmp	r3, #0
 800c3c2:	d12e      	bne.n	800c422 <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800c3c4:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800c3c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c3cc:	2b00      	cmp	r3, #0
 800c3ce:	d128      	bne.n	800c422 <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800c3d0:	687a      	ldr	r2, [r7, #4]
 800c3d2:	683b      	ldr	r3, [r7, #0]
 800c3d4:	781b      	ldrb	r3, [r3, #0]
 800c3d6:	009b      	lsls	r3, r3, #2
 800c3d8:	4413      	add	r3, r2
 800c3da:	881b      	ldrh	r3, [r3, #0]
 800c3dc:	b29b      	uxth	r3, r3
 800c3de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c3e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c3e6:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 800c3ea:	687a      	ldr	r2, [r7, #4]
 800c3ec:	683b      	ldr	r3, [r7, #0]
 800c3ee:	781b      	ldrb	r3, [r3, #0]
 800c3f0:	009b      	lsls	r3, r3, #2
 800c3f2:	441a      	add	r2, r3
 800c3f4:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 800c3f8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c3fc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c400:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c404:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c408:	b29b      	uxth	r3, r3
 800c40a:	8013      	strh	r3, [r2, #0]
 800c40c:	e009      	b.n	800c422 <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800c40e:	683b      	ldr	r3, [r7, #0]
 800c410:	78db      	ldrb	r3, [r3, #3]
 800c412:	2b01      	cmp	r3, #1
 800c414:	d103      	bne.n	800c41e <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800c416:	683b      	ldr	r3, [r7, #0]
 800c418:	2200      	movs	r2, #0
 800c41a:	619a      	str	r2, [r3, #24]
 800c41c:	e001      	b.n	800c422 <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800c41e:	2301      	movs	r3, #1
 800c420:	e02a      	b.n	800c478 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800c422:	687a      	ldr	r2, [r7, #4]
 800c424:	683b      	ldr	r3, [r7, #0]
 800c426:	781b      	ldrb	r3, [r3, #0]
 800c428:	009b      	lsls	r3, r3, #2
 800c42a:	4413      	add	r3, r2
 800c42c:	881b      	ldrh	r3, [r3, #0]
 800c42e:	b29b      	uxth	r3, r3
 800c430:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c434:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c438:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800c43c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800c440:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800c444:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800c448:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800c44c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800c450:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800c454:	687a      	ldr	r2, [r7, #4]
 800c456:	683b      	ldr	r3, [r7, #0]
 800c458:	781b      	ldrb	r3, [r3, #0]
 800c45a:	009b      	lsls	r3, r3, #2
 800c45c:	441a      	add	r2, r3
 800c45e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800c462:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c466:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c46a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c46e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c472:	b29b      	uxth	r3, r3
 800c474:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800c476:	2300      	movs	r3, #0
}
 800c478:	4618      	mov	r0, r3
 800c47a:	37b0      	adds	r7, #176	@ 0xb0
 800c47c:	46bd      	mov	sp, r7
 800c47e:	bd80      	pop	{r7, pc}

0800c480 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800c480:	b480      	push	{r7}
 800c482:	b085      	sub	sp, #20
 800c484:	af00      	add	r7, sp, #0
 800c486:	6078      	str	r0, [r7, #4]
 800c488:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800c48a:	683b      	ldr	r3, [r7, #0]
 800c48c:	785b      	ldrb	r3, [r3, #1]
 800c48e:	2b00      	cmp	r3, #0
 800c490:	d020      	beq.n	800c4d4 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800c492:	687a      	ldr	r2, [r7, #4]
 800c494:	683b      	ldr	r3, [r7, #0]
 800c496:	781b      	ldrb	r3, [r3, #0]
 800c498:	009b      	lsls	r3, r3, #2
 800c49a:	4413      	add	r3, r2
 800c49c:	881b      	ldrh	r3, [r3, #0]
 800c49e:	b29b      	uxth	r3, r3
 800c4a0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c4a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c4a8:	81bb      	strh	r3, [r7, #12]
 800c4aa:	89bb      	ldrh	r3, [r7, #12]
 800c4ac:	f083 0310 	eor.w	r3, r3, #16
 800c4b0:	81bb      	strh	r3, [r7, #12]
 800c4b2:	687a      	ldr	r2, [r7, #4]
 800c4b4:	683b      	ldr	r3, [r7, #0]
 800c4b6:	781b      	ldrb	r3, [r3, #0]
 800c4b8:	009b      	lsls	r3, r3, #2
 800c4ba:	441a      	add	r2, r3
 800c4bc:	89bb      	ldrh	r3, [r7, #12]
 800c4be:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c4c2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c4c6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c4ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c4ce:	b29b      	uxth	r3, r3
 800c4d0:	8013      	strh	r3, [r2, #0]
 800c4d2:	e01f      	b.n	800c514 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800c4d4:	687a      	ldr	r2, [r7, #4]
 800c4d6:	683b      	ldr	r3, [r7, #0]
 800c4d8:	781b      	ldrb	r3, [r3, #0]
 800c4da:	009b      	lsls	r3, r3, #2
 800c4dc:	4413      	add	r3, r2
 800c4de:	881b      	ldrh	r3, [r3, #0]
 800c4e0:	b29b      	uxth	r3, r3
 800c4e2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c4e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c4ea:	81fb      	strh	r3, [r7, #14]
 800c4ec:	89fb      	ldrh	r3, [r7, #14]
 800c4ee:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800c4f2:	81fb      	strh	r3, [r7, #14]
 800c4f4:	687a      	ldr	r2, [r7, #4]
 800c4f6:	683b      	ldr	r3, [r7, #0]
 800c4f8:	781b      	ldrb	r3, [r3, #0]
 800c4fa:	009b      	lsls	r3, r3, #2
 800c4fc:	441a      	add	r2, r3
 800c4fe:	89fb      	ldrh	r3, [r7, #14]
 800c500:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c504:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c508:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c50c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c510:	b29b      	uxth	r3, r3
 800c512:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800c514:	2300      	movs	r3, #0
}
 800c516:	4618      	mov	r0, r3
 800c518:	3714      	adds	r7, #20
 800c51a:	46bd      	mov	sp, r7
 800c51c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c520:	4770      	bx	lr

0800c522 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800c522:	b480      	push	{r7}
 800c524:	b087      	sub	sp, #28
 800c526:	af00      	add	r7, sp, #0
 800c528:	6078      	str	r0, [r7, #4]
 800c52a:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800c52c:	683b      	ldr	r3, [r7, #0]
 800c52e:	785b      	ldrb	r3, [r3, #1]
 800c530:	2b00      	cmp	r3, #0
 800c532:	d04c      	beq.n	800c5ce <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c534:	687a      	ldr	r2, [r7, #4]
 800c536:	683b      	ldr	r3, [r7, #0]
 800c538:	781b      	ldrb	r3, [r3, #0]
 800c53a:	009b      	lsls	r3, r3, #2
 800c53c:	4413      	add	r3, r2
 800c53e:	881b      	ldrh	r3, [r3, #0]
 800c540:	823b      	strh	r3, [r7, #16]
 800c542:	8a3b      	ldrh	r3, [r7, #16]
 800c544:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c548:	2b00      	cmp	r3, #0
 800c54a:	d01b      	beq.n	800c584 <USB_EPClearStall+0x62>
 800c54c:	687a      	ldr	r2, [r7, #4]
 800c54e:	683b      	ldr	r3, [r7, #0]
 800c550:	781b      	ldrb	r3, [r3, #0]
 800c552:	009b      	lsls	r3, r3, #2
 800c554:	4413      	add	r3, r2
 800c556:	881b      	ldrh	r3, [r3, #0]
 800c558:	b29b      	uxth	r3, r3
 800c55a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c55e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c562:	81fb      	strh	r3, [r7, #14]
 800c564:	687a      	ldr	r2, [r7, #4]
 800c566:	683b      	ldr	r3, [r7, #0]
 800c568:	781b      	ldrb	r3, [r3, #0]
 800c56a:	009b      	lsls	r3, r3, #2
 800c56c:	441a      	add	r2, r3
 800c56e:	89fb      	ldrh	r3, [r7, #14]
 800c570:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c574:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c578:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c57c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c580:	b29b      	uxth	r3, r3
 800c582:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800c584:	683b      	ldr	r3, [r7, #0]
 800c586:	78db      	ldrb	r3, [r3, #3]
 800c588:	2b01      	cmp	r3, #1
 800c58a:	d06c      	beq.n	800c666 <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800c58c:	687a      	ldr	r2, [r7, #4]
 800c58e:	683b      	ldr	r3, [r7, #0]
 800c590:	781b      	ldrb	r3, [r3, #0]
 800c592:	009b      	lsls	r3, r3, #2
 800c594:	4413      	add	r3, r2
 800c596:	881b      	ldrh	r3, [r3, #0]
 800c598:	b29b      	uxth	r3, r3
 800c59a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c59e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c5a2:	81bb      	strh	r3, [r7, #12]
 800c5a4:	89bb      	ldrh	r3, [r7, #12]
 800c5a6:	f083 0320 	eor.w	r3, r3, #32
 800c5aa:	81bb      	strh	r3, [r7, #12]
 800c5ac:	687a      	ldr	r2, [r7, #4]
 800c5ae:	683b      	ldr	r3, [r7, #0]
 800c5b0:	781b      	ldrb	r3, [r3, #0]
 800c5b2:	009b      	lsls	r3, r3, #2
 800c5b4:	441a      	add	r2, r3
 800c5b6:	89bb      	ldrh	r3, [r7, #12]
 800c5b8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c5bc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c5c0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c5c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c5c8:	b29b      	uxth	r3, r3
 800c5ca:	8013      	strh	r3, [r2, #0]
 800c5cc:	e04b      	b.n	800c666 <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c5ce:	687a      	ldr	r2, [r7, #4]
 800c5d0:	683b      	ldr	r3, [r7, #0]
 800c5d2:	781b      	ldrb	r3, [r3, #0]
 800c5d4:	009b      	lsls	r3, r3, #2
 800c5d6:	4413      	add	r3, r2
 800c5d8:	881b      	ldrh	r3, [r3, #0]
 800c5da:	82fb      	strh	r3, [r7, #22]
 800c5dc:	8afb      	ldrh	r3, [r7, #22]
 800c5de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c5e2:	2b00      	cmp	r3, #0
 800c5e4:	d01b      	beq.n	800c61e <USB_EPClearStall+0xfc>
 800c5e6:	687a      	ldr	r2, [r7, #4]
 800c5e8:	683b      	ldr	r3, [r7, #0]
 800c5ea:	781b      	ldrb	r3, [r3, #0]
 800c5ec:	009b      	lsls	r3, r3, #2
 800c5ee:	4413      	add	r3, r2
 800c5f0:	881b      	ldrh	r3, [r3, #0]
 800c5f2:	b29b      	uxth	r3, r3
 800c5f4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c5f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c5fc:	82bb      	strh	r3, [r7, #20]
 800c5fe:	687a      	ldr	r2, [r7, #4]
 800c600:	683b      	ldr	r3, [r7, #0]
 800c602:	781b      	ldrb	r3, [r3, #0]
 800c604:	009b      	lsls	r3, r3, #2
 800c606:	441a      	add	r2, r3
 800c608:	8abb      	ldrh	r3, [r7, #20]
 800c60a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c60e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c612:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c616:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c61a:	b29b      	uxth	r3, r3
 800c61c:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800c61e:	687a      	ldr	r2, [r7, #4]
 800c620:	683b      	ldr	r3, [r7, #0]
 800c622:	781b      	ldrb	r3, [r3, #0]
 800c624:	009b      	lsls	r3, r3, #2
 800c626:	4413      	add	r3, r2
 800c628:	881b      	ldrh	r3, [r3, #0]
 800c62a:	b29b      	uxth	r3, r3
 800c62c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c630:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c634:	827b      	strh	r3, [r7, #18]
 800c636:	8a7b      	ldrh	r3, [r7, #18]
 800c638:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800c63c:	827b      	strh	r3, [r7, #18]
 800c63e:	8a7b      	ldrh	r3, [r7, #18]
 800c640:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800c644:	827b      	strh	r3, [r7, #18]
 800c646:	687a      	ldr	r2, [r7, #4]
 800c648:	683b      	ldr	r3, [r7, #0]
 800c64a:	781b      	ldrb	r3, [r3, #0]
 800c64c:	009b      	lsls	r3, r3, #2
 800c64e:	441a      	add	r2, r3
 800c650:	8a7b      	ldrh	r3, [r7, #18]
 800c652:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c656:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c65a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c65e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c662:	b29b      	uxth	r3, r3
 800c664:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800c666:	2300      	movs	r3, #0
}
 800c668:	4618      	mov	r0, r3
 800c66a:	371c      	adds	r7, #28
 800c66c:	46bd      	mov	sp, r7
 800c66e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c672:	4770      	bx	lr

0800c674 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800c674:	b480      	push	{r7}
 800c676:	b083      	sub	sp, #12
 800c678:	af00      	add	r7, sp, #0
 800c67a:	6078      	str	r0, [r7, #4]
 800c67c:	460b      	mov	r3, r1
 800c67e:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800c680:	78fb      	ldrb	r3, [r7, #3]
 800c682:	2b00      	cmp	r3, #0
 800c684:	d103      	bne.n	800c68e <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	2280      	movs	r2, #128	@ 0x80
 800c68a:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800c68e:	2300      	movs	r3, #0
}
 800c690:	4618      	mov	r0, r3
 800c692:	370c      	adds	r7, #12
 800c694:	46bd      	mov	sp, r7
 800c696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c69a:	4770      	bx	lr

0800c69c <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800c69c:	b480      	push	{r7}
 800c69e:	b083      	sub	sp, #12
 800c6a0:	af00      	add	r7, sp, #0
 800c6a2:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800c6aa:	b29b      	uxth	r3, r3
 800c6ac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c6b0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c6b4:	b29a      	uxth	r2, r3
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800c6bc:	2300      	movs	r3, #0
}
 800c6be:	4618      	mov	r0, r3
 800c6c0:	370c      	adds	r7, #12
 800c6c2:	46bd      	mov	sp, r7
 800c6c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6c8:	4770      	bx	lr

0800c6ca <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800c6ca:	b480      	push	{r7}
 800c6cc:	b085      	sub	sp, #20
 800c6ce:	af00      	add	r7, sp, #0
 800c6d0:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c6d8:	b29b      	uxth	r3, r3
 800c6da:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800c6dc:	68fb      	ldr	r3, [r7, #12]
}
 800c6de:	4618      	mov	r0, r3
 800c6e0:	3714      	adds	r7, #20
 800c6e2:	46bd      	mov	sp, r7
 800c6e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6e8:	4770      	bx	lr

0800c6ea <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800c6ea:	b480      	push	{r7}
 800c6ec:	b08b      	sub	sp, #44	@ 0x2c
 800c6ee:	af00      	add	r7, sp, #0
 800c6f0:	60f8      	str	r0, [r7, #12]
 800c6f2:	60b9      	str	r1, [r7, #8]
 800c6f4:	4611      	mov	r1, r2
 800c6f6:	461a      	mov	r2, r3
 800c6f8:	460b      	mov	r3, r1
 800c6fa:	80fb      	strh	r3, [r7, #6]
 800c6fc:	4613      	mov	r3, r2
 800c6fe:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800c700:	88bb      	ldrh	r3, [r7, #4]
 800c702:	3301      	adds	r3, #1
 800c704:	085b      	lsrs	r3, r3, #1
 800c706:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800c708:	68fb      	ldr	r3, [r7, #12]
 800c70a:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800c70c:	68bb      	ldr	r3, [r7, #8]
 800c70e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800c710:	88fa      	ldrh	r2, [r7, #6]
 800c712:	697b      	ldr	r3, [r7, #20]
 800c714:	4413      	add	r3, r2
 800c716:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800c71a:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800c71c:	69bb      	ldr	r3, [r7, #24]
 800c71e:	627b      	str	r3, [r7, #36]	@ 0x24
 800c720:	e01c      	b.n	800c75c <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 800c722:	69fb      	ldr	r3, [r7, #28]
 800c724:	781b      	ldrb	r3, [r3, #0]
 800c726:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800c728:	69fb      	ldr	r3, [r7, #28]
 800c72a:	3301      	adds	r3, #1
 800c72c:	781b      	ldrb	r3, [r3, #0]
 800c72e:	b21b      	sxth	r3, r3
 800c730:	021b      	lsls	r3, r3, #8
 800c732:	b21a      	sxth	r2, r3
 800c734:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800c738:	4313      	orrs	r3, r2
 800c73a:	b21b      	sxth	r3, r3
 800c73c:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800c73e:	6a3b      	ldr	r3, [r7, #32]
 800c740:	8a7a      	ldrh	r2, [r7, #18]
 800c742:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800c744:	6a3b      	ldr	r3, [r7, #32]
 800c746:	3302      	adds	r3, #2
 800c748:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800c74a:	69fb      	ldr	r3, [r7, #28]
 800c74c:	3301      	adds	r3, #1
 800c74e:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800c750:	69fb      	ldr	r3, [r7, #28]
 800c752:	3301      	adds	r3, #1
 800c754:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800c756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c758:	3b01      	subs	r3, #1
 800c75a:	627b      	str	r3, [r7, #36]	@ 0x24
 800c75c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c75e:	2b00      	cmp	r3, #0
 800c760:	d1df      	bne.n	800c722 <USB_WritePMA+0x38>
  }
}
 800c762:	bf00      	nop
 800c764:	bf00      	nop
 800c766:	372c      	adds	r7, #44	@ 0x2c
 800c768:	46bd      	mov	sp, r7
 800c76a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c76e:	4770      	bx	lr

0800c770 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800c770:	b480      	push	{r7}
 800c772:	b08b      	sub	sp, #44	@ 0x2c
 800c774:	af00      	add	r7, sp, #0
 800c776:	60f8      	str	r0, [r7, #12]
 800c778:	60b9      	str	r1, [r7, #8]
 800c77a:	4611      	mov	r1, r2
 800c77c:	461a      	mov	r2, r3
 800c77e:	460b      	mov	r3, r1
 800c780:	80fb      	strh	r3, [r7, #6]
 800c782:	4613      	mov	r3, r2
 800c784:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800c786:	88bb      	ldrh	r3, [r7, #4]
 800c788:	085b      	lsrs	r3, r3, #1
 800c78a:	b29b      	uxth	r3, r3
 800c78c:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800c78e:	68fb      	ldr	r3, [r7, #12]
 800c790:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800c792:	68bb      	ldr	r3, [r7, #8]
 800c794:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800c796:	88fa      	ldrh	r2, [r7, #6]
 800c798:	697b      	ldr	r3, [r7, #20]
 800c79a:	4413      	add	r3, r2
 800c79c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800c7a0:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800c7a2:	69bb      	ldr	r3, [r7, #24]
 800c7a4:	627b      	str	r3, [r7, #36]	@ 0x24
 800c7a6:	e018      	b.n	800c7da <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800c7a8:	6a3b      	ldr	r3, [r7, #32]
 800c7aa:	881b      	ldrh	r3, [r3, #0]
 800c7ac:	b29b      	uxth	r3, r3
 800c7ae:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800c7b0:	6a3b      	ldr	r3, [r7, #32]
 800c7b2:	3302      	adds	r3, #2
 800c7b4:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800c7b6:	693b      	ldr	r3, [r7, #16]
 800c7b8:	b2da      	uxtb	r2, r3
 800c7ba:	69fb      	ldr	r3, [r7, #28]
 800c7bc:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800c7be:	69fb      	ldr	r3, [r7, #28]
 800c7c0:	3301      	adds	r3, #1
 800c7c2:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800c7c4:	693b      	ldr	r3, [r7, #16]
 800c7c6:	0a1b      	lsrs	r3, r3, #8
 800c7c8:	b2da      	uxtb	r2, r3
 800c7ca:	69fb      	ldr	r3, [r7, #28]
 800c7cc:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800c7ce:	69fb      	ldr	r3, [r7, #28]
 800c7d0:	3301      	adds	r3, #1
 800c7d2:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800c7d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7d6:	3b01      	subs	r3, #1
 800c7d8:	627b      	str	r3, [r7, #36]	@ 0x24
 800c7da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7dc:	2b00      	cmp	r3, #0
 800c7de:	d1e3      	bne.n	800c7a8 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800c7e0:	88bb      	ldrh	r3, [r7, #4]
 800c7e2:	f003 0301 	and.w	r3, r3, #1
 800c7e6:	b29b      	uxth	r3, r3
 800c7e8:	2b00      	cmp	r3, #0
 800c7ea:	d007      	beq.n	800c7fc <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800c7ec:	6a3b      	ldr	r3, [r7, #32]
 800c7ee:	881b      	ldrh	r3, [r3, #0]
 800c7f0:	b29b      	uxth	r3, r3
 800c7f2:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800c7f4:	693b      	ldr	r3, [r7, #16]
 800c7f6:	b2da      	uxtb	r2, r3
 800c7f8:	69fb      	ldr	r3, [r7, #28]
 800c7fa:	701a      	strb	r2, [r3, #0]
  }
}
 800c7fc:	bf00      	nop
 800c7fe:	372c      	adds	r7, #44	@ 0x2c
 800c800:	46bd      	mov	sp, r7
 800c802:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c806:	4770      	bx	lr

0800c808 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c808:	b580      	push	{r7, lr}
 800c80a:	b084      	sub	sp, #16
 800c80c:	af00      	add	r7, sp, #0
 800c80e:	6078      	str	r0, [r7, #4]
 800c810:	460b      	mov	r3, r1
 800c812:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800c814:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800c818:	f002 f8a6 	bl	800e968 <USBD_static_malloc>
 800c81c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800c81e:	68fb      	ldr	r3, [r7, #12]
 800c820:	2b00      	cmp	r3, #0
 800c822:	d105      	bne.n	800c830 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	2200      	movs	r2, #0
 800c828:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 800c82c:	2302      	movs	r3, #2
 800c82e:	e066      	b.n	800c8fe <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	68fa      	ldr	r2, [r7, #12]
 800c834:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	7c1b      	ldrb	r3, [r3, #16]
 800c83c:	2b00      	cmp	r3, #0
 800c83e:	d119      	bne.n	800c874 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800c840:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c844:	2202      	movs	r2, #2
 800c846:	2181      	movs	r1, #129	@ 0x81
 800c848:	6878      	ldr	r0, [r7, #4]
 800c84a:	f001 ff34 	bl	800e6b6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800c84e:	687b      	ldr	r3, [r7, #4]
 800c850:	2201      	movs	r2, #1
 800c852:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800c854:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c858:	2202      	movs	r2, #2
 800c85a:	2101      	movs	r1, #1
 800c85c:	6878      	ldr	r0, [r7, #4]
 800c85e:	f001 ff2a 	bl	800e6b6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	2201      	movs	r2, #1
 800c866:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	2210      	movs	r2, #16
 800c86e:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 800c872:	e016      	b.n	800c8a2 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800c874:	2340      	movs	r3, #64	@ 0x40
 800c876:	2202      	movs	r2, #2
 800c878:	2181      	movs	r1, #129	@ 0x81
 800c87a:	6878      	ldr	r0, [r7, #4]
 800c87c:	f001 ff1b 	bl	800e6b6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	2201      	movs	r2, #1
 800c884:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800c886:	2340      	movs	r3, #64	@ 0x40
 800c888:	2202      	movs	r2, #2
 800c88a:	2101      	movs	r1, #1
 800c88c:	6878      	ldr	r0, [r7, #4]
 800c88e:	f001 ff12 	bl	800e6b6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	2201      	movs	r2, #1
 800c896:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	2210      	movs	r2, #16
 800c89e:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800c8a2:	2308      	movs	r3, #8
 800c8a4:	2203      	movs	r2, #3
 800c8a6:	2182      	movs	r1, #130	@ 0x82
 800c8a8:	6878      	ldr	r0, [r7, #4]
 800c8aa:	f001 ff04 	bl	800e6b6 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	2201      	movs	r2, #1
 800c8b2:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c8bc:	681b      	ldr	r3, [r3, #0]
 800c8be:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800c8c0:	68fb      	ldr	r3, [r7, #12]
 800c8c2:	2200      	movs	r2, #0
 800c8c4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800c8c8:	68fb      	ldr	r3, [r7, #12]
 800c8ca:	2200      	movs	r2, #0
 800c8cc:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	7c1b      	ldrb	r3, [r3, #16]
 800c8d4:	2b00      	cmp	r3, #0
 800c8d6:	d109      	bne.n	800c8ec <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c8d8:	68fb      	ldr	r3, [r7, #12]
 800c8da:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c8de:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c8e2:	2101      	movs	r1, #1
 800c8e4:	6878      	ldr	r0, [r7, #4]
 800c8e6:	f001 ffd5 	bl	800e894 <USBD_LL_PrepareReceive>
 800c8ea:	e007      	b.n	800c8fc <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c8ec:	68fb      	ldr	r3, [r7, #12]
 800c8ee:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c8f2:	2340      	movs	r3, #64	@ 0x40
 800c8f4:	2101      	movs	r1, #1
 800c8f6:	6878      	ldr	r0, [r7, #4]
 800c8f8:	f001 ffcc 	bl	800e894 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800c8fc:	2300      	movs	r3, #0
}
 800c8fe:	4618      	mov	r0, r3
 800c900:	3710      	adds	r7, #16
 800c902:	46bd      	mov	sp, r7
 800c904:	bd80      	pop	{r7, pc}

0800c906 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c906:	b580      	push	{r7, lr}
 800c908:	b082      	sub	sp, #8
 800c90a:	af00      	add	r7, sp, #0
 800c90c:	6078      	str	r0, [r7, #4]
 800c90e:	460b      	mov	r3, r1
 800c910:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800c912:	2181      	movs	r1, #129	@ 0x81
 800c914:	6878      	ldr	r0, [r7, #4]
 800c916:	f001 fef4 	bl	800e702 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	2200      	movs	r2, #0
 800c91e:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800c920:	2101      	movs	r1, #1
 800c922:	6878      	ldr	r0, [r7, #4]
 800c924:	f001 feed 	bl	800e702 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	2200      	movs	r2, #0
 800c92c:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800c930:	2182      	movs	r1, #130	@ 0x82
 800c932:	6878      	ldr	r0, [r7, #4]
 800c934:	f001 fee5 	bl	800e702 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800c938:	687b      	ldr	r3, [r7, #4]
 800c93a:	2200      	movs	r2, #0
 800c93c:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	2200      	movs	r2, #0
 800c944:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800c948:	687b      	ldr	r3, [r7, #4]
 800c94a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c94e:	2b00      	cmp	r3, #0
 800c950:	d00e      	beq.n	800c970 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c958:	685b      	ldr	r3, [r3, #4]
 800c95a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c962:	4618      	mov	r0, r3
 800c964:	f002 f80e 	bl	800e984 <USBD_static_free>
    pdev->pClassData = NULL;
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	2200      	movs	r2, #0
 800c96c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800c970:	2300      	movs	r3, #0
}
 800c972:	4618      	mov	r0, r3
 800c974:	3708      	adds	r7, #8
 800c976:	46bd      	mov	sp, r7
 800c978:	bd80      	pop	{r7, pc}
	...

0800c97c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800c97c:	b580      	push	{r7, lr}
 800c97e:	b086      	sub	sp, #24
 800c980:	af00      	add	r7, sp, #0
 800c982:	6078      	str	r0, [r7, #4]
 800c984:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c986:	687b      	ldr	r3, [r7, #4]
 800c988:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c98c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800c98e:	2300      	movs	r3, #0
 800c990:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800c992:	2300      	movs	r3, #0
 800c994:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800c996:	2300      	movs	r3, #0
 800c998:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800c99a:	693b      	ldr	r3, [r7, #16]
 800c99c:	2b00      	cmp	r3, #0
 800c99e:	d101      	bne.n	800c9a4 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800c9a0:	2303      	movs	r3, #3
 800c9a2:	e0af      	b.n	800cb04 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c9a4:	683b      	ldr	r3, [r7, #0]
 800c9a6:	781b      	ldrb	r3, [r3, #0]
 800c9a8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c9ac:	2b00      	cmp	r3, #0
 800c9ae:	d03f      	beq.n	800ca30 <USBD_CDC_Setup+0xb4>
 800c9b0:	2b20      	cmp	r3, #32
 800c9b2:	f040 809f 	bne.w	800caf4 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800c9b6:	683b      	ldr	r3, [r7, #0]
 800c9b8:	88db      	ldrh	r3, [r3, #6]
 800c9ba:	2b00      	cmp	r3, #0
 800c9bc:	d02e      	beq.n	800ca1c <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800c9be:	683b      	ldr	r3, [r7, #0]
 800c9c0:	781b      	ldrb	r3, [r3, #0]
 800c9c2:	b25b      	sxtb	r3, r3
 800c9c4:	2b00      	cmp	r3, #0
 800c9c6:	da16      	bge.n	800c9f6 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c9ce:	689b      	ldr	r3, [r3, #8]
 800c9d0:	683a      	ldr	r2, [r7, #0]
 800c9d2:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800c9d4:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800c9d6:	683a      	ldr	r2, [r7, #0]
 800c9d8:	88d2      	ldrh	r2, [r2, #6]
 800c9da:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800c9dc:	683b      	ldr	r3, [r7, #0]
 800c9de:	88db      	ldrh	r3, [r3, #6]
 800c9e0:	2b07      	cmp	r3, #7
 800c9e2:	bf28      	it	cs
 800c9e4:	2307      	movcs	r3, #7
 800c9e6:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800c9e8:	693b      	ldr	r3, [r7, #16]
 800c9ea:	89fa      	ldrh	r2, [r7, #14]
 800c9ec:	4619      	mov	r1, r3
 800c9ee:	6878      	ldr	r0, [r7, #4]
 800c9f0:	f001 fa9f 	bl	800df32 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800c9f4:	e085      	b.n	800cb02 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800c9f6:	683b      	ldr	r3, [r7, #0]
 800c9f8:	785a      	ldrb	r2, [r3, #1]
 800c9fa:	693b      	ldr	r3, [r7, #16]
 800c9fc:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800ca00:	683b      	ldr	r3, [r7, #0]
 800ca02:	88db      	ldrh	r3, [r3, #6]
 800ca04:	b2da      	uxtb	r2, r3
 800ca06:	693b      	ldr	r3, [r7, #16]
 800ca08:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800ca0c:	6939      	ldr	r1, [r7, #16]
 800ca0e:	683b      	ldr	r3, [r7, #0]
 800ca10:	88db      	ldrh	r3, [r3, #6]
 800ca12:	461a      	mov	r2, r3
 800ca14:	6878      	ldr	r0, [r7, #4]
 800ca16:	f001 fab8 	bl	800df8a <USBD_CtlPrepareRx>
      break;
 800ca1a:	e072      	b.n	800cb02 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ca22:	689b      	ldr	r3, [r3, #8]
 800ca24:	683a      	ldr	r2, [r7, #0]
 800ca26:	7850      	ldrb	r0, [r2, #1]
 800ca28:	2200      	movs	r2, #0
 800ca2a:	6839      	ldr	r1, [r7, #0]
 800ca2c:	4798      	blx	r3
      break;
 800ca2e:	e068      	b.n	800cb02 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ca30:	683b      	ldr	r3, [r7, #0]
 800ca32:	785b      	ldrb	r3, [r3, #1]
 800ca34:	2b0b      	cmp	r3, #11
 800ca36:	d852      	bhi.n	800cade <USBD_CDC_Setup+0x162>
 800ca38:	a201      	add	r2, pc, #4	@ (adr r2, 800ca40 <USBD_CDC_Setup+0xc4>)
 800ca3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca3e:	bf00      	nop
 800ca40:	0800ca71 	.word	0x0800ca71
 800ca44:	0800caed 	.word	0x0800caed
 800ca48:	0800cadf 	.word	0x0800cadf
 800ca4c:	0800cadf 	.word	0x0800cadf
 800ca50:	0800cadf 	.word	0x0800cadf
 800ca54:	0800cadf 	.word	0x0800cadf
 800ca58:	0800cadf 	.word	0x0800cadf
 800ca5c:	0800cadf 	.word	0x0800cadf
 800ca60:	0800cadf 	.word	0x0800cadf
 800ca64:	0800cadf 	.word	0x0800cadf
 800ca68:	0800ca9b 	.word	0x0800ca9b
 800ca6c:	0800cac5 	.word	0x0800cac5
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ca76:	b2db      	uxtb	r3, r3
 800ca78:	2b03      	cmp	r3, #3
 800ca7a:	d107      	bne.n	800ca8c <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800ca7c:	f107 030a 	add.w	r3, r7, #10
 800ca80:	2202      	movs	r2, #2
 800ca82:	4619      	mov	r1, r3
 800ca84:	6878      	ldr	r0, [r7, #4]
 800ca86:	f001 fa54 	bl	800df32 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800ca8a:	e032      	b.n	800caf2 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800ca8c:	6839      	ldr	r1, [r7, #0]
 800ca8e:	6878      	ldr	r0, [r7, #4]
 800ca90:	f001 f9de 	bl	800de50 <USBD_CtlError>
            ret = USBD_FAIL;
 800ca94:	2303      	movs	r3, #3
 800ca96:	75fb      	strb	r3, [r7, #23]
          break;
 800ca98:	e02b      	b.n	800caf2 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800caa0:	b2db      	uxtb	r3, r3
 800caa2:	2b03      	cmp	r3, #3
 800caa4:	d107      	bne.n	800cab6 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800caa6:	f107 030d 	add.w	r3, r7, #13
 800caaa:	2201      	movs	r2, #1
 800caac:	4619      	mov	r1, r3
 800caae:	6878      	ldr	r0, [r7, #4]
 800cab0:	f001 fa3f 	bl	800df32 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800cab4:	e01d      	b.n	800caf2 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800cab6:	6839      	ldr	r1, [r7, #0]
 800cab8:	6878      	ldr	r0, [r7, #4]
 800caba:	f001 f9c9 	bl	800de50 <USBD_CtlError>
            ret = USBD_FAIL;
 800cabe:	2303      	movs	r3, #3
 800cac0:	75fb      	strb	r3, [r7, #23]
          break;
 800cac2:	e016      	b.n	800caf2 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800caca:	b2db      	uxtb	r3, r3
 800cacc:	2b03      	cmp	r3, #3
 800cace:	d00f      	beq.n	800caf0 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800cad0:	6839      	ldr	r1, [r7, #0]
 800cad2:	6878      	ldr	r0, [r7, #4]
 800cad4:	f001 f9bc 	bl	800de50 <USBD_CtlError>
            ret = USBD_FAIL;
 800cad8:	2303      	movs	r3, #3
 800cada:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800cadc:	e008      	b.n	800caf0 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800cade:	6839      	ldr	r1, [r7, #0]
 800cae0:	6878      	ldr	r0, [r7, #4]
 800cae2:	f001 f9b5 	bl	800de50 <USBD_CtlError>
          ret = USBD_FAIL;
 800cae6:	2303      	movs	r3, #3
 800cae8:	75fb      	strb	r3, [r7, #23]
          break;
 800caea:	e002      	b.n	800caf2 <USBD_CDC_Setup+0x176>
          break;
 800caec:	bf00      	nop
 800caee:	e008      	b.n	800cb02 <USBD_CDC_Setup+0x186>
          break;
 800caf0:	bf00      	nop
      }
      break;
 800caf2:	e006      	b.n	800cb02 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800caf4:	6839      	ldr	r1, [r7, #0]
 800caf6:	6878      	ldr	r0, [r7, #4]
 800caf8:	f001 f9aa 	bl	800de50 <USBD_CtlError>
      ret = USBD_FAIL;
 800cafc:	2303      	movs	r3, #3
 800cafe:	75fb      	strb	r3, [r7, #23]
      break;
 800cb00:	bf00      	nop
  }

  return (uint8_t)ret;
 800cb02:	7dfb      	ldrb	r3, [r7, #23]
}
 800cb04:	4618      	mov	r0, r3
 800cb06:	3718      	adds	r7, #24
 800cb08:	46bd      	mov	sp, r7
 800cb0a:	bd80      	pop	{r7, pc}

0800cb0c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800cb0c:	b580      	push	{r7, lr}
 800cb0e:	b084      	sub	sp, #16
 800cb10:	af00      	add	r7, sp, #0
 800cb12:	6078      	str	r0, [r7, #4]
 800cb14:	460b      	mov	r3, r1
 800cb16:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800cb1e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cb26:	2b00      	cmp	r3, #0
 800cb28:	d101      	bne.n	800cb2e <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800cb2a:	2303      	movs	r3, #3
 800cb2c:	e04f      	b.n	800cbce <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cb34:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800cb36:	78fa      	ldrb	r2, [r7, #3]
 800cb38:	6879      	ldr	r1, [r7, #4]
 800cb3a:	4613      	mov	r3, r2
 800cb3c:	009b      	lsls	r3, r3, #2
 800cb3e:	4413      	add	r3, r2
 800cb40:	009b      	lsls	r3, r3, #2
 800cb42:	440b      	add	r3, r1
 800cb44:	3318      	adds	r3, #24
 800cb46:	681b      	ldr	r3, [r3, #0]
 800cb48:	2b00      	cmp	r3, #0
 800cb4a:	d029      	beq.n	800cba0 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800cb4c:	78fa      	ldrb	r2, [r7, #3]
 800cb4e:	6879      	ldr	r1, [r7, #4]
 800cb50:	4613      	mov	r3, r2
 800cb52:	009b      	lsls	r3, r3, #2
 800cb54:	4413      	add	r3, r2
 800cb56:	009b      	lsls	r3, r3, #2
 800cb58:	440b      	add	r3, r1
 800cb5a:	3318      	adds	r3, #24
 800cb5c:	681a      	ldr	r2, [r3, #0]
 800cb5e:	78f9      	ldrb	r1, [r7, #3]
 800cb60:	68f8      	ldr	r0, [r7, #12]
 800cb62:	460b      	mov	r3, r1
 800cb64:	009b      	lsls	r3, r3, #2
 800cb66:	440b      	add	r3, r1
 800cb68:	00db      	lsls	r3, r3, #3
 800cb6a:	4403      	add	r3, r0
 800cb6c:	3320      	adds	r3, #32
 800cb6e:	681b      	ldr	r3, [r3, #0]
 800cb70:	fbb2 f1f3 	udiv	r1, r2, r3
 800cb74:	fb01 f303 	mul.w	r3, r1, r3
 800cb78:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800cb7a:	2b00      	cmp	r3, #0
 800cb7c:	d110      	bne.n	800cba0 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800cb7e:	78fa      	ldrb	r2, [r7, #3]
 800cb80:	6879      	ldr	r1, [r7, #4]
 800cb82:	4613      	mov	r3, r2
 800cb84:	009b      	lsls	r3, r3, #2
 800cb86:	4413      	add	r3, r2
 800cb88:	009b      	lsls	r3, r3, #2
 800cb8a:	440b      	add	r3, r1
 800cb8c:	3318      	adds	r3, #24
 800cb8e:	2200      	movs	r2, #0
 800cb90:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800cb92:	78f9      	ldrb	r1, [r7, #3]
 800cb94:	2300      	movs	r3, #0
 800cb96:	2200      	movs	r2, #0
 800cb98:	6878      	ldr	r0, [r7, #4]
 800cb9a:	f001 fe5a 	bl	800e852 <USBD_LL_Transmit>
 800cb9e:	e015      	b.n	800cbcc <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800cba0:	68bb      	ldr	r3, [r7, #8]
 800cba2:	2200      	movs	r2, #0
 800cba4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800cbae:	691b      	ldr	r3, [r3, #16]
 800cbb0:	2b00      	cmp	r3, #0
 800cbb2:	d00b      	beq.n	800cbcc <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800cbba:	691b      	ldr	r3, [r3, #16]
 800cbbc:	68ba      	ldr	r2, [r7, #8]
 800cbbe:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800cbc2:	68ba      	ldr	r2, [r7, #8]
 800cbc4:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800cbc8:	78fa      	ldrb	r2, [r7, #3]
 800cbca:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800cbcc:	2300      	movs	r3, #0
}
 800cbce:	4618      	mov	r0, r3
 800cbd0:	3710      	adds	r7, #16
 800cbd2:	46bd      	mov	sp, r7
 800cbd4:	bd80      	pop	{r7, pc}

0800cbd6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800cbd6:	b580      	push	{r7, lr}
 800cbd8:	b084      	sub	sp, #16
 800cbda:	af00      	add	r7, sp, #0
 800cbdc:	6078      	str	r0, [r7, #4]
 800cbde:	460b      	mov	r3, r1
 800cbe0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cbe8:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cbf0:	2b00      	cmp	r3, #0
 800cbf2:	d101      	bne.n	800cbf8 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800cbf4:	2303      	movs	r3, #3
 800cbf6:	e015      	b.n	800cc24 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800cbf8:	78fb      	ldrb	r3, [r7, #3]
 800cbfa:	4619      	mov	r1, r3
 800cbfc:	6878      	ldr	r0, [r7, #4]
 800cbfe:	f001 fe6a 	bl	800e8d6 <USBD_LL_GetRxDataSize>
 800cc02:	4602      	mov	r2, r0
 800cc04:	68fb      	ldr	r3, [r7, #12]
 800cc06:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800cc10:	68db      	ldr	r3, [r3, #12]
 800cc12:	68fa      	ldr	r2, [r7, #12]
 800cc14:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800cc18:	68fa      	ldr	r2, [r7, #12]
 800cc1a:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800cc1e:	4611      	mov	r1, r2
 800cc20:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800cc22:	2300      	movs	r3, #0
}
 800cc24:	4618      	mov	r0, r3
 800cc26:	3710      	adds	r7, #16
 800cc28:	46bd      	mov	sp, r7
 800cc2a:	bd80      	pop	{r7, pc}

0800cc2c <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800cc2c:	b580      	push	{r7, lr}
 800cc2e:	b084      	sub	sp, #16
 800cc30:	af00      	add	r7, sp, #0
 800cc32:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cc3a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800cc3c:	68fb      	ldr	r3, [r7, #12]
 800cc3e:	2b00      	cmp	r3, #0
 800cc40:	d101      	bne.n	800cc46 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800cc42:	2303      	movs	r3, #3
 800cc44:	e01a      	b.n	800cc7c <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800cc46:	687b      	ldr	r3, [r7, #4]
 800cc48:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800cc4c:	2b00      	cmp	r3, #0
 800cc4e:	d014      	beq.n	800cc7a <USBD_CDC_EP0_RxReady+0x4e>
 800cc50:	68fb      	ldr	r3, [r7, #12]
 800cc52:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800cc56:	2bff      	cmp	r3, #255	@ 0xff
 800cc58:	d00f      	beq.n	800cc7a <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800cc5a:	687b      	ldr	r3, [r7, #4]
 800cc5c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800cc60:	689b      	ldr	r3, [r3, #8]
 800cc62:	68fa      	ldr	r2, [r7, #12]
 800cc64:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 800cc68:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800cc6a:	68fa      	ldr	r2, [r7, #12]
 800cc6c:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800cc70:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800cc72:	68fb      	ldr	r3, [r7, #12]
 800cc74:	22ff      	movs	r2, #255	@ 0xff
 800cc76:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800cc7a:	2300      	movs	r3, #0
}
 800cc7c:	4618      	mov	r0, r3
 800cc7e:	3710      	adds	r7, #16
 800cc80:	46bd      	mov	sp, r7
 800cc82:	bd80      	pop	{r7, pc}

0800cc84 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800cc84:	b480      	push	{r7}
 800cc86:	b083      	sub	sp, #12
 800cc88:	af00      	add	r7, sp, #0
 800cc8a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	2243      	movs	r2, #67	@ 0x43
 800cc90:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800cc92:	4b03      	ldr	r3, [pc, #12]	@ (800cca0 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800cc94:	4618      	mov	r0, r3
 800cc96:	370c      	adds	r7, #12
 800cc98:	46bd      	mov	sp, r7
 800cc9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc9e:	4770      	bx	lr
 800cca0:	200000a0 	.word	0x200000a0

0800cca4 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800cca4:	b480      	push	{r7}
 800cca6:	b083      	sub	sp, #12
 800cca8:	af00      	add	r7, sp, #0
 800ccaa:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	2243      	movs	r2, #67	@ 0x43
 800ccb0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800ccb2:	4b03      	ldr	r3, [pc, #12]	@ (800ccc0 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800ccb4:	4618      	mov	r0, r3
 800ccb6:	370c      	adds	r7, #12
 800ccb8:	46bd      	mov	sp, r7
 800ccba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccbe:	4770      	bx	lr
 800ccc0:	2000005c 	.word	0x2000005c

0800ccc4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800ccc4:	b480      	push	{r7}
 800ccc6:	b083      	sub	sp, #12
 800ccc8:	af00      	add	r7, sp, #0
 800ccca:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	2243      	movs	r2, #67	@ 0x43
 800ccd0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800ccd2:	4b03      	ldr	r3, [pc, #12]	@ (800cce0 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800ccd4:	4618      	mov	r0, r3
 800ccd6:	370c      	adds	r7, #12
 800ccd8:	46bd      	mov	sp, r7
 800ccda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccde:	4770      	bx	lr
 800cce0:	200000e4 	.word	0x200000e4

0800cce4 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800cce4:	b480      	push	{r7}
 800cce6:	b083      	sub	sp, #12
 800cce8:	af00      	add	r7, sp, #0
 800ccea:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	220a      	movs	r2, #10
 800ccf0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800ccf2:	4b03      	ldr	r3, [pc, #12]	@ (800cd00 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800ccf4:	4618      	mov	r0, r3
 800ccf6:	370c      	adds	r7, #12
 800ccf8:	46bd      	mov	sp, r7
 800ccfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccfe:	4770      	bx	lr
 800cd00:	20000018 	.word	0x20000018

0800cd04 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800cd04:	b480      	push	{r7}
 800cd06:	b083      	sub	sp, #12
 800cd08:	af00      	add	r7, sp, #0
 800cd0a:	6078      	str	r0, [r7, #4]
 800cd0c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800cd0e:	683b      	ldr	r3, [r7, #0]
 800cd10:	2b00      	cmp	r3, #0
 800cd12:	d101      	bne.n	800cd18 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800cd14:	2303      	movs	r3, #3
 800cd16:	e004      	b.n	800cd22 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	683a      	ldr	r2, [r7, #0]
 800cd1c:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 800cd20:	2300      	movs	r3, #0
}
 800cd22:	4618      	mov	r0, r3
 800cd24:	370c      	adds	r7, #12
 800cd26:	46bd      	mov	sp, r7
 800cd28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd2c:	4770      	bx	lr

0800cd2e <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800cd2e:	b480      	push	{r7}
 800cd30:	b087      	sub	sp, #28
 800cd32:	af00      	add	r7, sp, #0
 800cd34:	60f8      	str	r0, [r7, #12]
 800cd36:	60b9      	str	r1, [r7, #8]
 800cd38:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800cd3a:	68fb      	ldr	r3, [r7, #12]
 800cd3c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cd40:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800cd42:	697b      	ldr	r3, [r7, #20]
 800cd44:	2b00      	cmp	r3, #0
 800cd46:	d101      	bne.n	800cd4c <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800cd48:	2303      	movs	r3, #3
 800cd4a:	e008      	b.n	800cd5e <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800cd4c:	697b      	ldr	r3, [r7, #20]
 800cd4e:	68ba      	ldr	r2, [r7, #8]
 800cd50:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800cd54:	697b      	ldr	r3, [r7, #20]
 800cd56:	687a      	ldr	r2, [r7, #4]
 800cd58:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800cd5c:	2300      	movs	r3, #0
}
 800cd5e:	4618      	mov	r0, r3
 800cd60:	371c      	adds	r7, #28
 800cd62:	46bd      	mov	sp, r7
 800cd64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd68:	4770      	bx	lr

0800cd6a <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800cd6a:	b480      	push	{r7}
 800cd6c:	b085      	sub	sp, #20
 800cd6e:	af00      	add	r7, sp, #0
 800cd70:	6078      	str	r0, [r7, #4]
 800cd72:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800cd74:	687b      	ldr	r3, [r7, #4]
 800cd76:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cd7a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800cd7c:	68fb      	ldr	r3, [r7, #12]
 800cd7e:	2b00      	cmp	r3, #0
 800cd80:	d101      	bne.n	800cd86 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800cd82:	2303      	movs	r3, #3
 800cd84:	e004      	b.n	800cd90 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800cd86:	68fb      	ldr	r3, [r7, #12]
 800cd88:	683a      	ldr	r2, [r7, #0]
 800cd8a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800cd8e:	2300      	movs	r3, #0
}
 800cd90:	4618      	mov	r0, r3
 800cd92:	3714      	adds	r7, #20
 800cd94:	46bd      	mov	sp, r7
 800cd96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd9a:	4770      	bx	lr

0800cd9c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800cd9c:	b580      	push	{r7, lr}
 800cd9e:	b084      	sub	sp, #16
 800cda0:	af00      	add	r7, sp, #0
 800cda2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cdaa:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cdb2:	2b00      	cmp	r3, #0
 800cdb4:	d101      	bne.n	800cdba <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800cdb6:	2303      	movs	r3, #3
 800cdb8:	e016      	b.n	800cde8 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	7c1b      	ldrb	r3, [r3, #16]
 800cdbe:	2b00      	cmp	r3, #0
 800cdc0:	d109      	bne.n	800cdd6 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800cdc2:	68fb      	ldr	r3, [r7, #12]
 800cdc4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800cdc8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800cdcc:	2101      	movs	r1, #1
 800cdce:	6878      	ldr	r0, [r7, #4]
 800cdd0:	f001 fd60 	bl	800e894 <USBD_LL_PrepareReceive>
 800cdd4:	e007      	b.n	800cde6 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800cdd6:	68fb      	ldr	r3, [r7, #12]
 800cdd8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800cddc:	2340      	movs	r3, #64	@ 0x40
 800cdde:	2101      	movs	r1, #1
 800cde0:	6878      	ldr	r0, [r7, #4]
 800cde2:	f001 fd57 	bl	800e894 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800cde6:	2300      	movs	r3, #0
}
 800cde8:	4618      	mov	r0, r3
 800cdea:	3710      	adds	r7, #16
 800cdec:	46bd      	mov	sp, r7
 800cdee:	bd80      	pop	{r7, pc}

0800cdf0 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800cdf0:	b580      	push	{r7, lr}
 800cdf2:	b086      	sub	sp, #24
 800cdf4:	af00      	add	r7, sp, #0
 800cdf6:	60f8      	str	r0, [r7, #12]
 800cdf8:	60b9      	str	r1, [r7, #8]
 800cdfa:	4613      	mov	r3, r2
 800cdfc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800cdfe:	68fb      	ldr	r3, [r7, #12]
 800ce00:	2b00      	cmp	r3, #0
 800ce02:	d101      	bne.n	800ce08 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800ce04:	2303      	movs	r3, #3
 800ce06:	e01f      	b.n	800ce48 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800ce08:	68fb      	ldr	r3, [r7, #12]
 800ce0a:	2200      	movs	r2, #0
 800ce0c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 800ce10:	68fb      	ldr	r3, [r7, #12]
 800ce12:	2200      	movs	r2, #0
 800ce14:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 800ce18:	68fb      	ldr	r3, [r7, #12]
 800ce1a:	2200      	movs	r2, #0
 800ce1c:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800ce20:	68bb      	ldr	r3, [r7, #8]
 800ce22:	2b00      	cmp	r3, #0
 800ce24:	d003      	beq.n	800ce2e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800ce26:	68fb      	ldr	r3, [r7, #12]
 800ce28:	68ba      	ldr	r2, [r7, #8]
 800ce2a:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ce2e:	68fb      	ldr	r3, [r7, #12]
 800ce30:	2201      	movs	r2, #1
 800ce32:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800ce36:	68fb      	ldr	r3, [r7, #12]
 800ce38:	79fa      	ldrb	r2, [r7, #7]
 800ce3a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800ce3c:	68f8      	ldr	r0, [r7, #12]
 800ce3e:	f001 fbbf 	bl	800e5c0 <USBD_LL_Init>
 800ce42:	4603      	mov	r3, r0
 800ce44:	75fb      	strb	r3, [r7, #23]

  return ret;
 800ce46:	7dfb      	ldrb	r3, [r7, #23]
}
 800ce48:	4618      	mov	r0, r3
 800ce4a:	3718      	adds	r7, #24
 800ce4c:	46bd      	mov	sp, r7
 800ce4e:	bd80      	pop	{r7, pc}

0800ce50 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800ce50:	b580      	push	{r7, lr}
 800ce52:	b084      	sub	sp, #16
 800ce54:	af00      	add	r7, sp, #0
 800ce56:	6078      	str	r0, [r7, #4]
 800ce58:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ce5a:	2300      	movs	r3, #0
 800ce5c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800ce5e:	683b      	ldr	r3, [r7, #0]
 800ce60:	2b00      	cmp	r3, #0
 800ce62:	d101      	bne.n	800ce68 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800ce64:	2303      	movs	r3, #3
 800ce66:	e016      	b.n	800ce96 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800ce68:	687b      	ldr	r3, [r7, #4]
 800ce6a:	683a      	ldr	r2, [r7, #0]
 800ce6c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800ce70:	687b      	ldr	r3, [r7, #4]
 800ce72:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ce76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ce78:	2b00      	cmp	r3, #0
 800ce7a:	d00b      	beq.n	800ce94 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ce82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ce84:	f107 020e 	add.w	r2, r7, #14
 800ce88:	4610      	mov	r0, r2
 800ce8a:	4798      	blx	r3
 800ce8c:	4602      	mov	r2, r0
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800ce94:	2300      	movs	r3, #0
}
 800ce96:	4618      	mov	r0, r3
 800ce98:	3710      	adds	r7, #16
 800ce9a:	46bd      	mov	sp, r7
 800ce9c:	bd80      	pop	{r7, pc}

0800ce9e <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800ce9e:	b580      	push	{r7, lr}
 800cea0:	b082      	sub	sp, #8
 800cea2:	af00      	add	r7, sp, #0
 800cea4:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800cea6:	6878      	ldr	r0, [r7, #4]
 800cea8:	f001 fbea 	bl	800e680 <USBD_LL_Start>
 800ceac:	4603      	mov	r3, r0
}
 800ceae:	4618      	mov	r0, r3
 800ceb0:	3708      	adds	r7, #8
 800ceb2:	46bd      	mov	sp, r7
 800ceb4:	bd80      	pop	{r7, pc}

0800ceb6 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800ceb6:	b480      	push	{r7}
 800ceb8:	b083      	sub	sp, #12
 800ceba:	af00      	add	r7, sp, #0
 800cebc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800cebe:	2300      	movs	r3, #0
}
 800cec0:	4618      	mov	r0, r3
 800cec2:	370c      	adds	r7, #12
 800cec4:	46bd      	mov	sp, r7
 800cec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceca:	4770      	bx	lr

0800cecc <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800cecc:	b580      	push	{r7, lr}
 800cece:	b084      	sub	sp, #16
 800ced0:	af00      	add	r7, sp, #0
 800ced2:	6078      	str	r0, [r7, #4]
 800ced4:	460b      	mov	r3, r1
 800ced6:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800ced8:	2303      	movs	r3, #3
 800ceda:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800cedc:	687b      	ldr	r3, [r7, #4]
 800cede:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cee2:	2b00      	cmp	r3, #0
 800cee4:	d009      	beq.n	800cefa <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800cee6:	687b      	ldr	r3, [r7, #4]
 800cee8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ceec:	681b      	ldr	r3, [r3, #0]
 800ceee:	78fa      	ldrb	r2, [r7, #3]
 800cef0:	4611      	mov	r1, r2
 800cef2:	6878      	ldr	r0, [r7, #4]
 800cef4:	4798      	blx	r3
 800cef6:	4603      	mov	r3, r0
 800cef8:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800cefa:	7bfb      	ldrb	r3, [r7, #15]
}
 800cefc:	4618      	mov	r0, r3
 800cefe:	3710      	adds	r7, #16
 800cf00:	46bd      	mov	sp, r7
 800cf02:	bd80      	pop	{r7, pc}

0800cf04 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800cf04:	b580      	push	{r7, lr}
 800cf06:	b082      	sub	sp, #8
 800cf08:	af00      	add	r7, sp, #0
 800cf0a:	6078      	str	r0, [r7, #4]
 800cf0c:	460b      	mov	r3, r1
 800cf0e:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cf16:	2b00      	cmp	r3, #0
 800cf18:	d007      	beq.n	800cf2a <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800cf1a:	687b      	ldr	r3, [r7, #4]
 800cf1c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cf20:	685b      	ldr	r3, [r3, #4]
 800cf22:	78fa      	ldrb	r2, [r7, #3]
 800cf24:	4611      	mov	r1, r2
 800cf26:	6878      	ldr	r0, [r7, #4]
 800cf28:	4798      	blx	r3
  }

  return USBD_OK;
 800cf2a:	2300      	movs	r3, #0
}
 800cf2c:	4618      	mov	r0, r3
 800cf2e:	3708      	adds	r7, #8
 800cf30:	46bd      	mov	sp, r7
 800cf32:	bd80      	pop	{r7, pc}

0800cf34 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800cf34:	b580      	push	{r7, lr}
 800cf36:	b084      	sub	sp, #16
 800cf38:	af00      	add	r7, sp, #0
 800cf3a:	6078      	str	r0, [r7, #4]
 800cf3c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800cf3e:	687b      	ldr	r3, [r7, #4]
 800cf40:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800cf44:	6839      	ldr	r1, [r7, #0]
 800cf46:	4618      	mov	r0, r3
 800cf48:	f000 ff48 	bl	800dddc <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	2201      	movs	r2, #1
 800cf50:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800cf5a:	461a      	mov	r2, r3
 800cf5c:	687b      	ldr	r3, [r7, #4]
 800cf5e:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800cf62:	687b      	ldr	r3, [r7, #4]
 800cf64:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800cf68:	f003 031f 	and.w	r3, r3, #31
 800cf6c:	2b02      	cmp	r3, #2
 800cf6e:	d01a      	beq.n	800cfa6 <USBD_LL_SetupStage+0x72>
 800cf70:	2b02      	cmp	r3, #2
 800cf72:	d822      	bhi.n	800cfba <USBD_LL_SetupStage+0x86>
 800cf74:	2b00      	cmp	r3, #0
 800cf76:	d002      	beq.n	800cf7e <USBD_LL_SetupStage+0x4a>
 800cf78:	2b01      	cmp	r3, #1
 800cf7a:	d00a      	beq.n	800cf92 <USBD_LL_SetupStage+0x5e>
 800cf7c:	e01d      	b.n	800cfba <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800cf84:	4619      	mov	r1, r3
 800cf86:	6878      	ldr	r0, [r7, #4]
 800cf88:	f000 f9f0 	bl	800d36c <USBD_StdDevReq>
 800cf8c:	4603      	mov	r3, r0
 800cf8e:	73fb      	strb	r3, [r7, #15]
      break;
 800cf90:	e020      	b.n	800cfd4 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800cf98:	4619      	mov	r1, r3
 800cf9a:	6878      	ldr	r0, [r7, #4]
 800cf9c:	f000 fa54 	bl	800d448 <USBD_StdItfReq>
 800cfa0:	4603      	mov	r3, r0
 800cfa2:	73fb      	strb	r3, [r7, #15]
      break;
 800cfa4:	e016      	b.n	800cfd4 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800cfac:	4619      	mov	r1, r3
 800cfae:	6878      	ldr	r0, [r7, #4]
 800cfb0:	f000 fa93 	bl	800d4da <USBD_StdEPReq>
 800cfb4:	4603      	mov	r3, r0
 800cfb6:	73fb      	strb	r3, [r7, #15]
      break;
 800cfb8:	e00c      	b.n	800cfd4 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800cfc0:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800cfc4:	b2db      	uxtb	r3, r3
 800cfc6:	4619      	mov	r1, r3
 800cfc8:	6878      	ldr	r0, [r7, #4]
 800cfca:	f001 fbb9 	bl	800e740 <USBD_LL_StallEP>
 800cfce:	4603      	mov	r3, r0
 800cfd0:	73fb      	strb	r3, [r7, #15]
      break;
 800cfd2:	bf00      	nop
  }

  return ret;
 800cfd4:	7bfb      	ldrb	r3, [r7, #15]
}
 800cfd6:	4618      	mov	r0, r3
 800cfd8:	3710      	adds	r7, #16
 800cfda:	46bd      	mov	sp, r7
 800cfdc:	bd80      	pop	{r7, pc}

0800cfde <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800cfde:	b580      	push	{r7, lr}
 800cfe0:	b086      	sub	sp, #24
 800cfe2:	af00      	add	r7, sp, #0
 800cfe4:	60f8      	str	r0, [r7, #12]
 800cfe6:	460b      	mov	r3, r1
 800cfe8:	607a      	str	r2, [r7, #4]
 800cfea:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800cfec:	7afb      	ldrb	r3, [r7, #11]
 800cfee:	2b00      	cmp	r3, #0
 800cff0:	d138      	bne.n	800d064 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800cff2:	68fb      	ldr	r3, [r7, #12]
 800cff4:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800cff8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800cffa:	68fb      	ldr	r3, [r7, #12]
 800cffc:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800d000:	2b03      	cmp	r3, #3
 800d002:	d14a      	bne.n	800d09a <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800d004:	693b      	ldr	r3, [r7, #16]
 800d006:	689a      	ldr	r2, [r3, #8]
 800d008:	693b      	ldr	r3, [r7, #16]
 800d00a:	68db      	ldr	r3, [r3, #12]
 800d00c:	429a      	cmp	r2, r3
 800d00e:	d913      	bls.n	800d038 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800d010:	693b      	ldr	r3, [r7, #16]
 800d012:	689a      	ldr	r2, [r3, #8]
 800d014:	693b      	ldr	r3, [r7, #16]
 800d016:	68db      	ldr	r3, [r3, #12]
 800d018:	1ad2      	subs	r2, r2, r3
 800d01a:	693b      	ldr	r3, [r7, #16]
 800d01c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800d01e:	693b      	ldr	r3, [r7, #16]
 800d020:	68da      	ldr	r2, [r3, #12]
 800d022:	693b      	ldr	r3, [r7, #16]
 800d024:	689b      	ldr	r3, [r3, #8]
 800d026:	4293      	cmp	r3, r2
 800d028:	bf28      	it	cs
 800d02a:	4613      	movcs	r3, r2
 800d02c:	461a      	mov	r2, r3
 800d02e:	6879      	ldr	r1, [r7, #4]
 800d030:	68f8      	ldr	r0, [r7, #12]
 800d032:	f000 ffc7 	bl	800dfc4 <USBD_CtlContinueRx>
 800d036:	e030      	b.n	800d09a <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d038:	68fb      	ldr	r3, [r7, #12]
 800d03a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d03e:	b2db      	uxtb	r3, r3
 800d040:	2b03      	cmp	r3, #3
 800d042:	d10b      	bne.n	800d05c <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800d044:	68fb      	ldr	r3, [r7, #12]
 800d046:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d04a:	691b      	ldr	r3, [r3, #16]
 800d04c:	2b00      	cmp	r3, #0
 800d04e:	d005      	beq.n	800d05c <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800d050:	68fb      	ldr	r3, [r7, #12]
 800d052:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d056:	691b      	ldr	r3, [r3, #16]
 800d058:	68f8      	ldr	r0, [r7, #12]
 800d05a:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800d05c:	68f8      	ldr	r0, [r7, #12]
 800d05e:	f000 ffc2 	bl	800dfe6 <USBD_CtlSendStatus>
 800d062:	e01a      	b.n	800d09a <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d064:	68fb      	ldr	r3, [r7, #12]
 800d066:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d06a:	b2db      	uxtb	r3, r3
 800d06c:	2b03      	cmp	r3, #3
 800d06e:	d114      	bne.n	800d09a <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800d070:	68fb      	ldr	r3, [r7, #12]
 800d072:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d076:	699b      	ldr	r3, [r3, #24]
 800d078:	2b00      	cmp	r3, #0
 800d07a:	d00e      	beq.n	800d09a <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800d07c:	68fb      	ldr	r3, [r7, #12]
 800d07e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d082:	699b      	ldr	r3, [r3, #24]
 800d084:	7afa      	ldrb	r2, [r7, #11]
 800d086:	4611      	mov	r1, r2
 800d088:	68f8      	ldr	r0, [r7, #12]
 800d08a:	4798      	blx	r3
 800d08c:	4603      	mov	r3, r0
 800d08e:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800d090:	7dfb      	ldrb	r3, [r7, #23]
 800d092:	2b00      	cmp	r3, #0
 800d094:	d001      	beq.n	800d09a <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800d096:	7dfb      	ldrb	r3, [r7, #23]
 800d098:	e000      	b.n	800d09c <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800d09a:	2300      	movs	r3, #0
}
 800d09c:	4618      	mov	r0, r3
 800d09e:	3718      	adds	r7, #24
 800d0a0:	46bd      	mov	sp, r7
 800d0a2:	bd80      	pop	{r7, pc}

0800d0a4 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800d0a4:	b580      	push	{r7, lr}
 800d0a6:	b086      	sub	sp, #24
 800d0a8:	af00      	add	r7, sp, #0
 800d0aa:	60f8      	str	r0, [r7, #12]
 800d0ac:	460b      	mov	r3, r1
 800d0ae:	607a      	str	r2, [r7, #4]
 800d0b0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800d0b2:	7afb      	ldrb	r3, [r7, #11]
 800d0b4:	2b00      	cmp	r3, #0
 800d0b6:	d16b      	bne.n	800d190 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800d0b8:	68fb      	ldr	r3, [r7, #12]
 800d0ba:	3314      	adds	r3, #20
 800d0bc:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800d0be:	68fb      	ldr	r3, [r7, #12]
 800d0c0:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800d0c4:	2b02      	cmp	r3, #2
 800d0c6:	d156      	bne.n	800d176 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800d0c8:	693b      	ldr	r3, [r7, #16]
 800d0ca:	689a      	ldr	r2, [r3, #8]
 800d0cc:	693b      	ldr	r3, [r7, #16]
 800d0ce:	68db      	ldr	r3, [r3, #12]
 800d0d0:	429a      	cmp	r2, r3
 800d0d2:	d914      	bls.n	800d0fe <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800d0d4:	693b      	ldr	r3, [r7, #16]
 800d0d6:	689a      	ldr	r2, [r3, #8]
 800d0d8:	693b      	ldr	r3, [r7, #16]
 800d0da:	68db      	ldr	r3, [r3, #12]
 800d0dc:	1ad2      	subs	r2, r2, r3
 800d0de:	693b      	ldr	r3, [r7, #16]
 800d0e0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800d0e2:	693b      	ldr	r3, [r7, #16]
 800d0e4:	689b      	ldr	r3, [r3, #8]
 800d0e6:	461a      	mov	r2, r3
 800d0e8:	6879      	ldr	r1, [r7, #4]
 800d0ea:	68f8      	ldr	r0, [r7, #12]
 800d0ec:	f000 ff3c 	bl	800df68 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d0f0:	2300      	movs	r3, #0
 800d0f2:	2200      	movs	r2, #0
 800d0f4:	2100      	movs	r1, #0
 800d0f6:	68f8      	ldr	r0, [r7, #12]
 800d0f8:	f001 fbcc 	bl	800e894 <USBD_LL_PrepareReceive>
 800d0fc:	e03b      	b.n	800d176 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800d0fe:	693b      	ldr	r3, [r7, #16]
 800d100:	68da      	ldr	r2, [r3, #12]
 800d102:	693b      	ldr	r3, [r7, #16]
 800d104:	689b      	ldr	r3, [r3, #8]
 800d106:	429a      	cmp	r2, r3
 800d108:	d11c      	bne.n	800d144 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800d10a:	693b      	ldr	r3, [r7, #16]
 800d10c:	685a      	ldr	r2, [r3, #4]
 800d10e:	693b      	ldr	r3, [r7, #16]
 800d110:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800d112:	429a      	cmp	r2, r3
 800d114:	d316      	bcc.n	800d144 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800d116:	693b      	ldr	r3, [r7, #16]
 800d118:	685a      	ldr	r2, [r3, #4]
 800d11a:	68fb      	ldr	r3, [r7, #12]
 800d11c:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800d120:	429a      	cmp	r2, r3
 800d122:	d20f      	bcs.n	800d144 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800d124:	2200      	movs	r2, #0
 800d126:	2100      	movs	r1, #0
 800d128:	68f8      	ldr	r0, [r7, #12]
 800d12a:	f000 ff1d 	bl	800df68 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800d12e:	68fb      	ldr	r3, [r7, #12]
 800d130:	2200      	movs	r2, #0
 800d132:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d136:	2300      	movs	r3, #0
 800d138:	2200      	movs	r2, #0
 800d13a:	2100      	movs	r1, #0
 800d13c:	68f8      	ldr	r0, [r7, #12]
 800d13e:	f001 fba9 	bl	800e894 <USBD_LL_PrepareReceive>
 800d142:	e018      	b.n	800d176 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d144:	68fb      	ldr	r3, [r7, #12]
 800d146:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d14a:	b2db      	uxtb	r3, r3
 800d14c:	2b03      	cmp	r3, #3
 800d14e:	d10b      	bne.n	800d168 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800d150:	68fb      	ldr	r3, [r7, #12]
 800d152:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d156:	68db      	ldr	r3, [r3, #12]
 800d158:	2b00      	cmp	r3, #0
 800d15a:	d005      	beq.n	800d168 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800d15c:	68fb      	ldr	r3, [r7, #12]
 800d15e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d162:	68db      	ldr	r3, [r3, #12]
 800d164:	68f8      	ldr	r0, [r7, #12]
 800d166:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800d168:	2180      	movs	r1, #128	@ 0x80
 800d16a:	68f8      	ldr	r0, [r7, #12]
 800d16c:	f001 fae8 	bl	800e740 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800d170:	68f8      	ldr	r0, [r7, #12]
 800d172:	f000 ff4b 	bl	800e00c <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800d176:	68fb      	ldr	r3, [r7, #12]
 800d178:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800d17c:	2b01      	cmp	r3, #1
 800d17e:	d122      	bne.n	800d1c6 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800d180:	68f8      	ldr	r0, [r7, #12]
 800d182:	f7ff fe98 	bl	800ceb6 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800d186:	68fb      	ldr	r3, [r7, #12]
 800d188:	2200      	movs	r2, #0
 800d18a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800d18e:	e01a      	b.n	800d1c6 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d190:	68fb      	ldr	r3, [r7, #12]
 800d192:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d196:	b2db      	uxtb	r3, r3
 800d198:	2b03      	cmp	r3, #3
 800d19a:	d114      	bne.n	800d1c6 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800d19c:	68fb      	ldr	r3, [r7, #12]
 800d19e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d1a2:	695b      	ldr	r3, [r3, #20]
 800d1a4:	2b00      	cmp	r3, #0
 800d1a6:	d00e      	beq.n	800d1c6 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800d1a8:	68fb      	ldr	r3, [r7, #12]
 800d1aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d1ae:	695b      	ldr	r3, [r3, #20]
 800d1b0:	7afa      	ldrb	r2, [r7, #11]
 800d1b2:	4611      	mov	r1, r2
 800d1b4:	68f8      	ldr	r0, [r7, #12]
 800d1b6:	4798      	blx	r3
 800d1b8:	4603      	mov	r3, r0
 800d1ba:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800d1bc:	7dfb      	ldrb	r3, [r7, #23]
 800d1be:	2b00      	cmp	r3, #0
 800d1c0:	d001      	beq.n	800d1c6 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800d1c2:	7dfb      	ldrb	r3, [r7, #23]
 800d1c4:	e000      	b.n	800d1c8 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800d1c6:	2300      	movs	r3, #0
}
 800d1c8:	4618      	mov	r0, r3
 800d1ca:	3718      	adds	r7, #24
 800d1cc:	46bd      	mov	sp, r7
 800d1ce:	bd80      	pop	{r7, pc}

0800d1d0 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800d1d0:	b580      	push	{r7, lr}
 800d1d2:	b082      	sub	sp, #8
 800d1d4:	af00      	add	r7, sp, #0
 800d1d6:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	2201      	movs	r2, #1
 800d1dc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	2200      	movs	r2, #0
 800d1e4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	2200      	movs	r2, #0
 800d1ec:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800d1ee:	687b      	ldr	r3, [r7, #4]
 800d1f0:	2200      	movs	r2, #0
 800d1f2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 800d1f6:	687b      	ldr	r3, [r7, #4]
 800d1f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d1fc:	2b00      	cmp	r3, #0
 800d1fe:	d101      	bne.n	800d204 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800d200:	2303      	movs	r3, #3
 800d202:	e02f      	b.n	800d264 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d20a:	2b00      	cmp	r3, #0
 800d20c:	d00f      	beq.n	800d22e <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800d20e:	687b      	ldr	r3, [r7, #4]
 800d210:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d214:	685b      	ldr	r3, [r3, #4]
 800d216:	2b00      	cmp	r3, #0
 800d218:	d009      	beq.n	800d22e <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d220:	685b      	ldr	r3, [r3, #4]
 800d222:	687a      	ldr	r2, [r7, #4]
 800d224:	6852      	ldr	r2, [r2, #4]
 800d226:	b2d2      	uxtb	r2, r2
 800d228:	4611      	mov	r1, r2
 800d22a:	6878      	ldr	r0, [r7, #4]
 800d22c:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800d22e:	2340      	movs	r3, #64	@ 0x40
 800d230:	2200      	movs	r2, #0
 800d232:	2100      	movs	r1, #0
 800d234:	6878      	ldr	r0, [r7, #4]
 800d236:	f001 fa3e 	bl	800e6b6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800d23a:	687b      	ldr	r3, [r7, #4]
 800d23c:	2201      	movs	r2, #1
 800d23e:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	2240      	movs	r2, #64	@ 0x40
 800d246:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800d24a:	2340      	movs	r3, #64	@ 0x40
 800d24c:	2200      	movs	r2, #0
 800d24e:	2180      	movs	r1, #128	@ 0x80
 800d250:	6878      	ldr	r0, [r7, #4]
 800d252:	f001 fa30 	bl	800e6b6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800d256:	687b      	ldr	r3, [r7, #4]
 800d258:	2201      	movs	r2, #1
 800d25a:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800d25c:	687b      	ldr	r3, [r7, #4]
 800d25e:	2240      	movs	r2, #64	@ 0x40
 800d260:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800d262:	2300      	movs	r3, #0
}
 800d264:	4618      	mov	r0, r3
 800d266:	3708      	adds	r7, #8
 800d268:	46bd      	mov	sp, r7
 800d26a:	bd80      	pop	{r7, pc}

0800d26c <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800d26c:	b480      	push	{r7}
 800d26e:	b083      	sub	sp, #12
 800d270:	af00      	add	r7, sp, #0
 800d272:	6078      	str	r0, [r7, #4]
 800d274:	460b      	mov	r3, r1
 800d276:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800d278:	687b      	ldr	r3, [r7, #4]
 800d27a:	78fa      	ldrb	r2, [r7, #3]
 800d27c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800d27e:	2300      	movs	r3, #0
}
 800d280:	4618      	mov	r0, r3
 800d282:	370c      	adds	r7, #12
 800d284:	46bd      	mov	sp, r7
 800d286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d28a:	4770      	bx	lr

0800d28c <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800d28c:	b480      	push	{r7}
 800d28e:	b083      	sub	sp, #12
 800d290:	af00      	add	r7, sp, #0
 800d292:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d29a:	b2da      	uxtb	r2, r3
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	2204      	movs	r2, #4
 800d2a6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800d2aa:	2300      	movs	r3, #0
}
 800d2ac:	4618      	mov	r0, r3
 800d2ae:	370c      	adds	r7, #12
 800d2b0:	46bd      	mov	sp, r7
 800d2b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2b6:	4770      	bx	lr

0800d2b8 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800d2b8:	b480      	push	{r7}
 800d2ba:	b083      	sub	sp, #12
 800d2bc:	af00      	add	r7, sp, #0
 800d2be:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800d2c0:	687b      	ldr	r3, [r7, #4]
 800d2c2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d2c6:	b2db      	uxtb	r3, r3
 800d2c8:	2b04      	cmp	r3, #4
 800d2ca:	d106      	bne.n	800d2da <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800d2d2:	b2da      	uxtb	r2, r3
 800d2d4:	687b      	ldr	r3, [r7, #4]
 800d2d6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800d2da:	2300      	movs	r3, #0
}
 800d2dc:	4618      	mov	r0, r3
 800d2de:	370c      	adds	r7, #12
 800d2e0:	46bd      	mov	sp, r7
 800d2e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2e6:	4770      	bx	lr

0800d2e8 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800d2e8:	b580      	push	{r7, lr}
 800d2ea:	b082      	sub	sp, #8
 800d2ec:	af00      	add	r7, sp, #0
 800d2ee:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d2f6:	2b00      	cmp	r3, #0
 800d2f8:	d101      	bne.n	800d2fe <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800d2fa:	2303      	movs	r3, #3
 800d2fc:	e012      	b.n	800d324 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d2fe:	687b      	ldr	r3, [r7, #4]
 800d300:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d304:	b2db      	uxtb	r3, r3
 800d306:	2b03      	cmp	r3, #3
 800d308:	d10b      	bne.n	800d322 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d310:	69db      	ldr	r3, [r3, #28]
 800d312:	2b00      	cmp	r3, #0
 800d314:	d005      	beq.n	800d322 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d31c:	69db      	ldr	r3, [r3, #28]
 800d31e:	6878      	ldr	r0, [r7, #4]
 800d320:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800d322:	2300      	movs	r3, #0
}
 800d324:	4618      	mov	r0, r3
 800d326:	3708      	adds	r7, #8
 800d328:	46bd      	mov	sp, r7
 800d32a:	bd80      	pop	{r7, pc}

0800d32c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800d32c:	b480      	push	{r7}
 800d32e:	b087      	sub	sp, #28
 800d330:	af00      	add	r7, sp, #0
 800d332:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800d338:	697b      	ldr	r3, [r7, #20]
 800d33a:	781b      	ldrb	r3, [r3, #0]
 800d33c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800d33e:	697b      	ldr	r3, [r7, #20]
 800d340:	3301      	adds	r3, #1
 800d342:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800d344:	697b      	ldr	r3, [r7, #20]
 800d346:	781b      	ldrb	r3, [r3, #0]
 800d348:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800d34a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800d34e:	021b      	lsls	r3, r3, #8
 800d350:	b21a      	sxth	r2, r3
 800d352:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800d356:	4313      	orrs	r3, r2
 800d358:	b21b      	sxth	r3, r3
 800d35a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800d35c:	89fb      	ldrh	r3, [r7, #14]
}
 800d35e:	4618      	mov	r0, r3
 800d360:	371c      	adds	r7, #28
 800d362:	46bd      	mov	sp, r7
 800d364:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d368:	4770      	bx	lr
	...

0800d36c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d36c:	b580      	push	{r7, lr}
 800d36e:	b084      	sub	sp, #16
 800d370:	af00      	add	r7, sp, #0
 800d372:	6078      	str	r0, [r7, #4]
 800d374:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d376:	2300      	movs	r3, #0
 800d378:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d37a:	683b      	ldr	r3, [r7, #0]
 800d37c:	781b      	ldrb	r3, [r3, #0]
 800d37e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d382:	2b40      	cmp	r3, #64	@ 0x40
 800d384:	d005      	beq.n	800d392 <USBD_StdDevReq+0x26>
 800d386:	2b40      	cmp	r3, #64	@ 0x40
 800d388:	d853      	bhi.n	800d432 <USBD_StdDevReq+0xc6>
 800d38a:	2b00      	cmp	r3, #0
 800d38c:	d00b      	beq.n	800d3a6 <USBD_StdDevReq+0x3a>
 800d38e:	2b20      	cmp	r3, #32
 800d390:	d14f      	bne.n	800d432 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800d392:	687b      	ldr	r3, [r7, #4]
 800d394:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d398:	689b      	ldr	r3, [r3, #8]
 800d39a:	6839      	ldr	r1, [r7, #0]
 800d39c:	6878      	ldr	r0, [r7, #4]
 800d39e:	4798      	blx	r3
 800d3a0:	4603      	mov	r3, r0
 800d3a2:	73fb      	strb	r3, [r7, #15]
      break;
 800d3a4:	e04a      	b.n	800d43c <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d3a6:	683b      	ldr	r3, [r7, #0]
 800d3a8:	785b      	ldrb	r3, [r3, #1]
 800d3aa:	2b09      	cmp	r3, #9
 800d3ac:	d83b      	bhi.n	800d426 <USBD_StdDevReq+0xba>
 800d3ae:	a201      	add	r2, pc, #4	@ (adr r2, 800d3b4 <USBD_StdDevReq+0x48>)
 800d3b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d3b4:	0800d409 	.word	0x0800d409
 800d3b8:	0800d41d 	.word	0x0800d41d
 800d3bc:	0800d427 	.word	0x0800d427
 800d3c0:	0800d413 	.word	0x0800d413
 800d3c4:	0800d427 	.word	0x0800d427
 800d3c8:	0800d3e7 	.word	0x0800d3e7
 800d3cc:	0800d3dd 	.word	0x0800d3dd
 800d3d0:	0800d427 	.word	0x0800d427
 800d3d4:	0800d3ff 	.word	0x0800d3ff
 800d3d8:	0800d3f1 	.word	0x0800d3f1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800d3dc:	6839      	ldr	r1, [r7, #0]
 800d3de:	6878      	ldr	r0, [r7, #4]
 800d3e0:	f000 f9de 	bl	800d7a0 <USBD_GetDescriptor>
          break;
 800d3e4:	e024      	b.n	800d430 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800d3e6:	6839      	ldr	r1, [r7, #0]
 800d3e8:	6878      	ldr	r0, [r7, #4]
 800d3ea:	f000 fb6d 	bl	800dac8 <USBD_SetAddress>
          break;
 800d3ee:	e01f      	b.n	800d430 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800d3f0:	6839      	ldr	r1, [r7, #0]
 800d3f2:	6878      	ldr	r0, [r7, #4]
 800d3f4:	f000 fbac 	bl	800db50 <USBD_SetConfig>
 800d3f8:	4603      	mov	r3, r0
 800d3fa:	73fb      	strb	r3, [r7, #15]
          break;
 800d3fc:	e018      	b.n	800d430 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800d3fe:	6839      	ldr	r1, [r7, #0]
 800d400:	6878      	ldr	r0, [r7, #4]
 800d402:	f000 fc4b 	bl	800dc9c <USBD_GetConfig>
          break;
 800d406:	e013      	b.n	800d430 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800d408:	6839      	ldr	r1, [r7, #0]
 800d40a:	6878      	ldr	r0, [r7, #4]
 800d40c:	f000 fc7c 	bl	800dd08 <USBD_GetStatus>
          break;
 800d410:	e00e      	b.n	800d430 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800d412:	6839      	ldr	r1, [r7, #0]
 800d414:	6878      	ldr	r0, [r7, #4]
 800d416:	f000 fcab 	bl	800dd70 <USBD_SetFeature>
          break;
 800d41a:	e009      	b.n	800d430 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800d41c:	6839      	ldr	r1, [r7, #0]
 800d41e:	6878      	ldr	r0, [r7, #4]
 800d420:	f000 fcba 	bl	800dd98 <USBD_ClrFeature>
          break;
 800d424:	e004      	b.n	800d430 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800d426:	6839      	ldr	r1, [r7, #0]
 800d428:	6878      	ldr	r0, [r7, #4]
 800d42a:	f000 fd11 	bl	800de50 <USBD_CtlError>
          break;
 800d42e:	bf00      	nop
      }
      break;
 800d430:	e004      	b.n	800d43c <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800d432:	6839      	ldr	r1, [r7, #0]
 800d434:	6878      	ldr	r0, [r7, #4]
 800d436:	f000 fd0b 	bl	800de50 <USBD_CtlError>
      break;
 800d43a:	bf00      	nop
  }

  return ret;
 800d43c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d43e:	4618      	mov	r0, r3
 800d440:	3710      	adds	r7, #16
 800d442:	46bd      	mov	sp, r7
 800d444:	bd80      	pop	{r7, pc}
 800d446:	bf00      	nop

0800d448 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d448:	b580      	push	{r7, lr}
 800d44a:	b084      	sub	sp, #16
 800d44c:	af00      	add	r7, sp, #0
 800d44e:	6078      	str	r0, [r7, #4]
 800d450:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d452:	2300      	movs	r3, #0
 800d454:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d456:	683b      	ldr	r3, [r7, #0]
 800d458:	781b      	ldrb	r3, [r3, #0]
 800d45a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d45e:	2b40      	cmp	r3, #64	@ 0x40
 800d460:	d005      	beq.n	800d46e <USBD_StdItfReq+0x26>
 800d462:	2b40      	cmp	r3, #64	@ 0x40
 800d464:	d82f      	bhi.n	800d4c6 <USBD_StdItfReq+0x7e>
 800d466:	2b00      	cmp	r3, #0
 800d468:	d001      	beq.n	800d46e <USBD_StdItfReq+0x26>
 800d46a:	2b20      	cmp	r3, #32
 800d46c:	d12b      	bne.n	800d4c6 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800d46e:	687b      	ldr	r3, [r7, #4]
 800d470:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d474:	b2db      	uxtb	r3, r3
 800d476:	3b01      	subs	r3, #1
 800d478:	2b02      	cmp	r3, #2
 800d47a:	d81d      	bhi.n	800d4b8 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800d47c:	683b      	ldr	r3, [r7, #0]
 800d47e:	889b      	ldrh	r3, [r3, #4]
 800d480:	b2db      	uxtb	r3, r3
 800d482:	2b01      	cmp	r3, #1
 800d484:	d813      	bhi.n	800d4ae <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d48c:	689b      	ldr	r3, [r3, #8]
 800d48e:	6839      	ldr	r1, [r7, #0]
 800d490:	6878      	ldr	r0, [r7, #4]
 800d492:	4798      	blx	r3
 800d494:	4603      	mov	r3, r0
 800d496:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800d498:	683b      	ldr	r3, [r7, #0]
 800d49a:	88db      	ldrh	r3, [r3, #6]
 800d49c:	2b00      	cmp	r3, #0
 800d49e:	d110      	bne.n	800d4c2 <USBD_StdItfReq+0x7a>
 800d4a0:	7bfb      	ldrb	r3, [r7, #15]
 800d4a2:	2b00      	cmp	r3, #0
 800d4a4:	d10d      	bne.n	800d4c2 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800d4a6:	6878      	ldr	r0, [r7, #4]
 800d4a8:	f000 fd9d 	bl	800dfe6 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800d4ac:	e009      	b.n	800d4c2 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800d4ae:	6839      	ldr	r1, [r7, #0]
 800d4b0:	6878      	ldr	r0, [r7, #4]
 800d4b2:	f000 fccd 	bl	800de50 <USBD_CtlError>
          break;
 800d4b6:	e004      	b.n	800d4c2 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800d4b8:	6839      	ldr	r1, [r7, #0]
 800d4ba:	6878      	ldr	r0, [r7, #4]
 800d4bc:	f000 fcc8 	bl	800de50 <USBD_CtlError>
          break;
 800d4c0:	e000      	b.n	800d4c4 <USBD_StdItfReq+0x7c>
          break;
 800d4c2:	bf00      	nop
      }
      break;
 800d4c4:	e004      	b.n	800d4d0 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800d4c6:	6839      	ldr	r1, [r7, #0]
 800d4c8:	6878      	ldr	r0, [r7, #4]
 800d4ca:	f000 fcc1 	bl	800de50 <USBD_CtlError>
      break;
 800d4ce:	bf00      	nop
  }

  return ret;
 800d4d0:	7bfb      	ldrb	r3, [r7, #15]
}
 800d4d2:	4618      	mov	r0, r3
 800d4d4:	3710      	adds	r7, #16
 800d4d6:	46bd      	mov	sp, r7
 800d4d8:	bd80      	pop	{r7, pc}

0800d4da <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d4da:	b580      	push	{r7, lr}
 800d4dc:	b084      	sub	sp, #16
 800d4de:	af00      	add	r7, sp, #0
 800d4e0:	6078      	str	r0, [r7, #4]
 800d4e2:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800d4e4:	2300      	movs	r3, #0
 800d4e6:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800d4e8:	683b      	ldr	r3, [r7, #0]
 800d4ea:	889b      	ldrh	r3, [r3, #4]
 800d4ec:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d4ee:	683b      	ldr	r3, [r7, #0]
 800d4f0:	781b      	ldrb	r3, [r3, #0]
 800d4f2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d4f6:	2b40      	cmp	r3, #64	@ 0x40
 800d4f8:	d007      	beq.n	800d50a <USBD_StdEPReq+0x30>
 800d4fa:	2b40      	cmp	r3, #64	@ 0x40
 800d4fc:	f200 8145 	bhi.w	800d78a <USBD_StdEPReq+0x2b0>
 800d500:	2b00      	cmp	r3, #0
 800d502:	d00c      	beq.n	800d51e <USBD_StdEPReq+0x44>
 800d504:	2b20      	cmp	r3, #32
 800d506:	f040 8140 	bne.w	800d78a <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800d50a:	687b      	ldr	r3, [r7, #4]
 800d50c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d510:	689b      	ldr	r3, [r3, #8]
 800d512:	6839      	ldr	r1, [r7, #0]
 800d514:	6878      	ldr	r0, [r7, #4]
 800d516:	4798      	blx	r3
 800d518:	4603      	mov	r3, r0
 800d51a:	73fb      	strb	r3, [r7, #15]
      break;
 800d51c:	e13a      	b.n	800d794 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d51e:	683b      	ldr	r3, [r7, #0]
 800d520:	785b      	ldrb	r3, [r3, #1]
 800d522:	2b03      	cmp	r3, #3
 800d524:	d007      	beq.n	800d536 <USBD_StdEPReq+0x5c>
 800d526:	2b03      	cmp	r3, #3
 800d528:	f300 8129 	bgt.w	800d77e <USBD_StdEPReq+0x2a4>
 800d52c:	2b00      	cmp	r3, #0
 800d52e:	d07f      	beq.n	800d630 <USBD_StdEPReq+0x156>
 800d530:	2b01      	cmp	r3, #1
 800d532:	d03c      	beq.n	800d5ae <USBD_StdEPReq+0xd4>
 800d534:	e123      	b.n	800d77e <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d53c:	b2db      	uxtb	r3, r3
 800d53e:	2b02      	cmp	r3, #2
 800d540:	d002      	beq.n	800d548 <USBD_StdEPReq+0x6e>
 800d542:	2b03      	cmp	r3, #3
 800d544:	d016      	beq.n	800d574 <USBD_StdEPReq+0x9a>
 800d546:	e02c      	b.n	800d5a2 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d548:	7bbb      	ldrb	r3, [r7, #14]
 800d54a:	2b00      	cmp	r3, #0
 800d54c:	d00d      	beq.n	800d56a <USBD_StdEPReq+0x90>
 800d54e:	7bbb      	ldrb	r3, [r7, #14]
 800d550:	2b80      	cmp	r3, #128	@ 0x80
 800d552:	d00a      	beq.n	800d56a <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800d554:	7bbb      	ldrb	r3, [r7, #14]
 800d556:	4619      	mov	r1, r3
 800d558:	6878      	ldr	r0, [r7, #4]
 800d55a:	f001 f8f1 	bl	800e740 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800d55e:	2180      	movs	r1, #128	@ 0x80
 800d560:	6878      	ldr	r0, [r7, #4]
 800d562:	f001 f8ed 	bl	800e740 <USBD_LL_StallEP>
 800d566:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800d568:	e020      	b.n	800d5ac <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800d56a:	6839      	ldr	r1, [r7, #0]
 800d56c:	6878      	ldr	r0, [r7, #4]
 800d56e:	f000 fc6f 	bl	800de50 <USBD_CtlError>
              break;
 800d572:	e01b      	b.n	800d5ac <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800d574:	683b      	ldr	r3, [r7, #0]
 800d576:	885b      	ldrh	r3, [r3, #2]
 800d578:	2b00      	cmp	r3, #0
 800d57a:	d10e      	bne.n	800d59a <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800d57c:	7bbb      	ldrb	r3, [r7, #14]
 800d57e:	2b00      	cmp	r3, #0
 800d580:	d00b      	beq.n	800d59a <USBD_StdEPReq+0xc0>
 800d582:	7bbb      	ldrb	r3, [r7, #14]
 800d584:	2b80      	cmp	r3, #128	@ 0x80
 800d586:	d008      	beq.n	800d59a <USBD_StdEPReq+0xc0>
 800d588:	683b      	ldr	r3, [r7, #0]
 800d58a:	88db      	ldrh	r3, [r3, #6]
 800d58c:	2b00      	cmp	r3, #0
 800d58e:	d104      	bne.n	800d59a <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800d590:	7bbb      	ldrb	r3, [r7, #14]
 800d592:	4619      	mov	r1, r3
 800d594:	6878      	ldr	r0, [r7, #4]
 800d596:	f001 f8d3 	bl	800e740 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800d59a:	6878      	ldr	r0, [r7, #4]
 800d59c:	f000 fd23 	bl	800dfe6 <USBD_CtlSendStatus>

              break;
 800d5a0:	e004      	b.n	800d5ac <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800d5a2:	6839      	ldr	r1, [r7, #0]
 800d5a4:	6878      	ldr	r0, [r7, #4]
 800d5a6:	f000 fc53 	bl	800de50 <USBD_CtlError>
              break;
 800d5aa:	bf00      	nop
          }
          break;
 800d5ac:	e0ec      	b.n	800d788 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800d5ae:	687b      	ldr	r3, [r7, #4]
 800d5b0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d5b4:	b2db      	uxtb	r3, r3
 800d5b6:	2b02      	cmp	r3, #2
 800d5b8:	d002      	beq.n	800d5c0 <USBD_StdEPReq+0xe6>
 800d5ba:	2b03      	cmp	r3, #3
 800d5bc:	d016      	beq.n	800d5ec <USBD_StdEPReq+0x112>
 800d5be:	e030      	b.n	800d622 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d5c0:	7bbb      	ldrb	r3, [r7, #14]
 800d5c2:	2b00      	cmp	r3, #0
 800d5c4:	d00d      	beq.n	800d5e2 <USBD_StdEPReq+0x108>
 800d5c6:	7bbb      	ldrb	r3, [r7, #14]
 800d5c8:	2b80      	cmp	r3, #128	@ 0x80
 800d5ca:	d00a      	beq.n	800d5e2 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800d5cc:	7bbb      	ldrb	r3, [r7, #14]
 800d5ce:	4619      	mov	r1, r3
 800d5d0:	6878      	ldr	r0, [r7, #4]
 800d5d2:	f001 f8b5 	bl	800e740 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800d5d6:	2180      	movs	r1, #128	@ 0x80
 800d5d8:	6878      	ldr	r0, [r7, #4]
 800d5da:	f001 f8b1 	bl	800e740 <USBD_LL_StallEP>
 800d5de:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800d5e0:	e025      	b.n	800d62e <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800d5e2:	6839      	ldr	r1, [r7, #0]
 800d5e4:	6878      	ldr	r0, [r7, #4]
 800d5e6:	f000 fc33 	bl	800de50 <USBD_CtlError>
              break;
 800d5ea:	e020      	b.n	800d62e <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800d5ec:	683b      	ldr	r3, [r7, #0]
 800d5ee:	885b      	ldrh	r3, [r3, #2]
 800d5f0:	2b00      	cmp	r3, #0
 800d5f2:	d11b      	bne.n	800d62c <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800d5f4:	7bbb      	ldrb	r3, [r7, #14]
 800d5f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d5fa:	2b00      	cmp	r3, #0
 800d5fc:	d004      	beq.n	800d608 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800d5fe:	7bbb      	ldrb	r3, [r7, #14]
 800d600:	4619      	mov	r1, r3
 800d602:	6878      	ldr	r0, [r7, #4]
 800d604:	f001 f8bb 	bl	800e77e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800d608:	6878      	ldr	r0, [r7, #4]
 800d60a:	f000 fcec 	bl	800dfe6 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800d60e:	687b      	ldr	r3, [r7, #4]
 800d610:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d614:	689b      	ldr	r3, [r3, #8]
 800d616:	6839      	ldr	r1, [r7, #0]
 800d618:	6878      	ldr	r0, [r7, #4]
 800d61a:	4798      	blx	r3
 800d61c:	4603      	mov	r3, r0
 800d61e:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800d620:	e004      	b.n	800d62c <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800d622:	6839      	ldr	r1, [r7, #0]
 800d624:	6878      	ldr	r0, [r7, #4]
 800d626:	f000 fc13 	bl	800de50 <USBD_CtlError>
              break;
 800d62a:	e000      	b.n	800d62e <USBD_StdEPReq+0x154>
              break;
 800d62c:	bf00      	nop
          }
          break;
 800d62e:	e0ab      	b.n	800d788 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800d630:	687b      	ldr	r3, [r7, #4]
 800d632:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d636:	b2db      	uxtb	r3, r3
 800d638:	2b02      	cmp	r3, #2
 800d63a:	d002      	beq.n	800d642 <USBD_StdEPReq+0x168>
 800d63c:	2b03      	cmp	r3, #3
 800d63e:	d032      	beq.n	800d6a6 <USBD_StdEPReq+0x1cc>
 800d640:	e097      	b.n	800d772 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d642:	7bbb      	ldrb	r3, [r7, #14]
 800d644:	2b00      	cmp	r3, #0
 800d646:	d007      	beq.n	800d658 <USBD_StdEPReq+0x17e>
 800d648:	7bbb      	ldrb	r3, [r7, #14]
 800d64a:	2b80      	cmp	r3, #128	@ 0x80
 800d64c:	d004      	beq.n	800d658 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800d64e:	6839      	ldr	r1, [r7, #0]
 800d650:	6878      	ldr	r0, [r7, #4]
 800d652:	f000 fbfd 	bl	800de50 <USBD_CtlError>
                break;
 800d656:	e091      	b.n	800d77c <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d658:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d65c:	2b00      	cmp	r3, #0
 800d65e:	da0b      	bge.n	800d678 <USBD_StdEPReq+0x19e>
 800d660:	7bbb      	ldrb	r3, [r7, #14]
 800d662:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d666:	4613      	mov	r3, r2
 800d668:	009b      	lsls	r3, r3, #2
 800d66a:	4413      	add	r3, r2
 800d66c:	009b      	lsls	r3, r3, #2
 800d66e:	3310      	adds	r3, #16
 800d670:	687a      	ldr	r2, [r7, #4]
 800d672:	4413      	add	r3, r2
 800d674:	3304      	adds	r3, #4
 800d676:	e00b      	b.n	800d690 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800d678:	7bbb      	ldrb	r3, [r7, #14]
 800d67a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d67e:	4613      	mov	r3, r2
 800d680:	009b      	lsls	r3, r3, #2
 800d682:	4413      	add	r3, r2
 800d684:	009b      	lsls	r3, r3, #2
 800d686:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800d68a:	687a      	ldr	r2, [r7, #4]
 800d68c:	4413      	add	r3, r2
 800d68e:	3304      	adds	r3, #4
 800d690:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800d692:	68bb      	ldr	r3, [r7, #8]
 800d694:	2200      	movs	r2, #0
 800d696:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800d698:	68bb      	ldr	r3, [r7, #8]
 800d69a:	2202      	movs	r2, #2
 800d69c:	4619      	mov	r1, r3
 800d69e:	6878      	ldr	r0, [r7, #4]
 800d6a0:	f000 fc47 	bl	800df32 <USBD_CtlSendData>
              break;
 800d6a4:	e06a      	b.n	800d77c <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800d6a6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d6aa:	2b00      	cmp	r3, #0
 800d6ac:	da11      	bge.n	800d6d2 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800d6ae:	7bbb      	ldrb	r3, [r7, #14]
 800d6b0:	f003 020f 	and.w	r2, r3, #15
 800d6b4:	6879      	ldr	r1, [r7, #4]
 800d6b6:	4613      	mov	r3, r2
 800d6b8:	009b      	lsls	r3, r3, #2
 800d6ba:	4413      	add	r3, r2
 800d6bc:	009b      	lsls	r3, r3, #2
 800d6be:	440b      	add	r3, r1
 800d6c0:	3324      	adds	r3, #36	@ 0x24
 800d6c2:	881b      	ldrh	r3, [r3, #0]
 800d6c4:	2b00      	cmp	r3, #0
 800d6c6:	d117      	bne.n	800d6f8 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800d6c8:	6839      	ldr	r1, [r7, #0]
 800d6ca:	6878      	ldr	r0, [r7, #4]
 800d6cc:	f000 fbc0 	bl	800de50 <USBD_CtlError>
                  break;
 800d6d0:	e054      	b.n	800d77c <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800d6d2:	7bbb      	ldrb	r3, [r7, #14]
 800d6d4:	f003 020f 	and.w	r2, r3, #15
 800d6d8:	6879      	ldr	r1, [r7, #4]
 800d6da:	4613      	mov	r3, r2
 800d6dc:	009b      	lsls	r3, r3, #2
 800d6de:	4413      	add	r3, r2
 800d6e0:	009b      	lsls	r3, r3, #2
 800d6e2:	440b      	add	r3, r1
 800d6e4:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800d6e8:	881b      	ldrh	r3, [r3, #0]
 800d6ea:	2b00      	cmp	r3, #0
 800d6ec:	d104      	bne.n	800d6f8 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800d6ee:	6839      	ldr	r1, [r7, #0]
 800d6f0:	6878      	ldr	r0, [r7, #4]
 800d6f2:	f000 fbad 	bl	800de50 <USBD_CtlError>
                  break;
 800d6f6:	e041      	b.n	800d77c <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d6f8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d6fc:	2b00      	cmp	r3, #0
 800d6fe:	da0b      	bge.n	800d718 <USBD_StdEPReq+0x23e>
 800d700:	7bbb      	ldrb	r3, [r7, #14]
 800d702:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d706:	4613      	mov	r3, r2
 800d708:	009b      	lsls	r3, r3, #2
 800d70a:	4413      	add	r3, r2
 800d70c:	009b      	lsls	r3, r3, #2
 800d70e:	3310      	adds	r3, #16
 800d710:	687a      	ldr	r2, [r7, #4]
 800d712:	4413      	add	r3, r2
 800d714:	3304      	adds	r3, #4
 800d716:	e00b      	b.n	800d730 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800d718:	7bbb      	ldrb	r3, [r7, #14]
 800d71a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d71e:	4613      	mov	r3, r2
 800d720:	009b      	lsls	r3, r3, #2
 800d722:	4413      	add	r3, r2
 800d724:	009b      	lsls	r3, r3, #2
 800d726:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800d72a:	687a      	ldr	r2, [r7, #4]
 800d72c:	4413      	add	r3, r2
 800d72e:	3304      	adds	r3, #4
 800d730:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800d732:	7bbb      	ldrb	r3, [r7, #14]
 800d734:	2b00      	cmp	r3, #0
 800d736:	d002      	beq.n	800d73e <USBD_StdEPReq+0x264>
 800d738:	7bbb      	ldrb	r3, [r7, #14]
 800d73a:	2b80      	cmp	r3, #128	@ 0x80
 800d73c:	d103      	bne.n	800d746 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800d73e:	68bb      	ldr	r3, [r7, #8]
 800d740:	2200      	movs	r2, #0
 800d742:	601a      	str	r2, [r3, #0]
 800d744:	e00e      	b.n	800d764 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800d746:	7bbb      	ldrb	r3, [r7, #14]
 800d748:	4619      	mov	r1, r3
 800d74a:	6878      	ldr	r0, [r7, #4]
 800d74c:	f001 f836 	bl	800e7bc <USBD_LL_IsStallEP>
 800d750:	4603      	mov	r3, r0
 800d752:	2b00      	cmp	r3, #0
 800d754:	d003      	beq.n	800d75e <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800d756:	68bb      	ldr	r3, [r7, #8]
 800d758:	2201      	movs	r2, #1
 800d75a:	601a      	str	r2, [r3, #0]
 800d75c:	e002      	b.n	800d764 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800d75e:	68bb      	ldr	r3, [r7, #8]
 800d760:	2200      	movs	r2, #0
 800d762:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800d764:	68bb      	ldr	r3, [r7, #8]
 800d766:	2202      	movs	r2, #2
 800d768:	4619      	mov	r1, r3
 800d76a:	6878      	ldr	r0, [r7, #4]
 800d76c:	f000 fbe1 	bl	800df32 <USBD_CtlSendData>
              break;
 800d770:	e004      	b.n	800d77c <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800d772:	6839      	ldr	r1, [r7, #0]
 800d774:	6878      	ldr	r0, [r7, #4]
 800d776:	f000 fb6b 	bl	800de50 <USBD_CtlError>
              break;
 800d77a:	bf00      	nop
          }
          break;
 800d77c:	e004      	b.n	800d788 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800d77e:	6839      	ldr	r1, [r7, #0]
 800d780:	6878      	ldr	r0, [r7, #4]
 800d782:	f000 fb65 	bl	800de50 <USBD_CtlError>
          break;
 800d786:	bf00      	nop
      }
      break;
 800d788:	e004      	b.n	800d794 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800d78a:	6839      	ldr	r1, [r7, #0]
 800d78c:	6878      	ldr	r0, [r7, #4]
 800d78e:	f000 fb5f 	bl	800de50 <USBD_CtlError>
      break;
 800d792:	bf00      	nop
  }

  return ret;
 800d794:	7bfb      	ldrb	r3, [r7, #15]
}
 800d796:	4618      	mov	r0, r3
 800d798:	3710      	adds	r7, #16
 800d79a:	46bd      	mov	sp, r7
 800d79c:	bd80      	pop	{r7, pc}
	...

0800d7a0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d7a0:	b580      	push	{r7, lr}
 800d7a2:	b084      	sub	sp, #16
 800d7a4:	af00      	add	r7, sp, #0
 800d7a6:	6078      	str	r0, [r7, #4]
 800d7a8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800d7aa:	2300      	movs	r3, #0
 800d7ac:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800d7ae:	2300      	movs	r3, #0
 800d7b0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800d7b2:	2300      	movs	r3, #0
 800d7b4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800d7b6:	683b      	ldr	r3, [r7, #0]
 800d7b8:	885b      	ldrh	r3, [r3, #2]
 800d7ba:	0a1b      	lsrs	r3, r3, #8
 800d7bc:	b29b      	uxth	r3, r3
 800d7be:	3b01      	subs	r3, #1
 800d7c0:	2b0e      	cmp	r3, #14
 800d7c2:	f200 8152 	bhi.w	800da6a <USBD_GetDescriptor+0x2ca>
 800d7c6:	a201      	add	r2, pc, #4	@ (adr r2, 800d7cc <USBD_GetDescriptor+0x2c>)
 800d7c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d7cc:	0800d83d 	.word	0x0800d83d
 800d7d0:	0800d855 	.word	0x0800d855
 800d7d4:	0800d895 	.word	0x0800d895
 800d7d8:	0800da6b 	.word	0x0800da6b
 800d7dc:	0800da6b 	.word	0x0800da6b
 800d7e0:	0800da0b 	.word	0x0800da0b
 800d7e4:	0800da37 	.word	0x0800da37
 800d7e8:	0800da6b 	.word	0x0800da6b
 800d7ec:	0800da6b 	.word	0x0800da6b
 800d7f0:	0800da6b 	.word	0x0800da6b
 800d7f4:	0800da6b 	.word	0x0800da6b
 800d7f8:	0800da6b 	.word	0x0800da6b
 800d7fc:	0800da6b 	.word	0x0800da6b
 800d800:	0800da6b 	.word	0x0800da6b
 800d804:	0800d809 	.word	0x0800d809
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d80e:	69db      	ldr	r3, [r3, #28]
 800d810:	2b00      	cmp	r3, #0
 800d812:	d00b      	beq.n	800d82c <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800d814:	687b      	ldr	r3, [r7, #4]
 800d816:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d81a:	69db      	ldr	r3, [r3, #28]
 800d81c:	687a      	ldr	r2, [r7, #4]
 800d81e:	7c12      	ldrb	r2, [r2, #16]
 800d820:	f107 0108 	add.w	r1, r7, #8
 800d824:	4610      	mov	r0, r2
 800d826:	4798      	blx	r3
 800d828:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d82a:	e126      	b.n	800da7a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800d82c:	6839      	ldr	r1, [r7, #0]
 800d82e:	6878      	ldr	r0, [r7, #4]
 800d830:	f000 fb0e 	bl	800de50 <USBD_CtlError>
        err++;
 800d834:	7afb      	ldrb	r3, [r7, #11]
 800d836:	3301      	adds	r3, #1
 800d838:	72fb      	strb	r3, [r7, #11]
      break;
 800d83a:	e11e      	b.n	800da7a <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800d83c:	687b      	ldr	r3, [r7, #4]
 800d83e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d842:	681b      	ldr	r3, [r3, #0]
 800d844:	687a      	ldr	r2, [r7, #4]
 800d846:	7c12      	ldrb	r2, [r2, #16]
 800d848:	f107 0108 	add.w	r1, r7, #8
 800d84c:	4610      	mov	r0, r2
 800d84e:	4798      	blx	r3
 800d850:	60f8      	str	r0, [r7, #12]
      break;
 800d852:	e112      	b.n	800da7a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d854:	687b      	ldr	r3, [r7, #4]
 800d856:	7c1b      	ldrb	r3, [r3, #16]
 800d858:	2b00      	cmp	r3, #0
 800d85a:	d10d      	bne.n	800d878 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800d85c:	687b      	ldr	r3, [r7, #4]
 800d85e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d862:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d864:	f107 0208 	add.w	r2, r7, #8
 800d868:	4610      	mov	r0, r2
 800d86a:	4798      	blx	r3
 800d86c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d86e:	68fb      	ldr	r3, [r7, #12]
 800d870:	3301      	adds	r3, #1
 800d872:	2202      	movs	r2, #2
 800d874:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800d876:	e100      	b.n	800da7a <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d87e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d880:	f107 0208 	add.w	r2, r7, #8
 800d884:	4610      	mov	r0, r2
 800d886:	4798      	blx	r3
 800d888:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d88a:	68fb      	ldr	r3, [r7, #12]
 800d88c:	3301      	adds	r3, #1
 800d88e:	2202      	movs	r2, #2
 800d890:	701a      	strb	r2, [r3, #0]
      break;
 800d892:	e0f2      	b.n	800da7a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800d894:	683b      	ldr	r3, [r7, #0]
 800d896:	885b      	ldrh	r3, [r3, #2]
 800d898:	b2db      	uxtb	r3, r3
 800d89a:	2b05      	cmp	r3, #5
 800d89c:	f200 80ac 	bhi.w	800d9f8 <USBD_GetDescriptor+0x258>
 800d8a0:	a201      	add	r2, pc, #4	@ (adr r2, 800d8a8 <USBD_GetDescriptor+0x108>)
 800d8a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d8a6:	bf00      	nop
 800d8a8:	0800d8c1 	.word	0x0800d8c1
 800d8ac:	0800d8f5 	.word	0x0800d8f5
 800d8b0:	0800d929 	.word	0x0800d929
 800d8b4:	0800d95d 	.word	0x0800d95d
 800d8b8:	0800d991 	.word	0x0800d991
 800d8bc:	0800d9c5 	.word	0x0800d9c5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800d8c0:	687b      	ldr	r3, [r7, #4]
 800d8c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d8c6:	685b      	ldr	r3, [r3, #4]
 800d8c8:	2b00      	cmp	r3, #0
 800d8ca:	d00b      	beq.n	800d8e4 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d8d2:	685b      	ldr	r3, [r3, #4]
 800d8d4:	687a      	ldr	r2, [r7, #4]
 800d8d6:	7c12      	ldrb	r2, [r2, #16]
 800d8d8:	f107 0108 	add.w	r1, r7, #8
 800d8dc:	4610      	mov	r0, r2
 800d8de:	4798      	blx	r3
 800d8e0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d8e2:	e091      	b.n	800da08 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d8e4:	6839      	ldr	r1, [r7, #0]
 800d8e6:	6878      	ldr	r0, [r7, #4]
 800d8e8:	f000 fab2 	bl	800de50 <USBD_CtlError>
            err++;
 800d8ec:	7afb      	ldrb	r3, [r7, #11]
 800d8ee:	3301      	adds	r3, #1
 800d8f0:	72fb      	strb	r3, [r7, #11]
          break;
 800d8f2:	e089      	b.n	800da08 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d8fa:	689b      	ldr	r3, [r3, #8]
 800d8fc:	2b00      	cmp	r3, #0
 800d8fe:	d00b      	beq.n	800d918 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800d900:	687b      	ldr	r3, [r7, #4]
 800d902:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d906:	689b      	ldr	r3, [r3, #8]
 800d908:	687a      	ldr	r2, [r7, #4]
 800d90a:	7c12      	ldrb	r2, [r2, #16]
 800d90c:	f107 0108 	add.w	r1, r7, #8
 800d910:	4610      	mov	r0, r2
 800d912:	4798      	blx	r3
 800d914:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d916:	e077      	b.n	800da08 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d918:	6839      	ldr	r1, [r7, #0]
 800d91a:	6878      	ldr	r0, [r7, #4]
 800d91c:	f000 fa98 	bl	800de50 <USBD_CtlError>
            err++;
 800d920:	7afb      	ldrb	r3, [r7, #11]
 800d922:	3301      	adds	r3, #1
 800d924:	72fb      	strb	r3, [r7, #11]
          break;
 800d926:	e06f      	b.n	800da08 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800d928:	687b      	ldr	r3, [r7, #4]
 800d92a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d92e:	68db      	ldr	r3, [r3, #12]
 800d930:	2b00      	cmp	r3, #0
 800d932:	d00b      	beq.n	800d94c <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800d934:	687b      	ldr	r3, [r7, #4]
 800d936:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d93a:	68db      	ldr	r3, [r3, #12]
 800d93c:	687a      	ldr	r2, [r7, #4]
 800d93e:	7c12      	ldrb	r2, [r2, #16]
 800d940:	f107 0108 	add.w	r1, r7, #8
 800d944:	4610      	mov	r0, r2
 800d946:	4798      	blx	r3
 800d948:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d94a:	e05d      	b.n	800da08 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d94c:	6839      	ldr	r1, [r7, #0]
 800d94e:	6878      	ldr	r0, [r7, #4]
 800d950:	f000 fa7e 	bl	800de50 <USBD_CtlError>
            err++;
 800d954:	7afb      	ldrb	r3, [r7, #11]
 800d956:	3301      	adds	r3, #1
 800d958:	72fb      	strb	r3, [r7, #11]
          break;
 800d95a:	e055      	b.n	800da08 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800d95c:	687b      	ldr	r3, [r7, #4]
 800d95e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d962:	691b      	ldr	r3, [r3, #16]
 800d964:	2b00      	cmp	r3, #0
 800d966:	d00b      	beq.n	800d980 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800d968:	687b      	ldr	r3, [r7, #4]
 800d96a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d96e:	691b      	ldr	r3, [r3, #16]
 800d970:	687a      	ldr	r2, [r7, #4]
 800d972:	7c12      	ldrb	r2, [r2, #16]
 800d974:	f107 0108 	add.w	r1, r7, #8
 800d978:	4610      	mov	r0, r2
 800d97a:	4798      	blx	r3
 800d97c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d97e:	e043      	b.n	800da08 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d980:	6839      	ldr	r1, [r7, #0]
 800d982:	6878      	ldr	r0, [r7, #4]
 800d984:	f000 fa64 	bl	800de50 <USBD_CtlError>
            err++;
 800d988:	7afb      	ldrb	r3, [r7, #11]
 800d98a:	3301      	adds	r3, #1
 800d98c:	72fb      	strb	r3, [r7, #11]
          break;
 800d98e:	e03b      	b.n	800da08 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d996:	695b      	ldr	r3, [r3, #20]
 800d998:	2b00      	cmp	r3, #0
 800d99a:	d00b      	beq.n	800d9b4 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d9a2:	695b      	ldr	r3, [r3, #20]
 800d9a4:	687a      	ldr	r2, [r7, #4]
 800d9a6:	7c12      	ldrb	r2, [r2, #16]
 800d9a8:	f107 0108 	add.w	r1, r7, #8
 800d9ac:	4610      	mov	r0, r2
 800d9ae:	4798      	blx	r3
 800d9b0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d9b2:	e029      	b.n	800da08 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d9b4:	6839      	ldr	r1, [r7, #0]
 800d9b6:	6878      	ldr	r0, [r7, #4]
 800d9b8:	f000 fa4a 	bl	800de50 <USBD_CtlError>
            err++;
 800d9bc:	7afb      	ldrb	r3, [r7, #11]
 800d9be:	3301      	adds	r3, #1
 800d9c0:	72fb      	strb	r3, [r7, #11]
          break;
 800d9c2:	e021      	b.n	800da08 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800d9c4:	687b      	ldr	r3, [r7, #4]
 800d9c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d9ca:	699b      	ldr	r3, [r3, #24]
 800d9cc:	2b00      	cmp	r3, #0
 800d9ce:	d00b      	beq.n	800d9e8 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800d9d0:	687b      	ldr	r3, [r7, #4]
 800d9d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d9d6:	699b      	ldr	r3, [r3, #24]
 800d9d8:	687a      	ldr	r2, [r7, #4]
 800d9da:	7c12      	ldrb	r2, [r2, #16]
 800d9dc:	f107 0108 	add.w	r1, r7, #8
 800d9e0:	4610      	mov	r0, r2
 800d9e2:	4798      	blx	r3
 800d9e4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d9e6:	e00f      	b.n	800da08 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d9e8:	6839      	ldr	r1, [r7, #0]
 800d9ea:	6878      	ldr	r0, [r7, #4]
 800d9ec:	f000 fa30 	bl	800de50 <USBD_CtlError>
            err++;
 800d9f0:	7afb      	ldrb	r3, [r7, #11]
 800d9f2:	3301      	adds	r3, #1
 800d9f4:	72fb      	strb	r3, [r7, #11]
          break;
 800d9f6:	e007      	b.n	800da08 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800d9f8:	6839      	ldr	r1, [r7, #0]
 800d9fa:	6878      	ldr	r0, [r7, #4]
 800d9fc:	f000 fa28 	bl	800de50 <USBD_CtlError>
          err++;
 800da00:	7afb      	ldrb	r3, [r7, #11]
 800da02:	3301      	adds	r3, #1
 800da04:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800da06:	bf00      	nop
      }
      break;
 800da08:	e037      	b.n	800da7a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800da0a:	687b      	ldr	r3, [r7, #4]
 800da0c:	7c1b      	ldrb	r3, [r3, #16]
 800da0e:	2b00      	cmp	r3, #0
 800da10:	d109      	bne.n	800da26 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800da12:	687b      	ldr	r3, [r7, #4]
 800da14:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800da18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800da1a:	f107 0208 	add.w	r2, r7, #8
 800da1e:	4610      	mov	r0, r2
 800da20:	4798      	blx	r3
 800da22:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800da24:	e029      	b.n	800da7a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800da26:	6839      	ldr	r1, [r7, #0]
 800da28:	6878      	ldr	r0, [r7, #4]
 800da2a:	f000 fa11 	bl	800de50 <USBD_CtlError>
        err++;
 800da2e:	7afb      	ldrb	r3, [r7, #11]
 800da30:	3301      	adds	r3, #1
 800da32:	72fb      	strb	r3, [r7, #11]
      break;
 800da34:	e021      	b.n	800da7a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800da36:	687b      	ldr	r3, [r7, #4]
 800da38:	7c1b      	ldrb	r3, [r3, #16]
 800da3a:	2b00      	cmp	r3, #0
 800da3c:	d10d      	bne.n	800da5a <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800da3e:	687b      	ldr	r3, [r7, #4]
 800da40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800da44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800da46:	f107 0208 	add.w	r2, r7, #8
 800da4a:	4610      	mov	r0, r2
 800da4c:	4798      	blx	r3
 800da4e:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800da50:	68fb      	ldr	r3, [r7, #12]
 800da52:	3301      	adds	r3, #1
 800da54:	2207      	movs	r2, #7
 800da56:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800da58:	e00f      	b.n	800da7a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800da5a:	6839      	ldr	r1, [r7, #0]
 800da5c:	6878      	ldr	r0, [r7, #4]
 800da5e:	f000 f9f7 	bl	800de50 <USBD_CtlError>
        err++;
 800da62:	7afb      	ldrb	r3, [r7, #11]
 800da64:	3301      	adds	r3, #1
 800da66:	72fb      	strb	r3, [r7, #11]
      break;
 800da68:	e007      	b.n	800da7a <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800da6a:	6839      	ldr	r1, [r7, #0]
 800da6c:	6878      	ldr	r0, [r7, #4]
 800da6e:	f000 f9ef 	bl	800de50 <USBD_CtlError>
      err++;
 800da72:	7afb      	ldrb	r3, [r7, #11]
 800da74:	3301      	adds	r3, #1
 800da76:	72fb      	strb	r3, [r7, #11]
      break;
 800da78:	bf00      	nop
  }

  if (err != 0U)
 800da7a:	7afb      	ldrb	r3, [r7, #11]
 800da7c:	2b00      	cmp	r3, #0
 800da7e:	d11e      	bne.n	800dabe <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800da80:	683b      	ldr	r3, [r7, #0]
 800da82:	88db      	ldrh	r3, [r3, #6]
 800da84:	2b00      	cmp	r3, #0
 800da86:	d016      	beq.n	800dab6 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800da88:	893b      	ldrh	r3, [r7, #8]
 800da8a:	2b00      	cmp	r3, #0
 800da8c:	d00e      	beq.n	800daac <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800da8e:	683b      	ldr	r3, [r7, #0]
 800da90:	88da      	ldrh	r2, [r3, #6]
 800da92:	893b      	ldrh	r3, [r7, #8]
 800da94:	4293      	cmp	r3, r2
 800da96:	bf28      	it	cs
 800da98:	4613      	movcs	r3, r2
 800da9a:	b29b      	uxth	r3, r3
 800da9c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800da9e:	893b      	ldrh	r3, [r7, #8]
 800daa0:	461a      	mov	r2, r3
 800daa2:	68f9      	ldr	r1, [r7, #12]
 800daa4:	6878      	ldr	r0, [r7, #4]
 800daa6:	f000 fa44 	bl	800df32 <USBD_CtlSendData>
 800daaa:	e009      	b.n	800dac0 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800daac:	6839      	ldr	r1, [r7, #0]
 800daae:	6878      	ldr	r0, [r7, #4]
 800dab0:	f000 f9ce 	bl	800de50 <USBD_CtlError>
 800dab4:	e004      	b.n	800dac0 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800dab6:	6878      	ldr	r0, [r7, #4]
 800dab8:	f000 fa95 	bl	800dfe6 <USBD_CtlSendStatus>
 800dabc:	e000      	b.n	800dac0 <USBD_GetDescriptor+0x320>
    return;
 800dabe:	bf00      	nop
  }
}
 800dac0:	3710      	adds	r7, #16
 800dac2:	46bd      	mov	sp, r7
 800dac4:	bd80      	pop	{r7, pc}
 800dac6:	bf00      	nop

0800dac8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dac8:	b580      	push	{r7, lr}
 800daca:	b084      	sub	sp, #16
 800dacc:	af00      	add	r7, sp, #0
 800dace:	6078      	str	r0, [r7, #4]
 800dad0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800dad2:	683b      	ldr	r3, [r7, #0]
 800dad4:	889b      	ldrh	r3, [r3, #4]
 800dad6:	2b00      	cmp	r3, #0
 800dad8:	d131      	bne.n	800db3e <USBD_SetAddress+0x76>
 800dada:	683b      	ldr	r3, [r7, #0]
 800dadc:	88db      	ldrh	r3, [r3, #6]
 800dade:	2b00      	cmp	r3, #0
 800dae0:	d12d      	bne.n	800db3e <USBD_SetAddress+0x76>
 800dae2:	683b      	ldr	r3, [r7, #0]
 800dae4:	885b      	ldrh	r3, [r3, #2]
 800dae6:	2b7f      	cmp	r3, #127	@ 0x7f
 800dae8:	d829      	bhi.n	800db3e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800daea:	683b      	ldr	r3, [r7, #0]
 800daec:	885b      	ldrh	r3, [r3, #2]
 800daee:	b2db      	uxtb	r3, r3
 800daf0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800daf4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800daf6:	687b      	ldr	r3, [r7, #4]
 800daf8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dafc:	b2db      	uxtb	r3, r3
 800dafe:	2b03      	cmp	r3, #3
 800db00:	d104      	bne.n	800db0c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800db02:	6839      	ldr	r1, [r7, #0]
 800db04:	6878      	ldr	r0, [r7, #4]
 800db06:	f000 f9a3 	bl	800de50 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800db0a:	e01d      	b.n	800db48 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800db0c:	687b      	ldr	r3, [r7, #4]
 800db0e:	7bfa      	ldrb	r2, [r7, #15]
 800db10:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800db14:	7bfb      	ldrb	r3, [r7, #15]
 800db16:	4619      	mov	r1, r3
 800db18:	6878      	ldr	r0, [r7, #4]
 800db1a:	f000 fe7b 	bl	800e814 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800db1e:	6878      	ldr	r0, [r7, #4]
 800db20:	f000 fa61 	bl	800dfe6 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800db24:	7bfb      	ldrb	r3, [r7, #15]
 800db26:	2b00      	cmp	r3, #0
 800db28:	d004      	beq.n	800db34 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800db2a:	687b      	ldr	r3, [r7, #4]
 800db2c:	2202      	movs	r2, #2
 800db2e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800db32:	e009      	b.n	800db48 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	2201      	movs	r2, #1
 800db38:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800db3c:	e004      	b.n	800db48 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800db3e:	6839      	ldr	r1, [r7, #0]
 800db40:	6878      	ldr	r0, [r7, #4]
 800db42:	f000 f985 	bl	800de50 <USBD_CtlError>
  }
}
 800db46:	bf00      	nop
 800db48:	bf00      	nop
 800db4a:	3710      	adds	r7, #16
 800db4c:	46bd      	mov	sp, r7
 800db4e:	bd80      	pop	{r7, pc}

0800db50 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800db50:	b580      	push	{r7, lr}
 800db52:	b084      	sub	sp, #16
 800db54:	af00      	add	r7, sp, #0
 800db56:	6078      	str	r0, [r7, #4]
 800db58:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800db5a:	2300      	movs	r3, #0
 800db5c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800db5e:	683b      	ldr	r3, [r7, #0]
 800db60:	885b      	ldrh	r3, [r3, #2]
 800db62:	b2da      	uxtb	r2, r3
 800db64:	4b4c      	ldr	r3, [pc, #304]	@ (800dc98 <USBD_SetConfig+0x148>)
 800db66:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800db68:	4b4b      	ldr	r3, [pc, #300]	@ (800dc98 <USBD_SetConfig+0x148>)
 800db6a:	781b      	ldrb	r3, [r3, #0]
 800db6c:	2b01      	cmp	r3, #1
 800db6e:	d905      	bls.n	800db7c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800db70:	6839      	ldr	r1, [r7, #0]
 800db72:	6878      	ldr	r0, [r7, #4]
 800db74:	f000 f96c 	bl	800de50 <USBD_CtlError>
    return USBD_FAIL;
 800db78:	2303      	movs	r3, #3
 800db7a:	e088      	b.n	800dc8e <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800db82:	b2db      	uxtb	r3, r3
 800db84:	2b02      	cmp	r3, #2
 800db86:	d002      	beq.n	800db8e <USBD_SetConfig+0x3e>
 800db88:	2b03      	cmp	r3, #3
 800db8a:	d025      	beq.n	800dbd8 <USBD_SetConfig+0x88>
 800db8c:	e071      	b.n	800dc72 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800db8e:	4b42      	ldr	r3, [pc, #264]	@ (800dc98 <USBD_SetConfig+0x148>)
 800db90:	781b      	ldrb	r3, [r3, #0]
 800db92:	2b00      	cmp	r3, #0
 800db94:	d01c      	beq.n	800dbd0 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800db96:	4b40      	ldr	r3, [pc, #256]	@ (800dc98 <USBD_SetConfig+0x148>)
 800db98:	781b      	ldrb	r3, [r3, #0]
 800db9a:	461a      	mov	r2, r3
 800db9c:	687b      	ldr	r3, [r7, #4]
 800db9e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800dba0:	4b3d      	ldr	r3, [pc, #244]	@ (800dc98 <USBD_SetConfig+0x148>)
 800dba2:	781b      	ldrb	r3, [r3, #0]
 800dba4:	4619      	mov	r1, r3
 800dba6:	6878      	ldr	r0, [r7, #4]
 800dba8:	f7ff f990 	bl	800cecc <USBD_SetClassConfig>
 800dbac:	4603      	mov	r3, r0
 800dbae:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800dbb0:	7bfb      	ldrb	r3, [r7, #15]
 800dbb2:	2b00      	cmp	r3, #0
 800dbb4:	d004      	beq.n	800dbc0 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800dbb6:	6839      	ldr	r1, [r7, #0]
 800dbb8:	6878      	ldr	r0, [r7, #4]
 800dbba:	f000 f949 	bl	800de50 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800dbbe:	e065      	b.n	800dc8c <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800dbc0:	6878      	ldr	r0, [r7, #4]
 800dbc2:	f000 fa10 	bl	800dfe6 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800dbc6:	687b      	ldr	r3, [r7, #4]
 800dbc8:	2203      	movs	r2, #3
 800dbca:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800dbce:	e05d      	b.n	800dc8c <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800dbd0:	6878      	ldr	r0, [r7, #4]
 800dbd2:	f000 fa08 	bl	800dfe6 <USBD_CtlSendStatus>
      break;
 800dbd6:	e059      	b.n	800dc8c <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800dbd8:	4b2f      	ldr	r3, [pc, #188]	@ (800dc98 <USBD_SetConfig+0x148>)
 800dbda:	781b      	ldrb	r3, [r3, #0]
 800dbdc:	2b00      	cmp	r3, #0
 800dbde:	d112      	bne.n	800dc06 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800dbe0:	687b      	ldr	r3, [r7, #4]
 800dbe2:	2202      	movs	r2, #2
 800dbe4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800dbe8:	4b2b      	ldr	r3, [pc, #172]	@ (800dc98 <USBD_SetConfig+0x148>)
 800dbea:	781b      	ldrb	r3, [r3, #0]
 800dbec:	461a      	mov	r2, r3
 800dbee:	687b      	ldr	r3, [r7, #4]
 800dbf0:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800dbf2:	4b29      	ldr	r3, [pc, #164]	@ (800dc98 <USBD_SetConfig+0x148>)
 800dbf4:	781b      	ldrb	r3, [r3, #0]
 800dbf6:	4619      	mov	r1, r3
 800dbf8:	6878      	ldr	r0, [r7, #4]
 800dbfa:	f7ff f983 	bl	800cf04 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800dbfe:	6878      	ldr	r0, [r7, #4]
 800dc00:	f000 f9f1 	bl	800dfe6 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800dc04:	e042      	b.n	800dc8c <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800dc06:	4b24      	ldr	r3, [pc, #144]	@ (800dc98 <USBD_SetConfig+0x148>)
 800dc08:	781b      	ldrb	r3, [r3, #0]
 800dc0a:	461a      	mov	r2, r3
 800dc0c:	687b      	ldr	r3, [r7, #4]
 800dc0e:	685b      	ldr	r3, [r3, #4]
 800dc10:	429a      	cmp	r2, r3
 800dc12:	d02a      	beq.n	800dc6a <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800dc14:	687b      	ldr	r3, [r7, #4]
 800dc16:	685b      	ldr	r3, [r3, #4]
 800dc18:	b2db      	uxtb	r3, r3
 800dc1a:	4619      	mov	r1, r3
 800dc1c:	6878      	ldr	r0, [r7, #4]
 800dc1e:	f7ff f971 	bl	800cf04 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800dc22:	4b1d      	ldr	r3, [pc, #116]	@ (800dc98 <USBD_SetConfig+0x148>)
 800dc24:	781b      	ldrb	r3, [r3, #0]
 800dc26:	461a      	mov	r2, r3
 800dc28:	687b      	ldr	r3, [r7, #4]
 800dc2a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800dc2c:	4b1a      	ldr	r3, [pc, #104]	@ (800dc98 <USBD_SetConfig+0x148>)
 800dc2e:	781b      	ldrb	r3, [r3, #0]
 800dc30:	4619      	mov	r1, r3
 800dc32:	6878      	ldr	r0, [r7, #4]
 800dc34:	f7ff f94a 	bl	800cecc <USBD_SetClassConfig>
 800dc38:	4603      	mov	r3, r0
 800dc3a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800dc3c:	7bfb      	ldrb	r3, [r7, #15]
 800dc3e:	2b00      	cmp	r3, #0
 800dc40:	d00f      	beq.n	800dc62 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800dc42:	6839      	ldr	r1, [r7, #0]
 800dc44:	6878      	ldr	r0, [r7, #4]
 800dc46:	f000 f903 	bl	800de50 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800dc4a:	687b      	ldr	r3, [r7, #4]
 800dc4c:	685b      	ldr	r3, [r3, #4]
 800dc4e:	b2db      	uxtb	r3, r3
 800dc50:	4619      	mov	r1, r3
 800dc52:	6878      	ldr	r0, [r7, #4]
 800dc54:	f7ff f956 	bl	800cf04 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800dc58:	687b      	ldr	r3, [r7, #4]
 800dc5a:	2202      	movs	r2, #2
 800dc5c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800dc60:	e014      	b.n	800dc8c <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800dc62:	6878      	ldr	r0, [r7, #4]
 800dc64:	f000 f9bf 	bl	800dfe6 <USBD_CtlSendStatus>
      break;
 800dc68:	e010      	b.n	800dc8c <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800dc6a:	6878      	ldr	r0, [r7, #4]
 800dc6c:	f000 f9bb 	bl	800dfe6 <USBD_CtlSendStatus>
      break;
 800dc70:	e00c      	b.n	800dc8c <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800dc72:	6839      	ldr	r1, [r7, #0]
 800dc74:	6878      	ldr	r0, [r7, #4]
 800dc76:	f000 f8eb 	bl	800de50 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800dc7a:	4b07      	ldr	r3, [pc, #28]	@ (800dc98 <USBD_SetConfig+0x148>)
 800dc7c:	781b      	ldrb	r3, [r3, #0]
 800dc7e:	4619      	mov	r1, r3
 800dc80:	6878      	ldr	r0, [r7, #4]
 800dc82:	f7ff f93f 	bl	800cf04 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800dc86:	2303      	movs	r3, #3
 800dc88:	73fb      	strb	r3, [r7, #15]
      break;
 800dc8a:	bf00      	nop
  }

  return ret;
 800dc8c:	7bfb      	ldrb	r3, [r7, #15]
}
 800dc8e:	4618      	mov	r0, r3
 800dc90:	3710      	adds	r7, #16
 800dc92:	46bd      	mov	sp, r7
 800dc94:	bd80      	pop	{r7, pc}
 800dc96:	bf00      	nop
 800dc98:	20000750 	.word	0x20000750

0800dc9c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dc9c:	b580      	push	{r7, lr}
 800dc9e:	b082      	sub	sp, #8
 800dca0:	af00      	add	r7, sp, #0
 800dca2:	6078      	str	r0, [r7, #4]
 800dca4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800dca6:	683b      	ldr	r3, [r7, #0]
 800dca8:	88db      	ldrh	r3, [r3, #6]
 800dcaa:	2b01      	cmp	r3, #1
 800dcac:	d004      	beq.n	800dcb8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800dcae:	6839      	ldr	r1, [r7, #0]
 800dcb0:	6878      	ldr	r0, [r7, #4]
 800dcb2:	f000 f8cd 	bl	800de50 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800dcb6:	e023      	b.n	800dd00 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800dcb8:	687b      	ldr	r3, [r7, #4]
 800dcba:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dcbe:	b2db      	uxtb	r3, r3
 800dcc0:	2b02      	cmp	r3, #2
 800dcc2:	dc02      	bgt.n	800dcca <USBD_GetConfig+0x2e>
 800dcc4:	2b00      	cmp	r3, #0
 800dcc6:	dc03      	bgt.n	800dcd0 <USBD_GetConfig+0x34>
 800dcc8:	e015      	b.n	800dcf6 <USBD_GetConfig+0x5a>
 800dcca:	2b03      	cmp	r3, #3
 800dccc:	d00b      	beq.n	800dce6 <USBD_GetConfig+0x4a>
 800dcce:	e012      	b.n	800dcf6 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800dcd0:	687b      	ldr	r3, [r7, #4]
 800dcd2:	2200      	movs	r2, #0
 800dcd4:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800dcd6:	687b      	ldr	r3, [r7, #4]
 800dcd8:	3308      	adds	r3, #8
 800dcda:	2201      	movs	r2, #1
 800dcdc:	4619      	mov	r1, r3
 800dcde:	6878      	ldr	r0, [r7, #4]
 800dce0:	f000 f927 	bl	800df32 <USBD_CtlSendData>
        break;
 800dce4:	e00c      	b.n	800dd00 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	3304      	adds	r3, #4
 800dcea:	2201      	movs	r2, #1
 800dcec:	4619      	mov	r1, r3
 800dcee:	6878      	ldr	r0, [r7, #4]
 800dcf0:	f000 f91f 	bl	800df32 <USBD_CtlSendData>
        break;
 800dcf4:	e004      	b.n	800dd00 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800dcf6:	6839      	ldr	r1, [r7, #0]
 800dcf8:	6878      	ldr	r0, [r7, #4]
 800dcfa:	f000 f8a9 	bl	800de50 <USBD_CtlError>
        break;
 800dcfe:	bf00      	nop
}
 800dd00:	bf00      	nop
 800dd02:	3708      	adds	r7, #8
 800dd04:	46bd      	mov	sp, r7
 800dd06:	bd80      	pop	{r7, pc}

0800dd08 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dd08:	b580      	push	{r7, lr}
 800dd0a:	b082      	sub	sp, #8
 800dd0c:	af00      	add	r7, sp, #0
 800dd0e:	6078      	str	r0, [r7, #4]
 800dd10:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800dd12:	687b      	ldr	r3, [r7, #4]
 800dd14:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dd18:	b2db      	uxtb	r3, r3
 800dd1a:	3b01      	subs	r3, #1
 800dd1c:	2b02      	cmp	r3, #2
 800dd1e:	d81e      	bhi.n	800dd5e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800dd20:	683b      	ldr	r3, [r7, #0]
 800dd22:	88db      	ldrh	r3, [r3, #6]
 800dd24:	2b02      	cmp	r3, #2
 800dd26:	d004      	beq.n	800dd32 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800dd28:	6839      	ldr	r1, [r7, #0]
 800dd2a:	6878      	ldr	r0, [r7, #4]
 800dd2c:	f000 f890 	bl	800de50 <USBD_CtlError>
        break;
 800dd30:	e01a      	b.n	800dd68 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800dd32:	687b      	ldr	r3, [r7, #4]
 800dd34:	2201      	movs	r2, #1
 800dd36:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800dd3e:	2b00      	cmp	r3, #0
 800dd40:	d005      	beq.n	800dd4e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800dd42:	687b      	ldr	r3, [r7, #4]
 800dd44:	68db      	ldr	r3, [r3, #12]
 800dd46:	f043 0202 	orr.w	r2, r3, #2
 800dd4a:	687b      	ldr	r3, [r7, #4]
 800dd4c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800dd4e:	687b      	ldr	r3, [r7, #4]
 800dd50:	330c      	adds	r3, #12
 800dd52:	2202      	movs	r2, #2
 800dd54:	4619      	mov	r1, r3
 800dd56:	6878      	ldr	r0, [r7, #4]
 800dd58:	f000 f8eb 	bl	800df32 <USBD_CtlSendData>
      break;
 800dd5c:	e004      	b.n	800dd68 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800dd5e:	6839      	ldr	r1, [r7, #0]
 800dd60:	6878      	ldr	r0, [r7, #4]
 800dd62:	f000 f875 	bl	800de50 <USBD_CtlError>
      break;
 800dd66:	bf00      	nop
  }
}
 800dd68:	bf00      	nop
 800dd6a:	3708      	adds	r7, #8
 800dd6c:	46bd      	mov	sp, r7
 800dd6e:	bd80      	pop	{r7, pc}

0800dd70 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dd70:	b580      	push	{r7, lr}
 800dd72:	b082      	sub	sp, #8
 800dd74:	af00      	add	r7, sp, #0
 800dd76:	6078      	str	r0, [r7, #4]
 800dd78:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800dd7a:	683b      	ldr	r3, [r7, #0]
 800dd7c:	885b      	ldrh	r3, [r3, #2]
 800dd7e:	2b01      	cmp	r3, #1
 800dd80:	d106      	bne.n	800dd90 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800dd82:	687b      	ldr	r3, [r7, #4]
 800dd84:	2201      	movs	r2, #1
 800dd86:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800dd8a:	6878      	ldr	r0, [r7, #4]
 800dd8c:	f000 f92b 	bl	800dfe6 <USBD_CtlSendStatus>
  }
}
 800dd90:	bf00      	nop
 800dd92:	3708      	adds	r7, #8
 800dd94:	46bd      	mov	sp, r7
 800dd96:	bd80      	pop	{r7, pc}

0800dd98 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dd98:	b580      	push	{r7, lr}
 800dd9a:	b082      	sub	sp, #8
 800dd9c:	af00      	add	r7, sp, #0
 800dd9e:	6078      	str	r0, [r7, #4]
 800dda0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800dda2:	687b      	ldr	r3, [r7, #4]
 800dda4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dda8:	b2db      	uxtb	r3, r3
 800ddaa:	3b01      	subs	r3, #1
 800ddac:	2b02      	cmp	r3, #2
 800ddae:	d80b      	bhi.n	800ddc8 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ddb0:	683b      	ldr	r3, [r7, #0]
 800ddb2:	885b      	ldrh	r3, [r3, #2]
 800ddb4:	2b01      	cmp	r3, #1
 800ddb6:	d10c      	bne.n	800ddd2 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800ddb8:	687b      	ldr	r3, [r7, #4]
 800ddba:	2200      	movs	r2, #0
 800ddbc:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800ddc0:	6878      	ldr	r0, [r7, #4]
 800ddc2:	f000 f910 	bl	800dfe6 <USBD_CtlSendStatus>
      }
      break;
 800ddc6:	e004      	b.n	800ddd2 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800ddc8:	6839      	ldr	r1, [r7, #0]
 800ddca:	6878      	ldr	r0, [r7, #4]
 800ddcc:	f000 f840 	bl	800de50 <USBD_CtlError>
      break;
 800ddd0:	e000      	b.n	800ddd4 <USBD_ClrFeature+0x3c>
      break;
 800ddd2:	bf00      	nop
  }
}
 800ddd4:	bf00      	nop
 800ddd6:	3708      	adds	r7, #8
 800ddd8:	46bd      	mov	sp, r7
 800ddda:	bd80      	pop	{r7, pc}

0800dddc <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800dddc:	b580      	push	{r7, lr}
 800ddde:	b084      	sub	sp, #16
 800dde0:	af00      	add	r7, sp, #0
 800dde2:	6078      	str	r0, [r7, #4]
 800dde4:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800dde6:	683b      	ldr	r3, [r7, #0]
 800dde8:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800ddea:	68fb      	ldr	r3, [r7, #12]
 800ddec:	781a      	ldrb	r2, [r3, #0]
 800ddee:	687b      	ldr	r3, [r7, #4]
 800ddf0:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800ddf2:	68fb      	ldr	r3, [r7, #12]
 800ddf4:	3301      	adds	r3, #1
 800ddf6:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800ddf8:	68fb      	ldr	r3, [r7, #12]
 800ddfa:	781a      	ldrb	r2, [r3, #0]
 800ddfc:	687b      	ldr	r3, [r7, #4]
 800ddfe:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800de00:	68fb      	ldr	r3, [r7, #12]
 800de02:	3301      	adds	r3, #1
 800de04:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800de06:	68f8      	ldr	r0, [r7, #12]
 800de08:	f7ff fa90 	bl	800d32c <SWAPBYTE>
 800de0c:	4603      	mov	r3, r0
 800de0e:	461a      	mov	r2, r3
 800de10:	687b      	ldr	r3, [r7, #4]
 800de12:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800de14:	68fb      	ldr	r3, [r7, #12]
 800de16:	3301      	adds	r3, #1
 800de18:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800de1a:	68fb      	ldr	r3, [r7, #12]
 800de1c:	3301      	adds	r3, #1
 800de1e:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800de20:	68f8      	ldr	r0, [r7, #12]
 800de22:	f7ff fa83 	bl	800d32c <SWAPBYTE>
 800de26:	4603      	mov	r3, r0
 800de28:	461a      	mov	r2, r3
 800de2a:	687b      	ldr	r3, [r7, #4]
 800de2c:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800de2e:	68fb      	ldr	r3, [r7, #12]
 800de30:	3301      	adds	r3, #1
 800de32:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800de34:	68fb      	ldr	r3, [r7, #12]
 800de36:	3301      	adds	r3, #1
 800de38:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800de3a:	68f8      	ldr	r0, [r7, #12]
 800de3c:	f7ff fa76 	bl	800d32c <SWAPBYTE>
 800de40:	4603      	mov	r3, r0
 800de42:	461a      	mov	r2, r3
 800de44:	687b      	ldr	r3, [r7, #4]
 800de46:	80da      	strh	r2, [r3, #6]
}
 800de48:	bf00      	nop
 800de4a:	3710      	adds	r7, #16
 800de4c:	46bd      	mov	sp, r7
 800de4e:	bd80      	pop	{r7, pc}

0800de50 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800de50:	b580      	push	{r7, lr}
 800de52:	b082      	sub	sp, #8
 800de54:	af00      	add	r7, sp, #0
 800de56:	6078      	str	r0, [r7, #4]
 800de58:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800de5a:	2180      	movs	r1, #128	@ 0x80
 800de5c:	6878      	ldr	r0, [r7, #4]
 800de5e:	f000 fc6f 	bl	800e740 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800de62:	2100      	movs	r1, #0
 800de64:	6878      	ldr	r0, [r7, #4]
 800de66:	f000 fc6b 	bl	800e740 <USBD_LL_StallEP>
}
 800de6a:	bf00      	nop
 800de6c:	3708      	adds	r7, #8
 800de6e:	46bd      	mov	sp, r7
 800de70:	bd80      	pop	{r7, pc}

0800de72 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800de72:	b580      	push	{r7, lr}
 800de74:	b086      	sub	sp, #24
 800de76:	af00      	add	r7, sp, #0
 800de78:	60f8      	str	r0, [r7, #12]
 800de7a:	60b9      	str	r1, [r7, #8]
 800de7c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800de7e:	2300      	movs	r3, #0
 800de80:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800de82:	68fb      	ldr	r3, [r7, #12]
 800de84:	2b00      	cmp	r3, #0
 800de86:	d036      	beq.n	800def6 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800de88:	68fb      	ldr	r3, [r7, #12]
 800de8a:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800de8c:	6938      	ldr	r0, [r7, #16]
 800de8e:	f000 f836 	bl	800defe <USBD_GetLen>
 800de92:	4603      	mov	r3, r0
 800de94:	3301      	adds	r3, #1
 800de96:	b29b      	uxth	r3, r3
 800de98:	005b      	lsls	r3, r3, #1
 800de9a:	b29a      	uxth	r2, r3
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800dea0:	7dfb      	ldrb	r3, [r7, #23]
 800dea2:	68ba      	ldr	r2, [r7, #8]
 800dea4:	4413      	add	r3, r2
 800dea6:	687a      	ldr	r2, [r7, #4]
 800dea8:	7812      	ldrb	r2, [r2, #0]
 800deaa:	701a      	strb	r2, [r3, #0]
  idx++;
 800deac:	7dfb      	ldrb	r3, [r7, #23]
 800deae:	3301      	adds	r3, #1
 800deb0:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800deb2:	7dfb      	ldrb	r3, [r7, #23]
 800deb4:	68ba      	ldr	r2, [r7, #8]
 800deb6:	4413      	add	r3, r2
 800deb8:	2203      	movs	r2, #3
 800deba:	701a      	strb	r2, [r3, #0]
  idx++;
 800debc:	7dfb      	ldrb	r3, [r7, #23]
 800debe:	3301      	adds	r3, #1
 800dec0:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800dec2:	e013      	b.n	800deec <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800dec4:	7dfb      	ldrb	r3, [r7, #23]
 800dec6:	68ba      	ldr	r2, [r7, #8]
 800dec8:	4413      	add	r3, r2
 800deca:	693a      	ldr	r2, [r7, #16]
 800decc:	7812      	ldrb	r2, [r2, #0]
 800dece:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800ded0:	693b      	ldr	r3, [r7, #16]
 800ded2:	3301      	adds	r3, #1
 800ded4:	613b      	str	r3, [r7, #16]
    idx++;
 800ded6:	7dfb      	ldrb	r3, [r7, #23]
 800ded8:	3301      	adds	r3, #1
 800deda:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800dedc:	7dfb      	ldrb	r3, [r7, #23]
 800dede:	68ba      	ldr	r2, [r7, #8]
 800dee0:	4413      	add	r3, r2
 800dee2:	2200      	movs	r2, #0
 800dee4:	701a      	strb	r2, [r3, #0]
    idx++;
 800dee6:	7dfb      	ldrb	r3, [r7, #23]
 800dee8:	3301      	adds	r3, #1
 800deea:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800deec:	693b      	ldr	r3, [r7, #16]
 800deee:	781b      	ldrb	r3, [r3, #0]
 800def0:	2b00      	cmp	r3, #0
 800def2:	d1e7      	bne.n	800dec4 <USBD_GetString+0x52>
 800def4:	e000      	b.n	800def8 <USBD_GetString+0x86>
    return;
 800def6:	bf00      	nop
  }
}
 800def8:	3718      	adds	r7, #24
 800defa:	46bd      	mov	sp, r7
 800defc:	bd80      	pop	{r7, pc}

0800defe <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800defe:	b480      	push	{r7}
 800df00:	b085      	sub	sp, #20
 800df02:	af00      	add	r7, sp, #0
 800df04:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800df06:	2300      	movs	r3, #0
 800df08:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800df0a:	687b      	ldr	r3, [r7, #4]
 800df0c:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800df0e:	e005      	b.n	800df1c <USBD_GetLen+0x1e>
  {
    len++;
 800df10:	7bfb      	ldrb	r3, [r7, #15]
 800df12:	3301      	adds	r3, #1
 800df14:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800df16:	68bb      	ldr	r3, [r7, #8]
 800df18:	3301      	adds	r3, #1
 800df1a:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800df1c:	68bb      	ldr	r3, [r7, #8]
 800df1e:	781b      	ldrb	r3, [r3, #0]
 800df20:	2b00      	cmp	r3, #0
 800df22:	d1f5      	bne.n	800df10 <USBD_GetLen+0x12>
  }

  return len;
 800df24:	7bfb      	ldrb	r3, [r7, #15]
}
 800df26:	4618      	mov	r0, r3
 800df28:	3714      	adds	r7, #20
 800df2a:	46bd      	mov	sp, r7
 800df2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df30:	4770      	bx	lr

0800df32 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800df32:	b580      	push	{r7, lr}
 800df34:	b084      	sub	sp, #16
 800df36:	af00      	add	r7, sp, #0
 800df38:	60f8      	str	r0, [r7, #12]
 800df3a:	60b9      	str	r1, [r7, #8]
 800df3c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800df3e:	68fb      	ldr	r3, [r7, #12]
 800df40:	2202      	movs	r2, #2
 800df42:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800df46:	68fb      	ldr	r3, [r7, #12]
 800df48:	687a      	ldr	r2, [r7, #4]
 800df4a:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800df4c:	68fb      	ldr	r3, [r7, #12]
 800df4e:	687a      	ldr	r2, [r7, #4]
 800df50:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800df52:	687b      	ldr	r3, [r7, #4]
 800df54:	68ba      	ldr	r2, [r7, #8]
 800df56:	2100      	movs	r1, #0
 800df58:	68f8      	ldr	r0, [r7, #12]
 800df5a:	f000 fc7a 	bl	800e852 <USBD_LL_Transmit>

  return USBD_OK;
 800df5e:	2300      	movs	r3, #0
}
 800df60:	4618      	mov	r0, r3
 800df62:	3710      	adds	r7, #16
 800df64:	46bd      	mov	sp, r7
 800df66:	bd80      	pop	{r7, pc}

0800df68 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800df68:	b580      	push	{r7, lr}
 800df6a:	b084      	sub	sp, #16
 800df6c:	af00      	add	r7, sp, #0
 800df6e:	60f8      	str	r0, [r7, #12]
 800df70:	60b9      	str	r1, [r7, #8]
 800df72:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800df74:	687b      	ldr	r3, [r7, #4]
 800df76:	68ba      	ldr	r2, [r7, #8]
 800df78:	2100      	movs	r1, #0
 800df7a:	68f8      	ldr	r0, [r7, #12]
 800df7c:	f000 fc69 	bl	800e852 <USBD_LL_Transmit>

  return USBD_OK;
 800df80:	2300      	movs	r3, #0
}
 800df82:	4618      	mov	r0, r3
 800df84:	3710      	adds	r7, #16
 800df86:	46bd      	mov	sp, r7
 800df88:	bd80      	pop	{r7, pc}

0800df8a <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800df8a:	b580      	push	{r7, lr}
 800df8c:	b084      	sub	sp, #16
 800df8e:	af00      	add	r7, sp, #0
 800df90:	60f8      	str	r0, [r7, #12]
 800df92:	60b9      	str	r1, [r7, #8]
 800df94:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800df96:	68fb      	ldr	r3, [r7, #12]
 800df98:	2203      	movs	r2, #3
 800df9a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800df9e:	68fb      	ldr	r3, [r7, #12]
 800dfa0:	687a      	ldr	r2, [r7, #4]
 800dfa2:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800dfa6:	68fb      	ldr	r3, [r7, #12]
 800dfa8:	687a      	ldr	r2, [r7, #4]
 800dfaa:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800dfae:	687b      	ldr	r3, [r7, #4]
 800dfb0:	68ba      	ldr	r2, [r7, #8]
 800dfb2:	2100      	movs	r1, #0
 800dfb4:	68f8      	ldr	r0, [r7, #12]
 800dfb6:	f000 fc6d 	bl	800e894 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800dfba:	2300      	movs	r3, #0
}
 800dfbc:	4618      	mov	r0, r3
 800dfbe:	3710      	adds	r7, #16
 800dfc0:	46bd      	mov	sp, r7
 800dfc2:	bd80      	pop	{r7, pc}

0800dfc4 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800dfc4:	b580      	push	{r7, lr}
 800dfc6:	b084      	sub	sp, #16
 800dfc8:	af00      	add	r7, sp, #0
 800dfca:	60f8      	str	r0, [r7, #12]
 800dfcc:	60b9      	str	r1, [r7, #8]
 800dfce:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800dfd0:	687b      	ldr	r3, [r7, #4]
 800dfd2:	68ba      	ldr	r2, [r7, #8]
 800dfd4:	2100      	movs	r1, #0
 800dfd6:	68f8      	ldr	r0, [r7, #12]
 800dfd8:	f000 fc5c 	bl	800e894 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800dfdc:	2300      	movs	r3, #0
}
 800dfde:	4618      	mov	r0, r3
 800dfe0:	3710      	adds	r7, #16
 800dfe2:	46bd      	mov	sp, r7
 800dfe4:	bd80      	pop	{r7, pc}

0800dfe6 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800dfe6:	b580      	push	{r7, lr}
 800dfe8:	b082      	sub	sp, #8
 800dfea:	af00      	add	r7, sp, #0
 800dfec:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800dfee:	687b      	ldr	r3, [r7, #4]
 800dff0:	2204      	movs	r2, #4
 800dff2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800dff6:	2300      	movs	r3, #0
 800dff8:	2200      	movs	r2, #0
 800dffa:	2100      	movs	r1, #0
 800dffc:	6878      	ldr	r0, [r7, #4]
 800dffe:	f000 fc28 	bl	800e852 <USBD_LL_Transmit>

  return USBD_OK;
 800e002:	2300      	movs	r3, #0
}
 800e004:	4618      	mov	r0, r3
 800e006:	3708      	adds	r7, #8
 800e008:	46bd      	mov	sp, r7
 800e00a:	bd80      	pop	{r7, pc}

0800e00c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800e00c:	b580      	push	{r7, lr}
 800e00e:	b082      	sub	sp, #8
 800e010:	af00      	add	r7, sp, #0
 800e012:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800e014:	687b      	ldr	r3, [r7, #4]
 800e016:	2205      	movs	r2, #5
 800e018:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e01c:	2300      	movs	r3, #0
 800e01e:	2200      	movs	r2, #0
 800e020:	2100      	movs	r1, #0
 800e022:	6878      	ldr	r0, [r7, #4]
 800e024:	f000 fc36 	bl	800e894 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e028:	2300      	movs	r3, #0
}
 800e02a:	4618      	mov	r0, r3
 800e02c:	3708      	adds	r7, #8
 800e02e:	46bd      	mov	sp, r7
 800e030:	bd80      	pop	{r7, pc}
	...

0800e034 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 800e034:	b580      	push	{r7, lr}
 800e036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 800e038:	2200      	movs	r2, #0
 800e03a:	4912      	ldr	r1, [pc, #72]	@ (800e084 <MX_USB_Device_Init+0x50>)
 800e03c:	4812      	ldr	r0, [pc, #72]	@ (800e088 <MX_USB_Device_Init+0x54>)
 800e03e:	f7fe fed7 	bl	800cdf0 <USBD_Init>
 800e042:	4603      	mov	r3, r0
 800e044:	2b00      	cmp	r3, #0
 800e046:	d001      	beq.n	800e04c <MX_USB_Device_Init+0x18>
    Error_Handler();
 800e048:	f7f3 fbfa 	bl	8001840 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 800e04c:	490f      	ldr	r1, [pc, #60]	@ (800e08c <MX_USB_Device_Init+0x58>)
 800e04e:	480e      	ldr	r0, [pc, #56]	@ (800e088 <MX_USB_Device_Init+0x54>)
 800e050:	f7fe fefe 	bl	800ce50 <USBD_RegisterClass>
 800e054:	4603      	mov	r3, r0
 800e056:	2b00      	cmp	r3, #0
 800e058:	d001      	beq.n	800e05e <MX_USB_Device_Init+0x2a>
    Error_Handler();
 800e05a:	f7f3 fbf1 	bl	8001840 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 800e05e:	490c      	ldr	r1, [pc, #48]	@ (800e090 <MX_USB_Device_Init+0x5c>)
 800e060:	4809      	ldr	r0, [pc, #36]	@ (800e088 <MX_USB_Device_Init+0x54>)
 800e062:	f7fe fe4f 	bl	800cd04 <USBD_CDC_RegisterInterface>
 800e066:	4603      	mov	r3, r0
 800e068:	2b00      	cmp	r3, #0
 800e06a:	d001      	beq.n	800e070 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 800e06c:	f7f3 fbe8 	bl	8001840 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 800e070:	4805      	ldr	r0, [pc, #20]	@ (800e088 <MX_USB_Device_Init+0x54>)
 800e072:	f7fe ff14 	bl	800ce9e <USBD_Start>
 800e076:	4603      	mov	r3, r0
 800e078:	2b00      	cmp	r3, #0
 800e07a:	d001      	beq.n	800e080 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 800e07c:	f7f3 fbe0 	bl	8001840 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 800e080:	bf00      	nop
 800e082:	bd80      	pop	{r7, pc}
 800e084:	2000013c 	.word	0x2000013c
 800e088:	20000754 	.word	0x20000754
 800e08c:	20000024 	.word	0x20000024
 800e090:	20000128 	.word	0x20000128

0800e094 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800e094:	b580      	push	{r7, lr}
 800e096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800e098:	2200      	movs	r2, #0
 800e09a:	4905      	ldr	r1, [pc, #20]	@ (800e0b0 <CDC_Init_FS+0x1c>)
 800e09c:	4805      	ldr	r0, [pc, #20]	@ (800e0b4 <CDC_Init_FS+0x20>)
 800e09e:	f7fe fe46 	bl	800cd2e <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800e0a2:	4905      	ldr	r1, [pc, #20]	@ (800e0b8 <CDC_Init_FS+0x24>)
 800e0a4:	4803      	ldr	r0, [pc, #12]	@ (800e0b4 <CDC_Init_FS+0x20>)
 800e0a6:	f7fe fe60 	bl	800cd6a <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800e0aa:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800e0ac:	4618      	mov	r0, r3
 800e0ae:	bd80      	pop	{r7, pc}
 800e0b0:	20000e24 	.word	0x20000e24
 800e0b4:	20000754 	.word	0x20000754
 800e0b8:	20000a24 	.word	0x20000a24

0800e0bc <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800e0bc:	b480      	push	{r7}
 800e0be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800e0c0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800e0c2:	4618      	mov	r0, r3
 800e0c4:	46bd      	mov	sp, r7
 800e0c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0ca:	4770      	bx	lr

0800e0cc <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800e0cc:	b480      	push	{r7}
 800e0ce:	b083      	sub	sp, #12
 800e0d0:	af00      	add	r7, sp, #0
 800e0d2:	4603      	mov	r3, r0
 800e0d4:	6039      	str	r1, [r7, #0]
 800e0d6:	71fb      	strb	r3, [r7, #7]
 800e0d8:	4613      	mov	r3, r2
 800e0da:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800e0dc:	79fb      	ldrb	r3, [r7, #7]
 800e0de:	2b23      	cmp	r3, #35	@ 0x23
 800e0e0:	d84a      	bhi.n	800e178 <CDC_Control_FS+0xac>
 800e0e2:	a201      	add	r2, pc, #4	@ (adr r2, 800e0e8 <CDC_Control_FS+0x1c>)
 800e0e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e0e8:	0800e179 	.word	0x0800e179
 800e0ec:	0800e179 	.word	0x0800e179
 800e0f0:	0800e179 	.word	0x0800e179
 800e0f4:	0800e179 	.word	0x0800e179
 800e0f8:	0800e179 	.word	0x0800e179
 800e0fc:	0800e179 	.word	0x0800e179
 800e100:	0800e179 	.word	0x0800e179
 800e104:	0800e179 	.word	0x0800e179
 800e108:	0800e179 	.word	0x0800e179
 800e10c:	0800e179 	.word	0x0800e179
 800e110:	0800e179 	.word	0x0800e179
 800e114:	0800e179 	.word	0x0800e179
 800e118:	0800e179 	.word	0x0800e179
 800e11c:	0800e179 	.word	0x0800e179
 800e120:	0800e179 	.word	0x0800e179
 800e124:	0800e179 	.word	0x0800e179
 800e128:	0800e179 	.word	0x0800e179
 800e12c:	0800e179 	.word	0x0800e179
 800e130:	0800e179 	.word	0x0800e179
 800e134:	0800e179 	.word	0x0800e179
 800e138:	0800e179 	.word	0x0800e179
 800e13c:	0800e179 	.word	0x0800e179
 800e140:	0800e179 	.word	0x0800e179
 800e144:	0800e179 	.word	0x0800e179
 800e148:	0800e179 	.word	0x0800e179
 800e14c:	0800e179 	.word	0x0800e179
 800e150:	0800e179 	.word	0x0800e179
 800e154:	0800e179 	.word	0x0800e179
 800e158:	0800e179 	.word	0x0800e179
 800e15c:	0800e179 	.word	0x0800e179
 800e160:	0800e179 	.word	0x0800e179
 800e164:	0800e179 	.word	0x0800e179
 800e168:	0800e179 	.word	0x0800e179
 800e16c:	0800e179 	.word	0x0800e179
 800e170:	0800e179 	.word	0x0800e179
 800e174:	0800e179 	.word	0x0800e179
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800e178:	bf00      	nop
  }

  return (USBD_OK);
 800e17a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800e17c:	4618      	mov	r0, r3
 800e17e:	370c      	adds	r7, #12
 800e180:	46bd      	mov	sp, r7
 800e182:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e186:	4770      	bx	lr

0800e188 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800e188:	b580      	push	{r7, lr}
 800e18a:	b082      	sub	sp, #8
 800e18c:	af00      	add	r7, sp, #0
 800e18e:	6078      	str	r0, [r7, #4]
 800e190:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800e192:	6879      	ldr	r1, [r7, #4]
 800e194:	4805      	ldr	r0, [pc, #20]	@ (800e1ac <CDC_Receive_FS+0x24>)
 800e196:	f7fe fde8 	bl	800cd6a <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800e19a:	4804      	ldr	r0, [pc, #16]	@ (800e1ac <CDC_Receive_FS+0x24>)
 800e19c:	f7fe fdfe 	bl	800cd9c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800e1a0:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800e1a2:	4618      	mov	r0, r3
 800e1a4:	3708      	adds	r7, #8
 800e1a6:	46bd      	mov	sp, r7
 800e1a8:	bd80      	pop	{r7, pc}
 800e1aa:	bf00      	nop
 800e1ac:	20000754 	.word	0x20000754

0800e1b0 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800e1b0:	b480      	push	{r7}
 800e1b2:	b087      	sub	sp, #28
 800e1b4:	af00      	add	r7, sp, #0
 800e1b6:	60f8      	str	r0, [r7, #12]
 800e1b8:	60b9      	str	r1, [r7, #8]
 800e1ba:	4613      	mov	r3, r2
 800e1bc:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800e1be:	2300      	movs	r3, #0
 800e1c0:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800e1c2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e1c6:	4618      	mov	r0, r3
 800e1c8:	371c      	adds	r7, #28
 800e1ca:	46bd      	mov	sp, r7
 800e1cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1d0:	4770      	bx	lr
	...

0800e1d4 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e1d4:	b480      	push	{r7}
 800e1d6:	b083      	sub	sp, #12
 800e1d8:	af00      	add	r7, sp, #0
 800e1da:	4603      	mov	r3, r0
 800e1dc:	6039      	str	r1, [r7, #0]
 800e1de:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 800e1e0:	683b      	ldr	r3, [r7, #0]
 800e1e2:	2212      	movs	r2, #18
 800e1e4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 800e1e6:	4b03      	ldr	r3, [pc, #12]	@ (800e1f4 <USBD_CDC_DeviceDescriptor+0x20>)
}
 800e1e8:	4618      	mov	r0, r3
 800e1ea:	370c      	adds	r7, #12
 800e1ec:	46bd      	mov	sp, r7
 800e1ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1f2:	4770      	bx	lr
 800e1f4:	2000015c 	.word	0x2000015c

0800e1f8 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e1f8:	b480      	push	{r7}
 800e1fa:	b083      	sub	sp, #12
 800e1fc:	af00      	add	r7, sp, #0
 800e1fe:	4603      	mov	r3, r0
 800e200:	6039      	str	r1, [r7, #0]
 800e202:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800e204:	683b      	ldr	r3, [r7, #0]
 800e206:	2204      	movs	r2, #4
 800e208:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800e20a:	4b03      	ldr	r3, [pc, #12]	@ (800e218 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 800e20c:	4618      	mov	r0, r3
 800e20e:	370c      	adds	r7, #12
 800e210:	46bd      	mov	sp, r7
 800e212:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e216:	4770      	bx	lr
 800e218:	20000170 	.word	0x20000170

0800e21c <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e21c:	b580      	push	{r7, lr}
 800e21e:	b082      	sub	sp, #8
 800e220:	af00      	add	r7, sp, #0
 800e222:	4603      	mov	r3, r0
 800e224:	6039      	str	r1, [r7, #0]
 800e226:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e228:	79fb      	ldrb	r3, [r7, #7]
 800e22a:	2b00      	cmp	r3, #0
 800e22c:	d105      	bne.n	800e23a <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800e22e:	683a      	ldr	r2, [r7, #0]
 800e230:	4907      	ldr	r1, [pc, #28]	@ (800e250 <USBD_CDC_ProductStrDescriptor+0x34>)
 800e232:	4808      	ldr	r0, [pc, #32]	@ (800e254 <USBD_CDC_ProductStrDescriptor+0x38>)
 800e234:	f7ff fe1d 	bl	800de72 <USBD_GetString>
 800e238:	e004      	b.n	800e244 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800e23a:	683a      	ldr	r2, [r7, #0]
 800e23c:	4904      	ldr	r1, [pc, #16]	@ (800e250 <USBD_CDC_ProductStrDescriptor+0x34>)
 800e23e:	4805      	ldr	r0, [pc, #20]	@ (800e254 <USBD_CDC_ProductStrDescriptor+0x38>)
 800e240:	f7ff fe17 	bl	800de72 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e244:	4b02      	ldr	r3, [pc, #8]	@ (800e250 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 800e246:	4618      	mov	r0, r3
 800e248:	3708      	adds	r7, #8
 800e24a:	46bd      	mov	sp, r7
 800e24c:	bd80      	pop	{r7, pc}
 800e24e:	bf00      	nop
 800e250:	20001224 	.word	0x20001224
 800e254:	0800fbd4 	.word	0x0800fbd4

0800e258 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e258:	b580      	push	{r7, lr}
 800e25a:	b082      	sub	sp, #8
 800e25c:	af00      	add	r7, sp, #0
 800e25e:	4603      	mov	r3, r0
 800e260:	6039      	str	r1, [r7, #0]
 800e262:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800e264:	683a      	ldr	r2, [r7, #0]
 800e266:	4904      	ldr	r1, [pc, #16]	@ (800e278 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 800e268:	4804      	ldr	r0, [pc, #16]	@ (800e27c <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 800e26a:	f7ff fe02 	bl	800de72 <USBD_GetString>
  return USBD_StrDesc;
 800e26e:	4b02      	ldr	r3, [pc, #8]	@ (800e278 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 800e270:	4618      	mov	r0, r3
 800e272:	3708      	adds	r7, #8
 800e274:	46bd      	mov	sp, r7
 800e276:	bd80      	pop	{r7, pc}
 800e278:	20001224 	.word	0x20001224
 800e27c:	0800fbec 	.word	0x0800fbec

0800e280 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e280:	b580      	push	{r7, lr}
 800e282:	b082      	sub	sp, #8
 800e284:	af00      	add	r7, sp, #0
 800e286:	4603      	mov	r3, r0
 800e288:	6039      	str	r1, [r7, #0]
 800e28a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800e28c:	683b      	ldr	r3, [r7, #0]
 800e28e:	221a      	movs	r2, #26
 800e290:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800e292:	f000 f843 	bl	800e31c <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800e296:	4b02      	ldr	r3, [pc, #8]	@ (800e2a0 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 800e298:	4618      	mov	r0, r3
 800e29a:	3708      	adds	r7, #8
 800e29c:	46bd      	mov	sp, r7
 800e29e:	bd80      	pop	{r7, pc}
 800e2a0:	20000174 	.word	0x20000174

0800e2a4 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e2a4:	b580      	push	{r7, lr}
 800e2a6:	b082      	sub	sp, #8
 800e2a8:	af00      	add	r7, sp, #0
 800e2aa:	4603      	mov	r3, r0
 800e2ac:	6039      	str	r1, [r7, #0]
 800e2ae:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800e2b0:	79fb      	ldrb	r3, [r7, #7]
 800e2b2:	2b00      	cmp	r3, #0
 800e2b4:	d105      	bne.n	800e2c2 <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800e2b6:	683a      	ldr	r2, [r7, #0]
 800e2b8:	4907      	ldr	r1, [pc, #28]	@ (800e2d8 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800e2ba:	4808      	ldr	r0, [pc, #32]	@ (800e2dc <USBD_CDC_ConfigStrDescriptor+0x38>)
 800e2bc:	f7ff fdd9 	bl	800de72 <USBD_GetString>
 800e2c0:	e004      	b.n	800e2cc <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800e2c2:	683a      	ldr	r2, [r7, #0]
 800e2c4:	4904      	ldr	r1, [pc, #16]	@ (800e2d8 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800e2c6:	4805      	ldr	r0, [pc, #20]	@ (800e2dc <USBD_CDC_ConfigStrDescriptor+0x38>)
 800e2c8:	f7ff fdd3 	bl	800de72 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e2cc:	4b02      	ldr	r3, [pc, #8]	@ (800e2d8 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 800e2ce:	4618      	mov	r0, r3
 800e2d0:	3708      	adds	r7, #8
 800e2d2:	46bd      	mov	sp, r7
 800e2d4:	bd80      	pop	{r7, pc}
 800e2d6:	bf00      	nop
 800e2d8:	20001224 	.word	0x20001224
 800e2dc:	0800fc00 	.word	0x0800fc00

0800e2e0 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e2e0:	b580      	push	{r7, lr}
 800e2e2:	b082      	sub	sp, #8
 800e2e4:	af00      	add	r7, sp, #0
 800e2e6:	4603      	mov	r3, r0
 800e2e8:	6039      	str	r1, [r7, #0]
 800e2ea:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e2ec:	79fb      	ldrb	r3, [r7, #7]
 800e2ee:	2b00      	cmp	r3, #0
 800e2f0:	d105      	bne.n	800e2fe <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800e2f2:	683a      	ldr	r2, [r7, #0]
 800e2f4:	4907      	ldr	r1, [pc, #28]	@ (800e314 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800e2f6:	4808      	ldr	r0, [pc, #32]	@ (800e318 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800e2f8:	f7ff fdbb 	bl	800de72 <USBD_GetString>
 800e2fc:	e004      	b.n	800e308 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800e2fe:	683a      	ldr	r2, [r7, #0]
 800e300:	4904      	ldr	r1, [pc, #16]	@ (800e314 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800e302:	4805      	ldr	r0, [pc, #20]	@ (800e318 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800e304:	f7ff fdb5 	bl	800de72 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e308:	4b02      	ldr	r3, [pc, #8]	@ (800e314 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 800e30a:	4618      	mov	r0, r3
 800e30c:	3708      	adds	r7, #8
 800e30e:	46bd      	mov	sp, r7
 800e310:	bd80      	pop	{r7, pc}
 800e312:	bf00      	nop
 800e314:	20001224 	.word	0x20001224
 800e318:	0800fc0c 	.word	0x0800fc0c

0800e31c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800e31c:	b580      	push	{r7, lr}
 800e31e:	b084      	sub	sp, #16
 800e320:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800e322:	4b0f      	ldr	r3, [pc, #60]	@ (800e360 <Get_SerialNum+0x44>)
 800e324:	681b      	ldr	r3, [r3, #0]
 800e326:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800e328:	4b0e      	ldr	r3, [pc, #56]	@ (800e364 <Get_SerialNum+0x48>)
 800e32a:	681b      	ldr	r3, [r3, #0]
 800e32c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800e32e:	4b0e      	ldr	r3, [pc, #56]	@ (800e368 <Get_SerialNum+0x4c>)
 800e330:	681b      	ldr	r3, [r3, #0]
 800e332:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800e334:	68fa      	ldr	r2, [r7, #12]
 800e336:	687b      	ldr	r3, [r7, #4]
 800e338:	4413      	add	r3, r2
 800e33a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800e33c:	68fb      	ldr	r3, [r7, #12]
 800e33e:	2b00      	cmp	r3, #0
 800e340:	d009      	beq.n	800e356 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800e342:	2208      	movs	r2, #8
 800e344:	4909      	ldr	r1, [pc, #36]	@ (800e36c <Get_SerialNum+0x50>)
 800e346:	68f8      	ldr	r0, [r7, #12]
 800e348:	f000 f814 	bl	800e374 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800e34c:	2204      	movs	r2, #4
 800e34e:	4908      	ldr	r1, [pc, #32]	@ (800e370 <Get_SerialNum+0x54>)
 800e350:	68b8      	ldr	r0, [r7, #8]
 800e352:	f000 f80f 	bl	800e374 <IntToUnicode>
  }
}
 800e356:	bf00      	nop
 800e358:	3710      	adds	r7, #16
 800e35a:	46bd      	mov	sp, r7
 800e35c:	bd80      	pop	{r7, pc}
 800e35e:	bf00      	nop
 800e360:	1fff7590 	.word	0x1fff7590
 800e364:	1fff7594 	.word	0x1fff7594
 800e368:	1fff7598 	.word	0x1fff7598
 800e36c:	20000176 	.word	0x20000176
 800e370:	20000186 	.word	0x20000186

0800e374 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800e374:	b480      	push	{r7}
 800e376:	b087      	sub	sp, #28
 800e378:	af00      	add	r7, sp, #0
 800e37a:	60f8      	str	r0, [r7, #12]
 800e37c:	60b9      	str	r1, [r7, #8]
 800e37e:	4613      	mov	r3, r2
 800e380:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800e382:	2300      	movs	r3, #0
 800e384:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800e386:	2300      	movs	r3, #0
 800e388:	75fb      	strb	r3, [r7, #23]
 800e38a:	e027      	b.n	800e3dc <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800e38c:	68fb      	ldr	r3, [r7, #12]
 800e38e:	0f1b      	lsrs	r3, r3, #28
 800e390:	2b09      	cmp	r3, #9
 800e392:	d80b      	bhi.n	800e3ac <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800e394:	68fb      	ldr	r3, [r7, #12]
 800e396:	0f1b      	lsrs	r3, r3, #28
 800e398:	b2da      	uxtb	r2, r3
 800e39a:	7dfb      	ldrb	r3, [r7, #23]
 800e39c:	005b      	lsls	r3, r3, #1
 800e39e:	4619      	mov	r1, r3
 800e3a0:	68bb      	ldr	r3, [r7, #8]
 800e3a2:	440b      	add	r3, r1
 800e3a4:	3230      	adds	r2, #48	@ 0x30
 800e3a6:	b2d2      	uxtb	r2, r2
 800e3a8:	701a      	strb	r2, [r3, #0]
 800e3aa:	e00a      	b.n	800e3c2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800e3ac:	68fb      	ldr	r3, [r7, #12]
 800e3ae:	0f1b      	lsrs	r3, r3, #28
 800e3b0:	b2da      	uxtb	r2, r3
 800e3b2:	7dfb      	ldrb	r3, [r7, #23]
 800e3b4:	005b      	lsls	r3, r3, #1
 800e3b6:	4619      	mov	r1, r3
 800e3b8:	68bb      	ldr	r3, [r7, #8]
 800e3ba:	440b      	add	r3, r1
 800e3bc:	3237      	adds	r2, #55	@ 0x37
 800e3be:	b2d2      	uxtb	r2, r2
 800e3c0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800e3c2:	68fb      	ldr	r3, [r7, #12]
 800e3c4:	011b      	lsls	r3, r3, #4
 800e3c6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800e3c8:	7dfb      	ldrb	r3, [r7, #23]
 800e3ca:	005b      	lsls	r3, r3, #1
 800e3cc:	3301      	adds	r3, #1
 800e3ce:	68ba      	ldr	r2, [r7, #8]
 800e3d0:	4413      	add	r3, r2
 800e3d2:	2200      	movs	r2, #0
 800e3d4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800e3d6:	7dfb      	ldrb	r3, [r7, #23]
 800e3d8:	3301      	adds	r3, #1
 800e3da:	75fb      	strb	r3, [r7, #23]
 800e3dc:	7dfa      	ldrb	r2, [r7, #23]
 800e3de:	79fb      	ldrb	r3, [r7, #7]
 800e3e0:	429a      	cmp	r2, r3
 800e3e2:	d3d3      	bcc.n	800e38c <IntToUnicode+0x18>
  }
}
 800e3e4:	bf00      	nop
 800e3e6:	bf00      	nop
 800e3e8:	371c      	adds	r7, #28
 800e3ea:	46bd      	mov	sp, r7
 800e3ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3f0:	4770      	bx	lr
	...

0800e3f4 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e3f4:	b580      	push	{r7, lr}
 800e3f6:	b094      	sub	sp, #80	@ 0x50
 800e3f8:	af00      	add	r7, sp, #0
 800e3fa:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800e3fc:	f107 030c 	add.w	r3, r7, #12
 800e400:	2244      	movs	r2, #68	@ 0x44
 800e402:	2100      	movs	r1, #0
 800e404:	4618      	mov	r0, r3
 800e406:	f000 fdc3 	bl	800ef90 <memset>
  if(pcdHandle->Instance==USB)
 800e40a:	687b      	ldr	r3, [r7, #4]
 800e40c:	681b      	ldr	r3, [r3, #0]
 800e40e:	4a15      	ldr	r2, [pc, #84]	@ (800e464 <HAL_PCD_MspInit+0x70>)
 800e410:	4293      	cmp	r3, r2
 800e412:	d122      	bne.n	800e45a <HAL_PCD_MspInit+0x66>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800e414:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800e418:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800e41a:	2300      	movs	r3, #0
 800e41c:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800e41e:	f107 030c 	add.w	r3, r7, #12
 800e422:	4618      	mov	r0, r3
 800e424:	f7fa fdde 	bl	8008fe4 <HAL_RCCEx_PeriphCLKConfig>
 800e428:	4603      	mov	r3, r0
 800e42a:	2b00      	cmp	r3, #0
 800e42c:	d001      	beq.n	800e432 <HAL_PCD_MspInit+0x3e>
    {
      Error_Handler();
 800e42e:	f7f3 fa07 	bl	8001840 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800e432:	4b0d      	ldr	r3, [pc, #52]	@ (800e468 <HAL_PCD_MspInit+0x74>)
 800e434:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e436:	4a0c      	ldr	r2, [pc, #48]	@ (800e468 <HAL_PCD_MspInit+0x74>)
 800e438:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800e43c:	6593      	str	r3, [r2, #88]	@ 0x58
 800e43e:	4b0a      	ldr	r3, [pc, #40]	@ (800e468 <HAL_PCD_MspInit+0x74>)
 800e440:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e442:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e446:	60bb      	str	r3, [r7, #8]
 800e448:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 800e44a:	2200      	movs	r2, #0
 800e44c:	2100      	movs	r1, #0
 800e44e:	2014      	movs	r0, #20
 800e450:	f7f5 fe55 	bl	80040fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 800e454:	2014      	movs	r0, #20
 800e456:	f7f5 fe6c 	bl	8004132 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800e45a:	bf00      	nop
 800e45c:	3750      	adds	r7, #80	@ 0x50
 800e45e:	46bd      	mov	sp, r7
 800e460:	bd80      	pop	{r7, pc}
 800e462:	bf00      	nop
 800e464:	40005c00 	.word	0x40005c00
 800e468:	40021000 	.word	0x40021000

0800e46c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e46c:	b580      	push	{r7, lr}
 800e46e:	b082      	sub	sp, #8
 800e470:	af00      	add	r7, sp, #0
 800e472:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800e474:	687b      	ldr	r3, [r7, #4]
 800e476:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 800e47a:	687b      	ldr	r3, [r7, #4]
 800e47c:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800e480:	4619      	mov	r1, r3
 800e482:	4610      	mov	r0, r2
 800e484:	f7fe fd56 	bl	800cf34 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 800e488:	bf00      	nop
 800e48a:	3708      	adds	r7, #8
 800e48c:	46bd      	mov	sp, r7
 800e48e:	bd80      	pop	{r7, pc}

0800e490 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e490:	b580      	push	{r7, lr}
 800e492:	b082      	sub	sp, #8
 800e494:	af00      	add	r7, sp, #0
 800e496:	6078      	str	r0, [r7, #4]
 800e498:	460b      	mov	r3, r1
 800e49a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800e49c:	687b      	ldr	r3, [r7, #4]
 800e49e:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800e4a2:	78fa      	ldrb	r2, [r7, #3]
 800e4a4:	6879      	ldr	r1, [r7, #4]
 800e4a6:	4613      	mov	r3, r2
 800e4a8:	009b      	lsls	r3, r3, #2
 800e4aa:	4413      	add	r3, r2
 800e4ac:	00db      	lsls	r3, r3, #3
 800e4ae:	440b      	add	r3, r1
 800e4b0:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800e4b4:	681a      	ldr	r2, [r3, #0]
 800e4b6:	78fb      	ldrb	r3, [r7, #3]
 800e4b8:	4619      	mov	r1, r3
 800e4ba:	f7fe fd90 	bl	800cfde <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 800e4be:	bf00      	nop
 800e4c0:	3708      	adds	r7, #8
 800e4c2:	46bd      	mov	sp, r7
 800e4c4:	bd80      	pop	{r7, pc}

0800e4c6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e4c6:	b580      	push	{r7, lr}
 800e4c8:	b082      	sub	sp, #8
 800e4ca:	af00      	add	r7, sp, #0
 800e4cc:	6078      	str	r0, [r7, #4]
 800e4ce:	460b      	mov	r3, r1
 800e4d0:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800e4d2:	687b      	ldr	r3, [r7, #4]
 800e4d4:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800e4d8:	78fa      	ldrb	r2, [r7, #3]
 800e4da:	6879      	ldr	r1, [r7, #4]
 800e4dc:	4613      	mov	r3, r2
 800e4de:	009b      	lsls	r3, r3, #2
 800e4e0:	4413      	add	r3, r2
 800e4e2:	00db      	lsls	r3, r3, #3
 800e4e4:	440b      	add	r3, r1
 800e4e6:	3324      	adds	r3, #36	@ 0x24
 800e4e8:	681a      	ldr	r2, [r3, #0]
 800e4ea:	78fb      	ldrb	r3, [r7, #3]
 800e4ec:	4619      	mov	r1, r3
 800e4ee:	f7fe fdd9 	bl	800d0a4 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 800e4f2:	bf00      	nop
 800e4f4:	3708      	adds	r7, #8
 800e4f6:	46bd      	mov	sp, r7
 800e4f8:	bd80      	pop	{r7, pc}

0800e4fa <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e4fa:	b580      	push	{r7, lr}
 800e4fc:	b082      	sub	sp, #8
 800e4fe:	af00      	add	r7, sp, #0
 800e500:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800e502:	687b      	ldr	r3, [r7, #4]
 800e504:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800e508:	4618      	mov	r0, r3
 800e50a:	f7fe feed 	bl	800d2e8 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 800e50e:	bf00      	nop
 800e510:	3708      	adds	r7, #8
 800e512:	46bd      	mov	sp, r7
 800e514:	bd80      	pop	{r7, pc}

0800e516 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e516:	b580      	push	{r7, lr}
 800e518:	b084      	sub	sp, #16
 800e51a:	af00      	add	r7, sp, #0
 800e51c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800e51e:	2301      	movs	r3, #1
 800e520:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800e522:	687b      	ldr	r3, [r7, #4]
 800e524:	795b      	ldrb	r3, [r3, #5]
 800e526:	2b02      	cmp	r3, #2
 800e528:	d001      	beq.n	800e52e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800e52a:	f7f3 f989 	bl	8001840 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800e52e:	687b      	ldr	r3, [r7, #4]
 800e530:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800e534:	7bfa      	ldrb	r2, [r7, #15]
 800e536:	4611      	mov	r1, r2
 800e538:	4618      	mov	r0, r3
 800e53a:	f7fe fe97 	bl	800d26c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800e53e:	687b      	ldr	r3, [r7, #4]
 800e540:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800e544:	4618      	mov	r0, r3
 800e546:	f7fe fe43 	bl	800d1d0 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 800e54a:	bf00      	nop
 800e54c:	3710      	adds	r7, #16
 800e54e:	46bd      	mov	sp, r7
 800e550:	bd80      	pop	{r7, pc}
	...

0800e554 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e554:	b580      	push	{r7, lr}
 800e556:	b082      	sub	sp, #8
 800e558:	af00      	add	r7, sp, #0
 800e55a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800e55c:	687b      	ldr	r3, [r7, #4]
 800e55e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800e562:	4618      	mov	r0, r3
 800e564:	f7fe fe92 	bl	800d28c <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800e568:	687b      	ldr	r3, [r7, #4]
 800e56a:	7a5b      	ldrb	r3, [r3, #9]
 800e56c:	2b00      	cmp	r3, #0
 800e56e:	d005      	beq.n	800e57c <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e570:	4b04      	ldr	r3, [pc, #16]	@ (800e584 <HAL_PCD_SuspendCallback+0x30>)
 800e572:	691b      	ldr	r3, [r3, #16]
 800e574:	4a03      	ldr	r2, [pc, #12]	@ (800e584 <HAL_PCD_SuspendCallback+0x30>)
 800e576:	f043 0306 	orr.w	r3, r3, #6
 800e57a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 800e57c:	bf00      	nop
 800e57e:	3708      	adds	r7, #8
 800e580:	46bd      	mov	sp, r7
 800e582:	bd80      	pop	{r7, pc}
 800e584:	e000ed00 	.word	0xe000ed00

0800e588 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e588:	b580      	push	{r7, lr}
 800e58a:	b082      	sub	sp, #8
 800e58c:	af00      	add	r7, sp, #0
 800e58e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800e590:	687b      	ldr	r3, [r7, #4]
 800e592:	7a5b      	ldrb	r3, [r3, #9]
 800e594:	2b00      	cmp	r3, #0
 800e596:	d007      	beq.n	800e5a8 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e598:	4b08      	ldr	r3, [pc, #32]	@ (800e5bc <HAL_PCD_ResumeCallback+0x34>)
 800e59a:	691b      	ldr	r3, [r3, #16]
 800e59c:	4a07      	ldr	r2, [pc, #28]	@ (800e5bc <HAL_PCD_ResumeCallback+0x34>)
 800e59e:	f023 0306 	bic.w	r3, r3, #6
 800e5a2:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800e5a4:	f000 f9f8 	bl	800e998 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800e5a8:	687b      	ldr	r3, [r7, #4]
 800e5aa:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800e5ae:	4618      	mov	r0, r3
 800e5b0:	f7fe fe82 	bl	800d2b8 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 800e5b4:	bf00      	nop
 800e5b6:	3708      	adds	r7, #8
 800e5b8:	46bd      	mov	sp, r7
 800e5ba:	bd80      	pop	{r7, pc}
 800e5bc:	e000ed00 	.word	0xe000ed00

0800e5c0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800e5c0:	b580      	push	{r7, lr}
 800e5c2:	b082      	sub	sp, #8
 800e5c4:	af00      	add	r7, sp, #0
 800e5c6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 800e5c8:	4a2b      	ldr	r2, [pc, #172]	@ (800e678 <USBD_LL_Init+0xb8>)
 800e5ca:	687b      	ldr	r3, [r7, #4]
 800e5cc:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 800e5d0:	687b      	ldr	r3, [r7, #4]
 800e5d2:	4a29      	ldr	r2, [pc, #164]	@ (800e678 <USBD_LL_Init+0xb8>)
 800e5d4:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 800e5d8:	4b27      	ldr	r3, [pc, #156]	@ (800e678 <USBD_LL_Init+0xb8>)
 800e5da:	4a28      	ldr	r2, [pc, #160]	@ (800e67c <USBD_LL_Init+0xbc>)
 800e5dc:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800e5de:	4b26      	ldr	r3, [pc, #152]	@ (800e678 <USBD_LL_Init+0xb8>)
 800e5e0:	2208      	movs	r2, #8
 800e5e2:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800e5e4:	4b24      	ldr	r3, [pc, #144]	@ (800e678 <USBD_LL_Init+0xb8>)
 800e5e6:	2202      	movs	r2, #2
 800e5e8:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800e5ea:	4b23      	ldr	r3, [pc, #140]	@ (800e678 <USBD_LL_Init+0xb8>)
 800e5ec:	2202      	movs	r2, #2
 800e5ee:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800e5f0:	4b21      	ldr	r3, [pc, #132]	@ (800e678 <USBD_LL_Init+0xb8>)
 800e5f2:	2200      	movs	r2, #0
 800e5f4:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800e5f6:	4b20      	ldr	r3, [pc, #128]	@ (800e678 <USBD_LL_Init+0xb8>)
 800e5f8:	2200      	movs	r2, #0
 800e5fa:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800e5fc:	4b1e      	ldr	r3, [pc, #120]	@ (800e678 <USBD_LL_Init+0xb8>)
 800e5fe:	2200      	movs	r2, #0
 800e600:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800e602:	4b1d      	ldr	r3, [pc, #116]	@ (800e678 <USBD_LL_Init+0xb8>)
 800e604:	2200      	movs	r2, #0
 800e606:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800e608:	481b      	ldr	r0, [pc, #108]	@ (800e678 <USBD_LL_Init+0xb8>)
 800e60a:	f7f8 fa07 	bl	8006a1c <HAL_PCD_Init>
 800e60e:	4603      	mov	r3, r0
 800e610:	2b00      	cmp	r3, #0
 800e612:	d001      	beq.n	800e618 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 800e614:	f7f3 f914 	bl	8001840 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800e618:	687b      	ldr	r3, [r7, #4]
 800e61a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e61e:	2318      	movs	r3, #24
 800e620:	2200      	movs	r2, #0
 800e622:	2100      	movs	r1, #0
 800e624:	f7f9 fe8e 	bl	8008344 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800e628:	687b      	ldr	r3, [r7, #4]
 800e62a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e62e:	2358      	movs	r3, #88	@ 0x58
 800e630:	2200      	movs	r2, #0
 800e632:	2180      	movs	r1, #128	@ 0x80
 800e634:	f7f9 fe86 	bl	8008344 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800e638:	687b      	ldr	r3, [r7, #4]
 800e63a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e63e:	23c0      	movs	r3, #192	@ 0xc0
 800e640:	2200      	movs	r2, #0
 800e642:	2181      	movs	r1, #129	@ 0x81
 800e644:	f7f9 fe7e 	bl	8008344 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800e648:	687b      	ldr	r3, [r7, #4]
 800e64a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e64e:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800e652:	2200      	movs	r2, #0
 800e654:	2101      	movs	r1, #1
 800e656:	f7f9 fe75 	bl	8008344 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800e65a:	687b      	ldr	r3, [r7, #4]
 800e65c:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e660:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800e664:	2200      	movs	r2, #0
 800e666:	2182      	movs	r1, #130	@ 0x82
 800e668:	f7f9 fe6c 	bl	8008344 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800e66c:	2300      	movs	r3, #0
}
 800e66e:	4618      	mov	r0, r3
 800e670:	3708      	adds	r7, #8
 800e672:	46bd      	mov	sp, r7
 800e674:	bd80      	pop	{r7, pc}
 800e676:	bf00      	nop
 800e678:	20001424 	.word	0x20001424
 800e67c:	40005c00 	.word	0x40005c00

0800e680 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800e680:	b580      	push	{r7, lr}
 800e682:	b084      	sub	sp, #16
 800e684:	af00      	add	r7, sp, #0
 800e686:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e688:	2300      	movs	r3, #0
 800e68a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e68c:	2300      	movs	r3, #0
 800e68e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800e690:	687b      	ldr	r3, [r7, #4]
 800e692:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e696:	4618      	mov	r0, r3
 800e698:	f7f8 fa8e 	bl	8006bb8 <HAL_PCD_Start>
 800e69c:	4603      	mov	r3, r0
 800e69e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e6a0:	7bfb      	ldrb	r3, [r7, #15]
 800e6a2:	4618      	mov	r0, r3
 800e6a4:	f000 f97e 	bl	800e9a4 <USBD_Get_USB_Status>
 800e6a8:	4603      	mov	r3, r0
 800e6aa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e6ac:	7bbb      	ldrb	r3, [r7, #14]
}
 800e6ae:	4618      	mov	r0, r3
 800e6b0:	3710      	adds	r7, #16
 800e6b2:	46bd      	mov	sp, r7
 800e6b4:	bd80      	pop	{r7, pc}

0800e6b6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800e6b6:	b580      	push	{r7, lr}
 800e6b8:	b084      	sub	sp, #16
 800e6ba:	af00      	add	r7, sp, #0
 800e6bc:	6078      	str	r0, [r7, #4]
 800e6be:	4608      	mov	r0, r1
 800e6c0:	4611      	mov	r1, r2
 800e6c2:	461a      	mov	r2, r3
 800e6c4:	4603      	mov	r3, r0
 800e6c6:	70fb      	strb	r3, [r7, #3]
 800e6c8:	460b      	mov	r3, r1
 800e6ca:	70bb      	strb	r3, [r7, #2]
 800e6cc:	4613      	mov	r3, r2
 800e6ce:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e6d0:	2300      	movs	r3, #0
 800e6d2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e6d4:	2300      	movs	r3, #0
 800e6d6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800e6d8:	687b      	ldr	r3, [r7, #4]
 800e6da:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e6de:	78bb      	ldrb	r3, [r7, #2]
 800e6e0:	883a      	ldrh	r2, [r7, #0]
 800e6e2:	78f9      	ldrb	r1, [r7, #3]
 800e6e4:	f7f8 fbd5 	bl	8006e92 <HAL_PCD_EP_Open>
 800e6e8:	4603      	mov	r3, r0
 800e6ea:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e6ec:	7bfb      	ldrb	r3, [r7, #15]
 800e6ee:	4618      	mov	r0, r3
 800e6f0:	f000 f958 	bl	800e9a4 <USBD_Get_USB_Status>
 800e6f4:	4603      	mov	r3, r0
 800e6f6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e6f8:	7bbb      	ldrb	r3, [r7, #14]
}
 800e6fa:	4618      	mov	r0, r3
 800e6fc:	3710      	adds	r7, #16
 800e6fe:	46bd      	mov	sp, r7
 800e700:	bd80      	pop	{r7, pc}

0800e702 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e702:	b580      	push	{r7, lr}
 800e704:	b084      	sub	sp, #16
 800e706:	af00      	add	r7, sp, #0
 800e708:	6078      	str	r0, [r7, #4]
 800e70a:	460b      	mov	r3, r1
 800e70c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e70e:	2300      	movs	r3, #0
 800e710:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e712:	2300      	movs	r3, #0
 800e714:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800e716:	687b      	ldr	r3, [r7, #4]
 800e718:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e71c:	78fa      	ldrb	r2, [r7, #3]
 800e71e:	4611      	mov	r1, r2
 800e720:	4618      	mov	r0, r3
 800e722:	f7f8 fc15 	bl	8006f50 <HAL_PCD_EP_Close>
 800e726:	4603      	mov	r3, r0
 800e728:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e72a:	7bfb      	ldrb	r3, [r7, #15]
 800e72c:	4618      	mov	r0, r3
 800e72e:	f000 f939 	bl	800e9a4 <USBD_Get_USB_Status>
 800e732:	4603      	mov	r3, r0
 800e734:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e736:	7bbb      	ldrb	r3, [r7, #14]
}
 800e738:	4618      	mov	r0, r3
 800e73a:	3710      	adds	r7, #16
 800e73c:	46bd      	mov	sp, r7
 800e73e:	bd80      	pop	{r7, pc}

0800e740 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e740:	b580      	push	{r7, lr}
 800e742:	b084      	sub	sp, #16
 800e744:	af00      	add	r7, sp, #0
 800e746:	6078      	str	r0, [r7, #4]
 800e748:	460b      	mov	r3, r1
 800e74a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e74c:	2300      	movs	r3, #0
 800e74e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e750:	2300      	movs	r3, #0
 800e752:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800e754:	687b      	ldr	r3, [r7, #4]
 800e756:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e75a:	78fa      	ldrb	r2, [r7, #3]
 800e75c:	4611      	mov	r1, r2
 800e75e:	4618      	mov	r0, r3
 800e760:	f7f8 fcbe 	bl	80070e0 <HAL_PCD_EP_SetStall>
 800e764:	4603      	mov	r3, r0
 800e766:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e768:	7bfb      	ldrb	r3, [r7, #15]
 800e76a:	4618      	mov	r0, r3
 800e76c:	f000 f91a 	bl	800e9a4 <USBD_Get_USB_Status>
 800e770:	4603      	mov	r3, r0
 800e772:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e774:	7bbb      	ldrb	r3, [r7, #14]
}
 800e776:	4618      	mov	r0, r3
 800e778:	3710      	adds	r7, #16
 800e77a:	46bd      	mov	sp, r7
 800e77c:	bd80      	pop	{r7, pc}

0800e77e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e77e:	b580      	push	{r7, lr}
 800e780:	b084      	sub	sp, #16
 800e782:	af00      	add	r7, sp, #0
 800e784:	6078      	str	r0, [r7, #4]
 800e786:	460b      	mov	r3, r1
 800e788:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e78a:	2300      	movs	r3, #0
 800e78c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e78e:	2300      	movs	r3, #0
 800e790:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800e792:	687b      	ldr	r3, [r7, #4]
 800e794:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e798:	78fa      	ldrb	r2, [r7, #3]
 800e79a:	4611      	mov	r1, r2
 800e79c:	4618      	mov	r0, r3
 800e79e:	f7f8 fcf1 	bl	8007184 <HAL_PCD_EP_ClrStall>
 800e7a2:	4603      	mov	r3, r0
 800e7a4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e7a6:	7bfb      	ldrb	r3, [r7, #15]
 800e7a8:	4618      	mov	r0, r3
 800e7aa:	f000 f8fb 	bl	800e9a4 <USBD_Get_USB_Status>
 800e7ae:	4603      	mov	r3, r0
 800e7b0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e7b2:	7bbb      	ldrb	r3, [r7, #14]
}
 800e7b4:	4618      	mov	r0, r3
 800e7b6:	3710      	adds	r7, #16
 800e7b8:	46bd      	mov	sp, r7
 800e7ba:	bd80      	pop	{r7, pc}

0800e7bc <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e7bc:	b480      	push	{r7}
 800e7be:	b085      	sub	sp, #20
 800e7c0:	af00      	add	r7, sp, #0
 800e7c2:	6078      	str	r0, [r7, #4]
 800e7c4:	460b      	mov	r3, r1
 800e7c6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800e7c8:	687b      	ldr	r3, [r7, #4]
 800e7ca:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e7ce:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800e7d0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e7d4:	2b00      	cmp	r3, #0
 800e7d6:	da0b      	bge.n	800e7f0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800e7d8:	78fb      	ldrb	r3, [r7, #3]
 800e7da:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e7de:	68f9      	ldr	r1, [r7, #12]
 800e7e0:	4613      	mov	r3, r2
 800e7e2:	009b      	lsls	r3, r3, #2
 800e7e4:	4413      	add	r3, r2
 800e7e6:	00db      	lsls	r3, r3, #3
 800e7e8:	440b      	add	r3, r1
 800e7ea:	3312      	adds	r3, #18
 800e7ec:	781b      	ldrb	r3, [r3, #0]
 800e7ee:	e00b      	b.n	800e808 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800e7f0:	78fb      	ldrb	r3, [r7, #3]
 800e7f2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e7f6:	68f9      	ldr	r1, [r7, #12]
 800e7f8:	4613      	mov	r3, r2
 800e7fa:	009b      	lsls	r3, r3, #2
 800e7fc:	4413      	add	r3, r2
 800e7fe:	00db      	lsls	r3, r3, #3
 800e800:	440b      	add	r3, r1
 800e802:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800e806:	781b      	ldrb	r3, [r3, #0]
  }
}
 800e808:	4618      	mov	r0, r3
 800e80a:	3714      	adds	r7, #20
 800e80c:	46bd      	mov	sp, r7
 800e80e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e812:	4770      	bx	lr

0800e814 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800e814:	b580      	push	{r7, lr}
 800e816:	b084      	sub	sp, #16
 800e818:	af00      	add	r7, sp, #0
 800e81a:	6078      	str	r0, [r7, #4]
 800e81c:	460b      	mov	r3, r1
 800e81e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e820:	2300      	movs	r3, #0
 800e822:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e824:	2300      	movs	r3, #0
 800e826:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800e828:	687b      	ldr	r3, [r7, #4]
 800e82a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e82e:	78fa      	ldrb	r2, [r7, #3]
 800e830:	4611      	mov	r1, r2
 800e832:	4618      	mov	r0, r3
 800e834:	f7f8 fb09 	bl	8006e4a <HAL_PCD_SetAddress>
 800e838:	4603      	mov	r3, r0
 800e83a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e83c:	7bfb      	ldrb	r3, [r7, #15]
 800e83e:	4618      	mov	r0, r3
 800e840:	f000 f8b0 	bl	800e9a4 <USBD_Get_USB_Status>
 800e844:	4603      	mov	r3, r0
 800e846:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e848:	7bbb      	ldrb	r3, [r7, #14]
}
 800e84a:	4618      	mov	r0, r3
 800e84c:	3710      	adds	r7, #16
 800e84e:	46bd      	mov	sp, r7
 800e850:	bd80      	pop	{r7, pc}

0800e852 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e852:	b580      	push	{r7, lr}
 800e854:	b086      	sub	sp, #24
 800e856:	af00      	add	r7, sp, #0
 800e858:	60f8      	str	r0, [r7, #12]
 800e85a:	607a      	str	r2, [r7, #4]
 800e85c:	603b      	str	r3, [r7, #0]
 800e85e:	460b      	mov	r3, r1
 800e860:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e862:	2300      	movs	r3, #0
 800e864:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e866:	2300      	movs	r3, #0
 800e868:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800e86a:	68fb      	ldr	r3, [r7, #12]
 800e86c:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e870:	7af9      	ldrb	r1, [r7, #11]
 800e872:	683b      	ldr	r3, [r7, #0]
 800e874:	687a      	ldr	r2, [r7, #4]
 800e876:	f7f8 fbfc 	bl	8007072 <HAL_PCD_EP_Transmit>
 800e87a:	4603      	mov	r3, r0
 800e87c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e87e:	7dfb      	ldrb	r3, [r7, #23]
 800e880:	4618      	mov	r0, r3
 800e882:	f000 f88f 	bl	800e9a4 <USBD_Get_USB_Status>
 800e886:	4603      	mov	r3, r0
 800e888:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e88a:	7dbb      	ldrb	r3, [r7, #22]
}
 800e88c:	4618      	mov	r0, r3
 800e88e:	3718      	adds	r7, #24
 800e890:	46bd      	mov	sp, r7
 800e892:	bd80      	pop	{r7, pc}

0800e894 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e894:	b580      	push	{r7, lr}
 800e896:	b086      	sub	sp, #24
 800e898:	af00      	add	r7, sp, #0
 800e89a:	60f8      	str	r0, [r7, #12]
 800e89c:	607a      	str	r2, [r7, #4]
 800e89e:	603b      	str	r3, [r7, #0]
 800e8a0:	460b      	mov	r3, r1
 800e8a2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e8a4:	2300      	movs	r3, #0
 800e8a6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e8a8:	2300      	movs	r3, #0
 800e8aa:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800e8ac:	68fb      	ldr	r3, [r7, #12]
 800e8ae:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e8b2:	7af9      	ldrb	r1, [r7, #11]
 800e8b4:	683b      	ldr	r3, [r7, #0]
 800e8b6:	687a      	ldr	r2, [r7, #4]
 800e8b8:	f7f8 fb92 	bl	8006fe0 <HAL_PCD_EP_Receive>
 800e8bc:	4603      	mov	r3, r0
 800e8be:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e8c0:	7dfb      	ldrb	r3, [r7, #23]
 800e8c2:	4618      	mov	r0, r3
 800e8c4:	f000 f86e 	bl	800e9a4 <USBD_Get_USB_Status>
 800e8c8:	4603      	mov	r3, r0
 800e8ca:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e8cc:	7dbb      	ldrb	r3, [r7, #22]
}
 800e8ce:	4618      	mov	r0, r3
 800e8d0:	3718      	adds	r7, #24
 800e8d2:	46bd      	mov	sp, r7
 800e8d4:	bd80      	pop	{r7, pc}

0800e8d6 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e8d6:	b580      	push	{r7, lr}
 800e8d8:	b082      	sub	sp, #8
 800e8da:	af00      	add	r7, sp, #0
 800e8dc:	6078      	str	r0, [r7, #4]
 800e8de:	460b      	mov	r3, r1
 800e8e0:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800e8e2:	687b      	ldr	r3, [r7, #4]
 800e8e4:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e8e8:	78fa      	ldrb	r2, [r7, #3]
 800e8ea:	4611      	mov	r1, r2
 800e8ec:	4618      	mov	r0, r3
 800e8ee:	f7f8 fba8 	bl	8007042 <HAL_PCD_EP_GetRxCount>
 800e8f2:	4603      	mov	r3, r0
}
 800e8f4:	4618      	mov	r0, r3
 800e8f6:	3708      	adds	r7, #8
 800e8f8:	46bd      	mov	sp, r7
 800e8fa:	bd80      	pop	{r7, pc}

0800e8fc <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e8fc:	b580      	push	{r7, lr}
 800e8fe:	b082      	sub	sp, #8
 800e900:	af00      	add	r7, sp, #0
 800e902:	6078      	str	r0, [r7, #4]
 800e904:	460b      	mov	r3, r1
 800e906:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 800e908:	78fb      	ldrb	r3, [r7, #3]
 800e90a:	2b00      	cmp	r3, #0
 800e90c:	d002      	beq.n	800e914 <HAL_PCDEx_LPM_Callback+0x18>
 800e90e:	2b01      	cmp	r3, #1
 800e910:	d013      	beq.n	800e93a <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 800e912:	e023      	b.n	800e95c <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 800e914:	687b      	ldr	r3, [r7, #4]
 800e916:	7a5b      	ldrb	r3, [r3, #9]
 800e918:	2b00      	cmp	r3, #0
 800e91a:	d007      	beq.n	800e92c <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800e91c:	f000 f83c 	bl	800e998 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e920:	4b10      	ldr	r3, [pc, #64]	@ (800e964 <HAL_PCDEx_LPM_Callback+0x68>)
 800e922:	691b      	ldr	r3, [r3, #16]
 800e924:	4a0f      	ldr	r2, [pc, #60]	@ (800e964 <HAL_PCDEx_LPM_Callback+0x68>)
 800e926:	f023 0306 	bic.w	r3, r3, #6
 800e92a:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 800e92c:	687b      	ldr	r3, [r7, #4]
 800e92e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800e932:	4618      	mov	r0, r3
 800e934:	f7fe fcc0 	bl	800d2b8 <USBD_LL_Resume>
    break;
 800e938:	e010      	b.n	800e95c <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 800e93a:	687b      	ldr	r3, [r7, #4]
 800e93c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800e940:	4618      	mov	r0, r3
 800e942:	f7fe fca3 	bl	800d28c <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800e946:	687b      	ldr	r3, [r7, #4]
 800e948:	7a5b      	ldrb	r3, [r3, #9]
 800e94a:	2b00      	cmp	r3, #0
 800e94c:	d005      	beq.n	800e95a <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e94e:	4b05      	ldr	r3, [pc, #20]	@ (800e964 <HAL_PCDEx_LPM_Callback+0x68>)
 800e950:	691b      	ldr	r3, [r3, #16]
 800e952:	4a04      	ldr	r2, [pc, #16]	@ (800e964 <HAL_PCDEx_LPM_Callback+0x68>)
 800e954:	f043 0306 	orr.w	r3, r3, #6
 800e958:	6113      	str	r3, [r2, #16]
    break;
 800e95a:	bf00      	nop
}
 800e95c:	bf00      	nop
 800e95e:	3708      	adds	r7, #8
 800e960:	46bd      	mov	sp, r7
 800e962:	bd80      	pop	{r7, pc}
 800e964:	e000ed00 	.word	0xe000ed00

0800e968 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800e968:	b480      	push	{r7}
 800e96a:	b083      	sub	sp, #12
 800e96c:	af00      	add	r7, sp, #0
 800e96e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800e970:	4b03      	ldr	r3, [pc, #12]	@ (800e980 <USBD_static_malloc+0x18>)
}
 800e972:	4618      	mov	r0, r3
 800e974:	370c      	adds	r7, #12
 800e976:	46bd      	mov	sp, r7
 800e978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e97c:	4770      	bx	lr
 800e97e:	bf00      	nop
 800e980:	20001700 	.word	0x20001700

0800e984 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800e984:	b480      	push	{r7}
 800e986:	b083      	sub	sp, #12
 800e988:	af00      	add	r7, sp, #0
 800e98a:	6078      	str	r0, [r7, #4]

}
 800e98c:	bf00      	nop
 800e98e:	370c      	adds	r7, #12
 800e990:	46bd      	mov	sp, r7
 800e992:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e996:	4770      	bx	lr

0800e998 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800e998:	b580      	push	{r7, lr}
 800e99a:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800e99c:	f7f2 fa78 	bl	8000e90 <SystemClock_Config>
}
 800e9a0:	bf00      	nop
 800e9a2:	bd80      	pop	{r7, pc}

0800e9a4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800e9a4:	b480      	push	{r7}
 800e9a6:	b085      	sub	sp, #20
 800e9a8:	af00      	add	r7, sp, #0
 800e9aa:	4603      	mov	r3, r0
 800e9ac:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e9ae:	2300      	movs	r3, #0
 800e9b0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800e9b2:	79fb      	ldrb	r3, [r7, #7]
 800e9b4:	2b03      	cmp	r3, #3
 800e9b6:	d817      	bhi.n	800e9e8 <USBD_Get_USB_Status+0x44>
 800e9b8:	a201      	add	r2, pc, #4	@ (adr r2, 800e9c0 <USBD_Get_USB_Status+0x1c>)
 800e9ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e9be:	bf00      	nop
 800e9c0:	0800e9d1 	.word	0x0800e9d1
 800e9c4:	0800e9d7 	.word	0x0800e9d7
 800e9c8:	0800e9dd 	.word	0x0800e9dd
 800e9cc:	0800e9e3 	.word	0x0800e9e3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800e9d0:	2300      	movs	r3, #0
 800e9d2:	73fb      	strb	r3, [r7, #15]
    break;
 800e9d4:	e00b      	b.n	800e9ee <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e9d6:	2303      	movs	r3, #3
 800e9d8:	73fb      	strb	r3, [r7, #15]
    break;
 800e9da:	e008      	b.n	800e9ee <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e9dc:	2301      	movs	r3, #1
 800e9de:	73fb      	strb	r3, [r7, #15]
    break;
 800e9e0:	e005      	b.n	800e9ee <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e9e2:	2303      	movs	r3, #3
 800e9e4:	73fb      	strb	r3, [r7, #15]
    break;
 800e9e6:	e002      	b.n	800e9ee <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800e9e8:	2303      	movs	r3, #3
 800e9ea:	73fb      	strb	r3, [r7, #15]
    break;
 800e9ec:	bf00      	nop
  }
  return usb_status;
 800e9ee:	7bfb      	ldrb	r3, [r7, #15]
}
 800e9f0:	4618      	mov	r0, r3
 800e9f2:	3714      	adds	r7, #20
 800e9f4:	46bd      	mov	sp, r7
 800e9f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9fa:	4770      	bx	lr

0800e9fc <__sflush_r>:
 800e9fc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ea00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ea04:	0716      	lsls	r6, r2, #28
 800ea06:	4605      	mov	r5, r0
 800ea08:	460c      	mov	r4, r1
 800ea0a:	d454      	bmi.n	800eab6 <__sflush_r+0xba>
 800ea0c:	684b      	ldr	r3, [r1, #4]
 800ea0e:	2b00      	cmp	r3, #0
 800ea10:	dc02      	bgt.n	800ea18 <__sflush_r+0x1c>
 800ea12:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ea14:	2b00      	cmp	r3, #0
 800ea16:	dd48      	ble.n	800eaaa <__sflush_r+0xae>
 800ea18:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ea1a:	2e00      	cmp	r6, #0
 800ea1c:	d045      	beq.n	800eaaa <__sflush_r+0xae>
 800ea1e:	2300      	movs	r3, #0
 800ea20:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ea24:	682f      	ldr	r7, [r5, #0]
 800ea26:	6a21      	ldr	r1, [r4, #32]
 800ea28:	602b      	str	r3, [r5, #0]
 800ea2a:	d030      	beq.n	800ea8e <__sflush_r+0x92>
 800ea2c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ea2e:	89a3      	ldrh	r3, [r4, #12]
 800ea30:	0759      	lsls	r1, r3, #29
 800ea32:	d505      	bpl.n	800ea40 <__sflush_r+0x44>
 800ea34:	6863      	ldr	r3, [r4, #4]
 800ea36:	1ad2      	subs	r2, r2, r3
 800ea38:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ea3a:	b10b      	cbz	r3, 800ea40 <__sflush_r+0x44>
 800ea3c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ea3e:	1ad2      	subs	r2, r2, r3
 800ea40:	2300      	movs	r3, #0
 800ea42:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ea44:	6a21      	ldr	r1, [r4, #32]
 800ea46:	4628      	mov	r0, r5
 800ea48:	47b0      	blx	r6
 800ea4a:	1c43      	adds	r3, r0, #1
 800ea4c:	89a3      	ldrh	r3, [r4, #12]
 800ea4e:	d106      	bne.n	800ea5e <__sflush_r+0x62>
 800ea50:	6829      	ldr	r1, [r5, #0]
 800ea52:	291d      	cmp	r1, #29
 800ea54:	d82b      	bhi.n	800eaae <__sflush_r+0xb2>
 800ea56:	4a2a      	ldr	r2, [pc, #168]	@ (800eb00 <__sflush_r+0x104>)
 800ea58:	40ca      	lsrs	r2, r1
 800ea5a:	07d6      	lsls	r6, r2, #31
 800ea5c:	d527      	bpl.n	800eaae <__sflush_r+0xb2>
 800ea5e:	2200      	movs	r2, #0
 800ea60:	6062      	str	r2, [r4, #4]
 800ea62:	04d9      	lsls	r1, r3, #19
 800ea64:	6922      	ldr	r2, [r4, #16]
 800ea66:	6022      	str	r2, [r4, #0]
 800ea68:	d504      	bpl.n	800ea74 <__sflush_r+0x78>
 800ea6a:	1c42      	adds	r2, r0, #1
 800ea6c:	d101      	bne.n	800ea72 <__sflush_r+0x76>
 800ea6e:	682b      	ldr	r3, [r5, #0]
 800ea70:	b903      	cbnz	r3, 800ea74 <__sflush_r+0x78>
 800ea72:	6560      	str	r0, [r4, #84]	@ 0x54
 800ea74:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ea76:	602f      	str	r7, [r5, #0]
 800ea78:	b1b9      	cbz	r1, 800eaaa <__sflush_r+0xae>
 800ea7a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ea7e:	4299      	cmp	r1, r3
 800ea80:	d002      	beq.n	800ea88 <__sflush_r+0x8c>
 800ea82:	4628      	mov	r0, r5
 800ea84:	f000 fb00 	bl	800f088 <_free_r>
 800ea88:	2300      	movs	r3, #0
 800ea8a:	6363      	str	r3, [r4, #52]	@ 0x34
 800ea8c:	e00d      	b.n	800eaaa <__sflush_r+0xae>
 800ea8e:	2301      	movs	r3, #1
 800ea90:	4628      	mov	r0, r5
 800ea92:	47b0      	blx	r6
 800ea94:	4602      	mov	r2, r0
 800ea96:	1c50      	adds	r0, r2, #1
 800ea98:	d1c9      	bne.n	800ea2e <__sflush_r+0x32>
 800ea9a:	682b      	ldr	r3, [r5, #0]
 800ea9c:	2b00      	cmp	r3, #0
 800ea9e:	d0c6      	beq.n	800ea2e <__sflush_r+0x32>
 800eaa0:	2b1d      	cmp	r3, #29
 800eaa2:	d001      	beq.n	800eaa8 <__sflush_r+0xac>
 800eaa4:	2b16      	cmp	r3, #22
 800eaa6:	d11e      	bne.n	800eae6 <__sflush_r+0xea>
 800eaa8:	602f      	str	r7, [r5, #0]
 800eaaa:	2000      	movs	r0, #0
 800eaac:	e022      	b.n	800eaf4 <__sflush_r+0xf8>
 800eaae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800eab2:	b21b      	sxth	r3, r3
 800eab4:	e01b      	b.n	800eaee <__sflush_r+0xf2>
 800eab6:	690f      	ldr	r7, [r1, #16]
 800eab8:	2f00      	cmp	r7, #0
 800eaba:	d0f6      	beq.n	800eaaa <__sflush_r+0xae>
 800eabc:	0793      	lsls	r3, r2, #30
 800eabe:	680e      	ldr	r6, [r1, #0]
 800eac0:	bf08      	it	eq
 800eac2:	694b      	ldreq	r3, [r1, #20]
 800eac4:	600f      	str	r7, [r1, #0]
 800eac6:	bf18      	it	ne
 800eac8:	2300      	movne	r3, #0
 800eaca:	eba6 0807 	sub.w	r8, r6, r7
 800eace:	608b      	str	r3, [r1, #8]
 800ead0:	f1b8 0f00 	cmp.w	r8, #0
 800ead4:	dde9      	ble.n	800eaaa <__sflush_r+0xae>
 800ead6:	6a21      	ldr	r1, [r4, #32]
 800ead8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800eada:	4643      	mov	r3, r8
 800eadc:	463a      	mov	r2, r7
 800eade:	4628      	mov	r0, r5
 800eae0:	47b0      	blx	r6
 800eae2:	2800      	cmp	r0, #0
 800eae4:	dc08      	bgt.n	800eaf8 <__sflush_r+0xfc>
 800eae6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eaea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800eaee:	81a3      	strh	r3, [r4, #12]
 800eaf0:	f04f 30ff 	mov.w	r0, #4294967295
 800eaf4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eaf8:	4407      	add	r7, r0
 800eafa:	eba8 0800 	sub.w	r8, r8, r0
 800eafe:	e7e7      	b.n	800ead0 <__sflush_r+0xd4>
 800eb00:	20400001 	.word	0x20400001

0800eb04 <_fflush_r>:
 800eb04:	b538      	push	{r3, r4, r5, lr}
 800eb06:	690b      	ldr	r3, [r1, #16]
 800eb08:	4605      	mov	r5, r0
 800eb0a:	460c      	mov	r4, r1
 800eb0c:	b913      	cbnz	r3, 800eb14 <_fflush_r+0x10>
 800eb0e:	2500      	movs	r5, #0
 800eb10:	4628      	mov	r0, r5
 800eb12:	bd38      	pop	{r3, r4, r5, pc}
 800eb14:	b118      	cbz	r0, 800eb1e <_fflush_r+0x1a>
 800eb16:	6a03      	ldr	r3, [r0, #32]
 800eb18:	b90b      	cbnz	r3, 800eb1e <_fflush_r+0x1a>
 800eb1a:	f000 f8bb 	bl	800ec94 <__sinit>
 800eb1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eb22:	2b00      	cmp	r3, #0
 800eb24:	d0f3      	beq.n	800eb0e <_fflush_r+0xa>
 800eb26:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800eb28:	07d0      	lsls	r0, r2, #31
 800eb2a:	d404      	bmi.n	800eb36 <_fflush_r+0x32>
 800eb2c:	0599      	lsls	r1, r3, #22
 800eb2e:	d402      	bmi.n	800eb36 <_fflush_r+0x32>
 800eb30:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800eb32:	f000 faa6 	bl	800f082 <__retarget_lock_acquire_recursive>
 800eb36:	4628      	mov	r0, r5
 800eb38:	4621      	mov	r1, r4
 800eb3a:	f7ff ff5f 	bl	800e9fc <__sflush_r>
 800eb3e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800eb40:	07da      	lsls	r2, r3, #31
 800eb42:	4605      	mov	r5, r0
 800eb44:	d4e4      	bmi.n	800eb10 <_fflush_r+0xc>
 800eb46:	89a3      	ldrh	r3, [r4, #12]
 800eb48:	059b      	lsls	r3, r3, #22
 800eb4a:	d4e1      	bmi.n	800eb10 <_fflush_r+0xc>
 800eb4c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800eb4e:	f000 fa99 	bl	800f084 <__retarget_lock_release_recursive>
 800eb52:	e7dd      	b.n	800eb10 <_fflush_r+0xc>

0800eb54 <fflush>:
 800eb54:	4601      	mov	r1, r0
 800eb56:	b920      	cbnz	r0, 800eb62 <fflush+0xe>
 800eb58:	4a04      	ldr	r2, [pc, #16]	@ (800eb6c <fflush+0x18>)
 800eb5a:	4905      	ldr	r1, [pc, #20]	@ (800eb70 <fflush+0x1c>)
 800eb5c:	4805      	ldr	r0, [pc, #20]	@ (800eb74 <fflush+0x20>)
 800eb5e:	f000 b8b1 	b.w	800ecc4 <_fwalk_sglue>
 800eb62:	4b05      	ldr	r3, [pc, #20]	@ (800eb78 <fflush+0x24>)
 800eb64:	6818      	ldr	r0, [r3, #0]
 800eb66:	f7ff bfcd 	b.w	800eb04 <_fflush_r>
 800eb6a:	bf00      	nop
 800eb6c:	20000190 	.word	0x20000190
 800eb70:	0800eb05 	.word	0x0800eb05
 800eb74:	200001a0 	.word	0x200001a0
 800eb78:	2000019c 	.word	0x2000019c

0800eb7c <std>:
 800eb7c:	2300      	movs	r3, #0
 800eb7e:	b510      	push	{r4, lr}
 800eb80:	4604      	mov	r4, r0
 800eb82:	e9c0 3300 	strd	r3, r3, [r0]
 800eb86:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800eb8a:	6083      	str	r3, [r0, #8]
 800eb8c:	8181      	strh	r1, [r0, #12]
 800eb8e:	6643      	str	r3, [r0, #100]	@ 0x64
 800eb90:	81c2      	strh	r2, [r0, #14]
 800eb92:	6183      	str	r3, [r0, #24]
 800eb94:	4619      	mov	r1, r3
 800eb96:	2208      	movs	r2, #8
 800eb98:	305c      	adds	r0, #92	@ 0x5c
 800eb9a:	f000 f9f9 	bl	800ef90 <memset>
 800eb9e:	4b0d      	ldr	r3, [pc, #52]	@ (800ebd4 <std+0x58>)
 800eba0:	6263      	str	r3, [r4, #36]	@ 0x24
 800eba2:	4b0d      	ldr	r3, [pc, #52]	@ (800ebd8 <std+0x5c>)
 800eba4:	62a3      	str	r3, [r4, #40]	@ 0x28
 800eba6:	4b0d      	ldr	r3, [pc, #52]	@ (800ebdc <std+0x60>)
 800eba8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ebaa:	4b0d      	ldr	r3, [pc, #52]	@ (800ebe0 <std+0x64>)
 800ebac:	6323      	str	r3, [r4, #48]	@ 0x30
 800ebae:	4b0d      	ldr	r3, [pc, #52]	@ (800ebe4 <std+0x68>)
 800ebb0:	6224      	str	r4, [r4, #32]
 800ebb2:	429c      	cmp	r4, r3
 800ebb4:	d006      	beq.n	800ebc4 <std+0x48>
 800ebb6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ebba:	4294      	cmp	r4, r2
 800ebbc:	d002      	beq.n	800ebc4 <std+0x48>
 800ebbe:	33d0      	adds	r3, #208	@ 0xd0
 800ebc0:	429c      	cmp	r4, r3
 800ebc2:	d105      	bne.n	800ebd0 <std+0x54>
 800ebc4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ebc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ebcc:	f000 ba58 	b.w	800f080 <__retarget_lock_init_recursive>
 800ebd0:	bd10      	pop	{r4, pc}
 800ebd2:	bf00      	nop
 800ebd4:	0800ede1 	.word	0x0800ede1
 800ebd8:	0800ee03 	.word	0x0800ee03
 800ebdc:	0800ee3b 	.word	0x0800ee3b
 800ebe0:	0800ee5f 	.word	0x0800ee5f
 800ebe4:	20001920 	.word	0x20001920

0800ebe8 <stdio_exit_handler>:
 800ebe8:	4a02      	ldr	r2, [pc, #8]	@ (800ebf4 <stdio_exit_handler+0xc>)
 800ebea:	4903      	ldr	r1, [pc, #12]	@ (800ebf8 <stdio_exit_handler+0x10>)
 800ebec:	4803      	ldr	r0, [pc, #12]	@ (800ebfc <stdio_exit_handler+0x14>)
 800ebee:	f000 b869 	b.w	800ecc4 <_fwalk_sglue>
 800ebf2:	bf00      	nop
 800ebf4:	20000190 	.word	0x20000190
 800ebf8:	0800eb05 	.word	0x0800eb05
 800ebfc:	200001a0 	.word	0x200001a0

0800ec00 <cleanup_stdio>:
 800ec00:	6841      	ldr	r1, [r0, #4]
 800ec02:	4b0c      	ldr	r3, [pc, #48]	@ (800ec34 <cleanup_stdio+0x34>)
 800ec04:	4299      	cmp	r1, r3
 800ec06:	b510      	push	{r4, lr}
 800ec08:	4604      	mov	r4, r0
 800ec0a:	d001      	beq.n	800ec10 <cleanup_stdio+0x10>
 800ec0c:	f7ff ff7a 	bl	800eb04 <_fflush_r>
 800ec10:	68a1      	ldr	r1, [r4, #8]
 800ec12:	4b09      	ldr	r3, [pc, #36]	@ (800ec38 <cleanup_stdio+0x38>)
 800ec14:	4299      	cmp	r1, r3
 800ec16:	d002      	beq.n	800ec1e <cleanup_stdio+0x1e>
 800ec18:	4620      	mov	r0, r4
 800ec1a:	f7ff ff73 	bl	800eb04 <_fflush_r>
 800ec1e:	68e1      	ldr	r1, [r4, #12]
 800ec20:	4b06      	ldr	r3, [pc, #24]	@ (800ec3c <cleanup_stdio+0x3c>)
 800ec22:	4299      	cmp	r1, r3
 800ec24:	d004      	beq.n	800ec30 <cleanup_stdio+0x30>
 800ec26:	4620      	mov	r0, r4
 800ec28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ec2c:	f7ff bf6a 	b.w	800eb04 <_fflush_r>
 800ec30:	bd10      	pop	{r4, pc}
 800ec32:	bf00      	nop
 800ec34:	20001920 	.word	0x20001920
 800ec38:	20001988 	.word	0x20001988
 800ec3c:	200019f0 	.word	0x200019f0

0800ec40 <global_stdio_init.part.0>:
 800ec40:	b510      	push	{r4, lr}
 800ec42:	4b0b      	ldr	r3, [pc, #44]	@ (800ec70 <global_stdio_init.part.0+0x30>)
 800ec44:	4c0b      	ldr	r4, [pc, #44]	@ (800ec74 <global_stdio_init.part.0+0x34>)
 800ec46:	4a0c      	ldr	r2, [pc, #48]	@ (800ec78 <global_stdio_init.part.0+0x38>)
 800ec48:	601a      	str	r2, [r3, #0]
 800ec4a:	4620      	mov	r0, r4
 800ec4c:	2200      	movs	r2, #0
 800ec4e:	2104      	movs	r1, #4
 800ec50:	f7ff ff94 	bl	800eb7c <std>
 800ec54:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ec58:	2201      	movs	r2, #1
 800ec5a:	2109      	movs	r1, #9
 800ec5c:	f7ff ff8e 	bl	800eb7c <std>
 800ec60:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800ec64:	2202      	movs	r2, #2
 800ec66:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ec6a:	2112      	movs	r1, #18
 800ec6c:	f7ff bf86 	b.w	800eb7c <std>
 800ec70:	20001a58 	.word	0x20001a58
 800ec74:	20001920 	.word	0x20001920
 800ec78:	0800ebe9 	.word	0x0800ebe9

0800ec7c <__sfp_lock_acquire>:
 800ec7c:	4801      	ldr	r0, [pc, #4]	@ (800ec84 <__sfp_lock_acquire+0x8>)
 800ec7e:	f000 ba00 	b.w	800f082 <__retarget_lock_acquire_recursive>
 800ec82:	bf00      	nop
 800ec84:	20001a61 	.word	0x20001a61

0800ec88 <__sfp_lock_release>:
 800ec88:	4801      	ldr	r0, [pc, #4]	@ (800ec90 <__sfp_lock_release+0x8>)
 800ec8a:	f000 b9fb 	b.w	800f084 <__retarget_lock_release_recursive>
 800ec8e:	bf00      	nop
 800ec90:	20001a61 	.word	0x20001a61

0800ec94 <__sinit>:
 800ec94:	b510      	push	{r4, lr}
 800ec96:	4604      	mov	r4, r0
 800ec98:	f7ff fff0 	bl	800ec7c <__sfp_lock_acquire>
 800ec9c:	6a23      	ldr	r3, [r4, #32]
 800ec9e:	b11b      	cbz	r3, 800eca8 <__sinit+0x14>
 800eca0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800eca4:	f7ff bff0 	b.w	800ec88 <__sfp_lock_release>
 800eca8:	4b04      	ldr	r3, [pc, #16]	@ (800ecbc <__sinit+0x28>)
 800ecaa:	6223      	str	r3, [r4, #32]
 800ecac:	4b04      	ldr	r3, [pc, #16]	@ (800ecc0 <__sinit+0x2c>)
 800ecae:	681b      	ldr	r3, [r3, #0]
 800ecb0:	2b00      	cmp	r3, #0
 800ecb2:	d1f5      	bne.n	800eca0 <__sinit+0xc>
 800ecb4:	f7ff ffc4 	bl	800ec40 <global_stdio_init.part.0>
 800ecb8:	e7f2      	b.n	800eca0 <__sinit+0xc>
 800ecba:	bf00      	nop
 800ecbc:	0800ec01 	.word	0x0800ec01
 800ecc0:	20001a58 	.word	0x20001a58

0800ecc4 <_fwalk_sglue>:
 800ecc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ecc8:	4607      	mov	r7, r0
 800ecca:	4688      	mov	r8, r1
 800eccc:	4614      	mov	r4, r2
 800ecce:	2600      	movs	r6, #0
 800ecd0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ecd4:	f1b9 0901 	subs.w	r9, r9, #1
 800ecd8:	d505      	bpl.n	800ece6 <_fwalk_sglue+0x22>
 800ecda:	6824      	ldr	r4, [r4, #0]
 800ecdc:	2c00      	cmp	r4, #0
 800ecde:	d1f7      	bne.n	800ecd0 <_fwalk_sglue+0xc>
 800ece0:	4630      	mov	r0, r6
 800ece2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ece6:	89ab      	ldrh	r3, [r5, #12]
 800ece8:	2b01      	cmp	r3, #1
 800ecea:	d907      	bls.n	800ecfc <_fwalk_sglue+0x38>
 800ecec:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ecf0:	3301      	adds	r3, #1
 800ecf2:	d003      	beq.n	800ecfc <_fwalk_sglue+0x38>
 800ecf4:	4629      	mov	r1, r5
 800ecf6:	4638      	mov	r0, r7
 800ecf8:	47c0      	blx	r8
 800ecfa:	4306      	orrs	r6, r0
 800ecfc:	3568      	adds	r5, #104	@ 0x68
 800ecfe:	e7e9      	b.n	800ecd4 <_fwalk_sglue+0x10>

0800ed00 <iprintf>:
 800ed00:	b40f      	push	{r0, r1, r2, r3}
 800ed02:	b507      	push	{r0, r1, r2, lr}
 800ed04:	4906      	ldr	r1, [pc, #24]	@ (800ed20 <iprintf+0x20>)
 800ed06:	ab04      	add	r3, sp, #16
 800ed08:	6808      	ldr	r0, [r1, #0]
 800ed0a:	f853 2b04 	ldr.w	r2, [r3], #4
 800ed0e:	6881      	ldr	r1, [r0, #8]
 800ed10:	9301      	str	r3, [sp, #4]
 800ed12:	f000 fadb 	bl	800f2cc <_vfiprintf_r>
 800ed16:	b003      	add	sp, #12
 800ed18:	f85d eb04 	ldr.w	lr, [sp], #4
 800ed1c:	b004      	add	sp, #16
 800ed1e:	4770      	bx	lr
 800ed20:	2000019c 	.word	0x2000019c

0800ed24 <_puts_r>:
 800ed24:	6a03      	ldr	r3, [r0, #32]
 800ed26:	b570      	push	{r4, r5, r6, lr}
 800ed28:	6884      	ldr	r4, [r0, #8]
 800ed2a:	4605      	mov	r5, r0
 800ed2c:	460e      	mov	r6, r1
 800ed2e:	b90b      	cbnz	r3, 800ed34 <_puts_r+0x10>
 800ed30:	f7ff ffb0 	bl	800ec94 <__sinit>
 800ed34:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ed36:	07db      	lsls	r3, r3, #31
 800ed38:	d405      	bmi.n	800ed46 <_puts_r+0x22>
 800ed3a:	89a3      	ldrh	r3, [r4, #12]
 800ed3c:	0598      	lsls	r0, r3, #22
 800ed3e:	d402      	bmi.n	800ed46 <_puts_r+0x22>
 800ed40:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ed42:	f000 f99e 	bl	800f082 <__retarget_lock_acquire_recursive>
 800ed46:	89a3      	ldrh	r3, [r4, #12]
 800ed48:	0719      	lsls	r1, r3, #28
 800ed4a:	d502      	bpl.n	800ed52 <_puts_r+0x2e>
 800ed4c:	6923      	ldr	r3, [r4, #16]
 800ed4e:	2b00      	cmp	r3, #0
 800ed50:	d135      	bne.n	800edbe <_puts_r+0x9a>
 800ed52:	4621      	mov	r1, r4
 800ed54:	4628      	mov	r0, r5
 800ed56:	f000 f8c5 	bl	800eee4 <__swsetup_r>
 800ed5a:	b380      	cbz	r0, 800edbe <_puts_r+0x9a>
 800ed5c:	f04f 35ff 	mov.w	r5, #4294967295
 800ed60:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ed62:	07da      	lsls	r2, r3, #31
 800ed64:	d405      	bmi.n	800ed72 <_puts_r+0x4e>
 800ed66:	89a3      	ldrh	r3, [r4, #12]
 800ed68:	059b      	lsls	r3, r3, #22
 800ed6a:	d402      	bmi.n	800ed72 <_puts_r+0x4e>
 800ed6c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ed6e:	f000 f989 	bl	800f084 <__retarget_lock_release_recursive>
 800ed72:	4628      	mov	r0, r5
 800ed74:	bd70      	pop	{r4, r5, r6, pc}
 800ed76:	2b00      	cmp	r3, #0
 800ed78:	da04      	bge.n	800ed84 <_puts_r+0x60>
 800ed7a:	69a2      	ldr	r2, [r4, #24]
 800ed7c:	429a      	cmp	r2, r3
 800ed7e:	dc17      	bgt.n	800edb0 <_puts_r+0x8c>
 800ed80:	290a      	cmp	r1, #10
 800ed82:	d015      	beq.n	800edb0 <_puts_r+0x8c>
 800ed84:	6823      	ldr	r3, [r4, #0]
 800ed86:	1c5a      	adds	r2, r3, #1
 800ed88:	6022      	str	r2, [r4, #0]
 800ed8a:	7019      	strb	r1, [r3, #0]
 800ed8c:	68a3      	ldr	r3, [r4, #8]
 800ed8e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800ed92:	3b01      	subs	r3, #1
 800ed94:	60a3      	str	r3, [r4, #8]
 800ed96:	2900      	cmp	r1, #0
 800ed98:	d1ed      	bne.n	800ed76 <_puts_r+0x52>
 800ed9a:	2b00      	cmp	r3, #0
 800ed9c:	da11      	bge.n	800edc2 <_puts_r+0x9e>
 800ed9e:	4622      	mov	r2, r4
 800eda0:	210a      	movs	r1, #10
 800eda2:	4628      	mov	r0, r5
 800eda4:	f000 f85f 	bl	800ee66 <__swbuf_r>
 800eda8:	3001      	adds	r0, #1
 800edaa:	d0d7      	beq.n	800ed5c <_puts_r+0x38>
 800edac:	250a      	movs	r5, #10
 800edae:	e7d7      	b.n	800ed60 <_puts_r+0x3c>
 800edb0:	4622      	mov	r2, r4
 800edb2:	4628      	mov	r0, r5
 800edb4:	f000 f857 	bl	800ee66 <__swbuf_r>
 800edb8:	3001      	adds	r0, #1
 800edba:	d1e7      	bne.n	800ed8c <_puts_r+0x68>
 800edbc:	e7ce      	b.n	800ed5c <_puts_r+0x38>
 800edbe:	3e01      	subs	r6, #1
 800edc0:	e7e4      	b.n	800ed8c <_puts_r+0x68>
 800edc2:	6823      	ldr	r3, [r4, #0]
 800edc4:	1c5a      	adds	r2, r3, #1
 800edc6:	6022      	str	r2, [r4, #0]
 800edc8:	220a      	movs	r2, #10
 800edca:	701a      	strb	r2, [r3, #0]
 800edcc:	e7ee      	b.n	800edac <_puts_r+0x88>
	...

0800edd0 <puts>:
 800edd0:	4b02      	ldr	r3, [pc, #8]	@ (800eddc <puts+0xc>)
 800edd2:	4601      	mov	r1, r0
 800edd4:	6818      	ldr	r0, [r3, #0]
 800edd6:	f7ff bfa5 	b.w	800ed24 <_puts_r>
 800edda:	bf00      	nop
 800eddc:	2000019c 	.word	0x2000019c

0800ede0 <__sread>:
 800ede0:	b510      	push	{r4, lr}
 800ede2:	460c      	mov	r4, r1
 800ede4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ede8:	f000 f8fc 	bl	800efe4 <_read_r>
 800edec:	2800      	cmp	r0, #0
 800edee:	bfab      	itete	ge
 800edf0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800edf2:	89a3      	ldrhlt	r3, [r4, #12]
 800edf4:	181b      	addge	r3, r3, r0
 800edf6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800edfa:	bfac      	ite	ge
 800edfc:	6563      	strge	r3, [r4, #84]	@ 0x54
 800edfe:	81a3      	strhlt	r3, [r4, #12]
 800ee00:	bd10      	pop	{r4, pc}

0800ee02 <__swrite>:
 800ee02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ee06:	461f      	mov	r7, r3
 800ee08:	898b      	ldrh	r3, [r1, #12]
 800ee0a:	05db      	lsls	r3, r3, #23
 800ee0c:	4605      	mov	r5, r0
 800ee0e:	460c      	mov	r4, r1
 800ee10:	4616      	mov	r6, r2
 800ee12:	d505      	bpl.n	800ee20 <__swrite+0x1e>
 800ee14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ee18:	2302      	movs	r3, #2
 800ee1a:	2200      	movs	r2, #0
 800ee1c:	f000 f8d0 	bl	800efc0 <_lseek_r>
 800ee20:	89a3      	ldrh	r3, [r4, #12]
 800ee22:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ee26:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ee2a:	81a3      	strh	r3, [r4, #12]
 800ee2c:	4632      	mov	r2, r6
 800ee2e:	463b      	mov	r3, r7
 800ee30:	4628      	mov	r0, r5
 800ee32:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ee36:	f000 b8e7 	b.w	800f008 <_write_r>

0800ee3a <__sseek>:
 800ee3a:	b510      	push	{r4, lr}
 800ee3c:	460c      	mov	r4, r1
 800ee3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ee42:	f000 f8bd 	bl	800efc0 <_lseek_r>
 800ee46:	1c43      	adds	r3, r0, #1
 800ee48:	89a3      	ldrh	r3, [r4, #12]
 800ee4a:	bf15      	itete	ne
 800ee4c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ee4e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ee52:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ee56:	81a3      	strheq	r3, [r4, #12]
 800ee58:	bf18      	it	ne
 800ee5a:	81a3      	strhne	r3, [r4, #12]
 800ee5c:	bd10      	pop	{r4, pc}

0800ee5e <__sclose>:
 800ee5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ee62:	f000 b89d 	b.w	800efa0 <_close_r>

0800ee66 <__swbuf_r>:
 800ee66:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee68:	460e      	mov	r6, r1
 800ee6a:	4614      	mov	r4, r2
 800ee6c:	4605      	mov	r5, r0
 800ee6e:	b118      	cbz	r0, 800ee78 <__swbuf_r+0x12>
 800ee70:	6a03      	ldr	r3, [r0, #32]
 800ee72:	b90b      	cbnz	r3, 800ee78 <__swbuf_r+0x12>
 800ee74:	f7ff ff0e 	bl	800ec94 <__sinit>
 800ee78:	69a3      	ldr	r3, [r4, #24]
 800ee7a:	60a3      	str	r3, [r4, #8]
 800ee7c:	89a3      	ldrh	r3, [r4, #12]
 800ee7e:	071a      	lsls	r2, r3, #28
 800ee80:	d501      	bpl.n	800ee86 <__swbuf_r+0x20>
 800ee82:	6923      	ldr	r3, [r4, #16]
 800ee84:	b943      	cbnz	r3, 800ee98 <__swbuf_r+0x32>
 800ee86:	4621      	mov	r1, r4
 800ee88:	4628      	mov	r0, r5
 800ee8a:	f000 f82b 	bl	800eee4 <__swsetup_r>
 800ee8e:	b118      	cbz	r0, 800ee98 <__swbuf_r+0x32>
 800ee90:	f04f 37ff 	mov.w	r7, #4294967295
 800ee94:	4638      	mov	r0, r7
 800ee96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ee98:	6823      	ldr	r3, [r4, #0]
 800ee9a:	6922      	ldr	r2, [r4, #16]
 800ee9c:	1a98      	subs	r0, r3, r2
 800ee9e:	6963      	ldr	r3, [r4, #20]
 800eea0:	b2f6      	uxtb	r6, r6
 800eea2:	4283      	cmp	r3, r0
 800eea4:	4637      	mov	r7, r6
 800eea6:	dc05      	bgt.n	800eeb4 <__swbuf_r+0x4e>
 800eea8:	4621      	mov	r1, r4
 800eeaa:	4628      	mov	r0, r5
 800eeac:	f7ff fe2a 	bl	800eb04 <_fflush_r>
 800eeb0:	2800      	cmp	r0, #0
 800eeb2:	d1ed      	bne.n	800ee90 <__swbuf_r+0x2a>
 800eeb4:	68a3      	ldr	r3, [r4, #8]
 800eeb6:	3b01      	subs	r3, #1
 800eeb8:	60a3      	str	r3, [r4, #8]
 800eeba:	6823      	ldr	r3, [r4, #0]
 800eebc:	1c5a      	adds	r2, r3, #1
 800eebe:	6022      	str	r2, [r4, #0]
 800eec0:	701e      	strb	r6, [r3, #0]
 800eec2:	6962      	ldr	r2, [r4, #20]
 800eec4:	1c43      	adds	r3, r0, #1
 800eec6:	429a      	cmp	r2, r3
 800eec8:	d004      	beq.n	800eed4 <__swbuf_r+0x6e>
 800eeca:	89a3      	ldrh	r3, [r4, #12]
 800eecc:	07db      	lsls	r3, r3, #31
 800eece:	d5e1      	bpl.n	800ee94 <__swbuf_r+0x2e>
 800eed0:	2e0a      	cmp	r6, #10
 800eed2:	d1df      	bne.n	800ee94 <__swbuf_r+0x2e>
 800eed4:	4621      	mov	r1, r4
 800eed6:	4628      	mov	r0, r5
 800eed8:	f7ff fe14 	bl	800eb04 <_fflush_r>
 800eedc:	2800      	cmp	r0, #0
 800eede:	d0d9      	beq.n	800ee94 <__swbuf_r+0x2e>
 800eee0:	e7d6      	b.n	800ee90 <__swbuf_r+0x2a>
	...

0800eee4 <__swsetup_r>:
 800eee4:	b538      	push	{r3, r4, r5, lr}
 800eee6:	4b29      	ldr	r3, [pc, #164]	@ (800ef8c <__swsetup_r+0xa8>)
 800eee8:	4605      	mov	r5, r0
 800eeea:	6818      	ldr	r0, [r3, #0]
 800eeec:	460c      	mov	r4, r1
 800eeee:	b118      	cbz	r0, 800eef8 <__swsetup_r+0x14>
 800eef0:	6a03      	ldr	r3, [r0, #32]
 800eef2:	b90b      	cbnz	r3, 800eef8 <__swsetup_r+0x14>
 800eef4:	f7ff fece 	bl	800ec94 <__sinit>
 800eef8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eefc:	0719      	lsls	r1, r3, #28
 800eefe:	d422      	bmi.n	800ef46 <__swsetup_r+0x62>
 800ef00:	06da      	lsls	r2, r3, #27
 800ef02:	d407      	bmi.n	800ef14 <__swsetup_r+0x30>
 800ef04:	2209      	movs	r2, #9
 800ef06:	602a      	str	r2, [r5, #0]
 800ef08:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ef0c:	81a3      	strh	r3, [r4, #12]
 800ef0e:	f04f 30ff 	mov.w	r0, #4294967295
 800ef12:	e033      	b.n	800ef7c <__swsetup_r+0x98>
 800ef14:	0758      	lsls	r0, r3, #29
 800ef16:	d512      	bpl.n	800ef3e <__swsetup_r+0x5a>
 800ef18:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ef1a:	b141      	cbz	r1, 800ef2e <__swsetup_r+0x4a>
 800ef1c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ef20:	4299      	cmp	r1, r3
 800ef22:	d002      	beq.n	800ef2a <__swsetup_r+0x46>
 800ef24:	4628      	mov	r0, r5
 800ef26:	f000 f8af 	bl	800f088 <_free_r>
 800ef2a:	2300      	movs	r3, #0
 800ef2c:	6363      	str	r3, [r4, #52]	@ 0x34
 800ef2e:	89a3      	ldrh	r3, [r4, #12]
 800ef30:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ef34:	81a3      	strh	r3, [r4, #12]
 800ef36:	2300      	movs	r3, #0
 800ef38:	6063      	str	r3, [r4, #4]
 800ef3a:	6923      	ldr	r3, [r4, #16]
 800ef3c:	6023      	str	r3, [r4, #0]
 800ef3e:	89a3      	ldrh	r3, [r4, #12]
 800ef40:	f043 0308 	orr.w	r3, r3, #8
 800ef44:	81a3      	strh	r3, [r4, #12]
 800ef46:	6923      	ldr	r3, [r4, #16]
 800ef48:	b94b      	cbnz	r3, 800ef5e <__swsetup_r+0x7a>
 800ef4a:	89a3      	ldrh	r3, [r4, #12]
 800ef4c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ef50:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ef54:	d003      	beq.n	800ef5e <__swsetup_r+0x7a>
 800ef56:	4621      	mov	r1, r4
 800ef58:	4628      	mov	r0, r5
 800ef5a:	f000 fc81 	bl	800f860 <__smakebuf_r>
 800ef5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ef62:	f013 0201 	ands.w	r2, r3, #1
 800ef66:	d00a      	beq.n	800ef7e <__swsetup_r+0x9a>
 800ef68:	2200      	movs	r2, #0
 800ef6a:	60a2      	str	r2, [r4, #8]
 800ef6c:	6962      	ldr	r2, [r4, #20]
 800ef6e:	4252      	negs	r2, r2
 800ef70:	61a2      	str	r2, [r4, #24]
 800ef72:	6922      	ldr	r2, [r4, #16]
 800ef74:	b942      	cbnz	r2, 800ef88 <__swsetup_r+0xa4>
 800ef76:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ef7a:	d1c5      	bne.n	800ef08 <__swsetup_r+0x24>
 800ef7c:	bd38      	pop	{r3, r4, r5, pc}
 800ef7e:	0799      	lsls	r1, r3, #30
 800ef80:	bf58      	it	pl
 800ef82:	6962      	ldrpl	r2, [r4, #20]
 800ef84:	60a2      	str	r2, [r4, #8]
 800ef86:	e7f4      	b.n	800ef72 <__swsetup_r+0x8e>
 800ef88:	2000      	movs	r0, #0
 800ef8a:	e7f7      	b.n	800ef7c <__swsetup_r+0x98>
 800ef8c:	2000019c 	.word	0x2000019c

0800ef90 <memset>:
 800ef90:	4402      	add	r2, r0
 800ef92:	4603      	mov	r3, r0
 800ef94:	4293      	cmp	r3, r2
 800ef96:	d100      	bne.n	800ef9a <memset+0xa>
 800ef98:	4770      	bx	lr
 800ef9a:	f803 1b01 	strb.w	r1, [r3], #1
 800ef9e:	e7f9      	b.n	800ef94 <memset+0x4>

0800efa0 <_close_r>:
 800efa0:	b538      	push	{r3, r4, r5, lr}
 800efa2:	4d06      	ldr	r5, [pc, #24]	@ (800efbc <_close_r+0x1c>)
 800efa4:	2300      	movs	r3, #0
 800efa6:	4604      	mov	r4, r0
 800efa8:	4608      	mov	r0, r1
 800efaa:	602b      	str	r3, [r5, #0]
 800efac:	f7f3 f883 	bl	80020b6 <_close>
 800efb0:	1c43      	adds	r3, r0, #1
 800efb2:	d102      	bne.n	800efba <_close_r+0x1a>
 800efb4:	682b      	ldr	r3, [r5, #0]
 800efb6:	b103      	cbz	r3, 800efba <_close_r+0x1a>
 800efb8:	6023      	str	r3, [r4, #0]
 800efba:	bd38      	pop	{r3, r4, r5, pc}
 800efbc:	20001a5c 	.word	0x20001a5c

0800efc0 <_lseek_r>:
 800efc0:	b538      	push	{r3, r4, r5, lr}
 800efc2:	4d07      	ldr	r5, [pc, #28]	@ (800efe0 <_lseek_r+0x20>)
 800efc4:	4604      	mov	r4, r0
 800efc6:	4608      	mov	r0, r1
 800efc8:	4611      	mov	r1, r2
 800efca:	2200      	movs	r2, #0
 800efcc:	602a      	str	r2, [r5, #0]
 800efce:	461a      	mov	r2, r3
 800efd0:	f7f3 f898 	bl	8002104 <_lseek>
 800efd4:	1c43      	adds	r3, r0, #1
 800efd6:	d102      	bne.n	800efde <_lseek_r+0x1e>
 800efd8:	682b      	ldr	r3, [r5, #0]
 800efda:	b103      	cbz	r3, 800efde <_lseek_r+0x1e>
 800efdc:	6023      	str	r3, [r4, #0]
 800efde:	bd38      	pop	{r3, r4, r5, pc}
 800efe0:	20001a5c 	.word	0x20001a5c

0800efe4 <_read_r>:
 800efe4:	b538      	push	{r3, r4, r5, lr}
 800efe6:	4d07      	ldr	r5, [pc, #28]	@ (800f004 <_read_r+0x20>)
 800efe8:	4604      	mov	r4, r0
 800efea:	4608      	mov	r0, r1
 800efec:	4611      	mov	r1, r2
 800efee:	2200      	movs	r2, #0
 800eff0:	602a      	str	r2, [r5, #0]
 800eff2:	461a      	mov	r2, r3
 800eff4:	f7f3 f826 	bl	8002044 <_read>
 800eff8:	1c43      	adds	r3, r0, #1
 800effa:	d102      	bne.n	800f002 <_read_r+0x1e>
 800effc:	682b      	ldr	r3, [r5, #0]
 800effe:	b103      	cbz	r3, 800f002 <_read_r+0x1e>
 800f000:	6023      	str	r3, [r4, #0]
 800f002:	bd38      	pop	{r3, r4, r5, pc}
 800f004:	20001a5c 	.word	0x20001a5c

0800f008 <_write_r>:
 800f008:	b538      	push	{r3, r4, r5, lr}
 800f00a:	4d07      	ldr	r5, [pc, #28]	@ (800f028 <_write_r+0x20>)
 800f00c:	4604      	mov	r4, r0
 800f00e:	4608      	mov	r0, r1
 800f010:	4611      	mov	r1, r2
 800f012:	2200      	movs	r2, #0
 800f014:	602a      	str	r2, [r5, #0]
 800f016:	461a      	mov	r2, r3
 800f018:	f7f3 f831 	bl	800207e <_write>
 800f01c:	1c43      	adds	r3, r0, #1
 800f01e:	d102      	bne.n	800f026 <_write_r+0x1e>
 800f020:	682b      	ldr	r3, [r5, #0]
 800f022:	b103      	cbz	r3, 800f026 <_write_r+0x1e>
 800f024:	6023      	str	r3, [r4, #0]
 800f026:	bd38      	pop	{r3, r4, r5, pc}
 800f028:	20001a5c 	.word	0x20001a5c

0800f02c <__errno>:
 800f02c:	4b01      	ldr	r3, [pc, #4]	@ (800f034 <__errno+0x8>)
 800f02e:	6818      	ldr	r0, [r3, #0]
 800f030:	4770      	bx	lr
 800f032:	bf00      	nop
 800f034:	2000019c 	.word	0x2000019c

0800f038 <__libc_init_array>:
 800f038:	b570      	push	{r4, r5, r6, lr}
 800f03a:	4d0d      	ldr	r5, [pc, #52]	@ (800f070 <__libc_init_array+0x38>)
 800f03c:	4c0d      	ldr	r4, [pc, #52]	@ (800f074 <__libc_init_array+0x3c>)
 800f03e:	1b64      	subs	r4, r4, r5
 800f040:	10a4      	asrs	r4, r4, #2
 800f042:	2600      	movs	r6, #0
 800f044:	42a6      	cmp	r6, r4
 800f046:	d109      	bne.n	800f05c <__libc_init_array+0x24>
 800f048:	4d0b      	ldr	r5, [pc, #44]	@ (800f078 <__libc_init_array+0x40>)
 800f04a:	4c0c      	ldr	r4, [pc, #48]	@ (800f07c <__libc_init_array+0x44>)
 800f04c:	f000 fc76 	bl	800f93c <_init>
 800f050:	1b64      	subs	r4, r4, r5
 800f052:	10a4      	asrs	r4, r4, #2
 800f054:	2600      	movs	r6, #0
 800f056:	42a6      	cmp	r6, r4
 800f058:	d105      	bne.n	800f066 <__libc_init_array+0x2e>
 800f05a:	bd70      	pop	{r4, r5, r6, pc}
 800f05c:	f855 3b04 	ldr.w	r3, [r5], #4
 800f060:	4798      	blx	r3
 800f062:	3601      	adds	r6, #1
 800f064:	e7ee      	b.n	800f044 <__libc_init_array+0xc>
 800f066:	f855 3b04 	ldr.w	r3, [r5], #4
 800f06a:	4798      	blx	r3
 800f06c:	3601      	adds	r6, #1
 800f06e:	e7f2      	b.n	800f056 <__libc_init_array+0x1e>
 800f070:	0800fca8 	.word	0x0800fca8
 800f074:	0800fca8 	.word	0x0800fca8
 800f078:	0800fca8 	.word	0x0800fca8
 800f07c:	0800fcac 	.word	0x0800fcac

0800f080 <__retarget_lock_init_recursive>:
 800f080:	4770      	bx	lr

0800f082 <__retarget_lock_acquire_recursive>:
 800f082:	4770      	bx	lr

0800f084 <__retarget_lock_release_recursive>:
 800f084:	4770      	bx	lr
	...

0800f088 <_free_r>:
 800f088:	b538      	push	{r3, r4, r5, lr}
 800f08a:	4605      	mov	r5, r0
 800f08c:	2900      	cmp	r1, #0
 800f08e:	d041      	beq.n	800f114 <_free_r+0x8c>
 800f090:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f094:	1f0c      	subs	r4, r1, #4
 800f096:	2b00      	cmp	r3, #0
 800f098:	bfb8      	it	lt
 800f09a:	18e4      	addlt	r4, r4, r3
 800f09c:	f000 f8e0 	bl	800f260 <__malloc_lock>
 800f0a0:	4a1d      	ldr	r2, [pc, #116]	@ (800f118 <_free_r+0x90>)
 800f0a2:	6813      	ldr	r3, [r2, #0]
 800f0a4:	b933      	cbnz	r3, 800f0b4 <_free_r+0x2c>
 800f0a6:	6063      	str	r3, [r4, #4]
 800f0a8:	6014      	str	r4, [r2, #0]
 800f0aa:	4628      	mov	r0, r5
 800f0ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f0b0:	f000 b8dc 	b.w	800f26c <__malloc_unlock>
 800f0b4:	42a3      	cmp	r3, r4
 800f0b6:	d908      	bls.n	800f0ca <_free_r+0x42>
 800f0b8:	6820      	ldr	r0, [r4, #0]
 800f0ba:	1821      	adds	r1, r4, r0
 800f0bc:	428b      	cmp	r3, r1
 800f0be:	bf01      	itttt	eq
 800f0c0:	6819      	ldreq	r1, [r3, #0]
 800f0c2:	685b      	ldreq	r3, [r3, #4]
 800f0c4:	1809      	addeq	r1, r1, r0
 800f0c6:	6021      	streq	r1, [r4, #0]
 800f0c8:	e7ed      	b.n	800f0a6 <_free_r+0x1e>
 800f0ca:	461a      	mov	r2, r3
 800f0cc:	685b      	ldr	r3, [r3, #4]
 800f0ce:	b10b      	cbz	r3, 800f0d4 <_free_r+0x4c>
 800f0d0:	42a3      	cmp	r3, r4
 800f0d2:	d9fa      	bls.n	800f0ca <_free_r+0x42>
 800f0d4:	6811      	ldr	r1, [r2, #0]
 800f0d6:	1850      	adds	r0, r2, r1
 800f0d8:	42a0      	cmp	r0, r4
 800f0da:	d10b      	bne.n	800f0f4 <_free_r+0x6c>
 800f0dc:	6820      	ldr	r0, [r4, #0]
 800f0de:	4401      	add	r1, r0
 800f0e0:	1850      	adds	r0, r2, r1
 800f0e2:	4283      	cmp	r3, r0
 800f0e4:	6011      	str	r1, [r2, #0]
 800f0e6:	d1e0      	bne.n	800f0aa <_free_r+0x22>
 800f0e8:	6818      	ldr	r0, [r3, #0]
 800f0ea:	685b      	ldr	r3, [r3, #4]
 800f0ec:	6053      	str	r3, [r2, #4]
 800f0ee:	4408      	add	r0, r1
 800f0f0:	6010      	str	r0, [r2, #0]
 800f0f2:	e7da      	b.n	800f0aa <_free_r+0x22>
 800f0f4:	d902      	bls.n	800f0fc <_free_r+0x74>
 800f0f6:	230c      	movs	r3, #12
 800f0f8:	602b      	str	r3, [r5, #0]
 800f0fa:	e7d6      	b.n	800f0aa <_free_r+0x22>
 800f0fc:	6820      	ldr	r0, [r4, #0]
 800f0fe:	1821      	adds	r1, r4, r0
 800f100:	428b      	cmp	r3, r1
 800f102:	bf04      	itt	eq
 800f104:	6819      	ldreq	r1, [r3, #0]
 800f106:	685b      	ldreq	r3, [r3, #4]
 800f108:	6063      	str	r3, [r4, #4]
 800f10a:	bf04      	itt	eq
 800f10c:	1809      	addeq	r1, r1, r0
 800f10e:	6021      	streq	r1, [r4, #0]
 800f110:	6054      	str	r4, [r2, #4]
 800f112:	e7ca      	b.n	800f0aa <_free_r+0x22>
 800f114:	bd38      	pop	{r3, r4, r5, pc}
 800f116:	bf00      	nop
 800f118:	20001a68 	.word	0x20001a68

0800f11c <sbrk_aligned>:
 800f11c:	b570      	push	{r4, r5, r6, lr}
 800f11e:	4e0f      	ldr	r6, [pc, #60]	@ (800f15c <sbrk_aligned+0x40>)
 800f120:	460c      	mov	r4, r1
 800f122:	6831      	ldr	r1, [r6, #0]
 800f124:	4605      	mov	r5, r0
 800f126:	b911      	cbnz	r1, 800f12e <sbrk_aligned+0x12>
 800f128:	f000 fbf8 	bl	800f91c <_sbrk_r>
 800f12c:	6030      	str	r0, [r6, #0]
 800f12e:	4621      	mov	r1, r4
 800f130:	4628      	mov	r0, r5
 800f132:	f000 fbf3 	bl	800f91c <_sbrk_r>
 800f136:	1c43      	adds	r3, r0, #1
 800f138:	d103      	bne.n	800f142 <sbrk_aligned+0x26>
 800f13a:	f04f 34ff 	mov.w	r4, #4294967295
 800f13e:	4620      	mov	r0, r4
 800f140:	bd70      	pop	{r4, r5, r6, pc}
 800f142:	1cc4      	adds	r4, r0, #3
 800f144:	f024 0403 	bic.w	r4, r4, #3
 800f148:	42a0      	cmp	r0, r4
 800f14a:	d0f8      	beq.n	800f13e <sbrk_aligned+0x22>
 800f14c:	1a21      	subs	r1, r4, r0
 800f14e:	4628      	mov	r0, r5
 800f150:	f000 fbe4 	bl	800f91c <_sbrk_r>
 800f154:	3001      	adds	r0, #1
 800f156:	d1f2      	bne.n	800f13e <sbrk_aligned+0x22>
 800f158:	e7ef      	b.n	800f13a <sbrk_aligned+0x1e>
 800f15a:	bf00      	nop
 800f15c:	20001a64 	.word	0x20001a64

0800f160 <_malloc_r>:
 800f160:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f164:	1ccd      	adds	r5, r1, #3
 800f166:	f025 0503 	bic.w	r5, r5, #3
 800f16a:	3508      	adds	r5, #8
 800f16c:	2d0c      	cmp	r5, #12
 800f16e:	bf38      	it	cc
 800f170:	250c      	movcc	r5, #12
 800f172:	2d00      	cmp	r5, #0
 800f174:	4606      	mov	r6, r0
 800f176:	db01      	blt.n	800f17c <_malloc_r+0x1c>
 800f178:	42a9      	cmp	r1, r5
 800f17a:	d904      	bls.n	800f186 <_malloc_r+0x26>
 800f17c:	230c      	movs	r3, #12
 800f17e:	6033      	str	r3, [r6, #0]
 800f180:	2000      	movs	r0, #0
 800f182:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f186:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800f25c <_malloc_r+0xfc>
 800f18a:	f000 f869 	bl	800f260 <__malloc_lock>
 800f18e:	f8d8 3000 	ldr.w	r3, [r8]
 800f192:	461c      	mov	r4, r3
 800f194:	bb44      	cbnz	r4, 800f1e8 <_malloc_r+0x88>
 800f196:	4629      	mov	r1, r5
 800f198:	4630      	mov	r0, r6
 800f19a:	f7ff ffbf 	bl	800f11c <sbrk_aligned>
 800f19e:	1c43      	adds	r3, r0, #1
 800f1a0:	4604      	mov	r4, r0
 800f1a2:	d158      	bne.n	800f256 <_malloc_r+0xf6>
 800f1a4:	f8d8 4000 	ldr.w	r4, [r8]
 800f1a8:	4627      	mov	r7, r4
 800f1aa:	2f00      	cmp	r7, #0
 800f1ac:	d143      	bne.n	800f236 <_malloc_r+0xd6>
 800f1ae:	2c00      	cmp	r4, #0
 800f1b0:	d04b      	beq.n	800f24a <_malloc_r+0xea>
 800f1b2:	6823      	ldr	r3, [r4, #0]
 800f1b4:	4639      	mov	r1, r7
 800f1b6:	4630      	mov	r0, r6
 800f1b8:	eb04 0903 	add.w	r9, r4, r3
 800f1bc:	f000 fbae 	bl	800f91c <_sbrk_r>
 800f1c0:	4581      	cmp	r9, r0
 800f1c2:	d142      	bne.n	800f24a <_malloc_r+0xea>
 800f1c4:	6821      	ldr	r1, [r4, #0]
 800f1c6:	1a6d      	subs	r5, r5, r1
 800f1c8:	4629      	mov	r1, r5
 800f1ca:	4630      	mov	r0, r6
 800f1cc:	f7ff ffa6 	bl	800f11c <sbrk_aligned>
 800f1d0:	3001      	adds	r0, #1
 800f1d2:	d03a      	beq.n	800f24a <_malloc_r+0xea>
 800f1d4:	6823      	ldr	r3, [r4, #0]
 800f1d6:	442b      	add	r3, r5
 800f1d8:	6023      	str	r3, [r4, #0]
 800f1da:	f8d8 3000 	ldr.w	r3, [r8]
 800f1de:	685a      	ldr	r2, [r3, #4]
 800f1e0:	bb62      	cbnz	r2, 800f23c <_malloc_r+0xdc>
 800f1e2:	f8c8 7000 	str.w	r7, [r8]
 800f1e6:	e00f      	b.n	800f208 <_malloc_r+0xa8>
 800f1e8:	6822      	ldr	r2, [r4, #0]
 800f1ea:	1b52      	subs	r2, r2, r5
 800f1ec:	d420      	bmi.n	800f230 <_malloc_r+0xd0>
 800f1ee:	2a0b      	cmp	r2, #11
 800f1f0:	d917      	bls.n	800f222 <_malloc_r+0xc2>
 800f1f2:	1961      	adds	r1, r4, r5
 800f1f4:	42a3      	cmp	r3, r4
 800f1f6:	6025      	str	r5, [r4, #0]
 800f1f8:	bf18      	it	ne
 800f1fa:	6059      	strne	r1, [r3, #4]
 800f1fc:	6863      	ldr	r3, [r4, #4]
 800f1fe:	bf08      	it	eq
 800f200:	f8c8 1000 	streq.w	r1, [r8]
 800f204:	5162      	str	r2, [r4, r5]
 800f206:	604b      	str	r3, [r1, #4]
 800f208:	4630      	mov	r0, r6
 800f20a:	f000 f82f 	bl	800f26c <__malloc_unlock>
 800f20e:	f104 000b 	add.w	r0, r4, #11
 800f212:	1d23      	adds	r3, r4, #4
 800f214:	f020 0007 	bic.w	r0, r0, #7
 800f218:	1ac2      	subs	r2, r0, r3
 800f21a:	bf1c      	itt	ne
 800f21c:	1a1b      	subne	r3, r3, r0
 800f21e:	50a3      	strne	r3, [r4, r2]
 800f220:	e7af      	b.n	800f182 <_malloc_r+0x22>
 800f222:	6862      	ldr	r2, [r4, #4]
 800f224:	42a3      	cmp	r3, r4
 800f226:	bf0c      	ite	eq
 800f228:	f8c8 2000 	streq.w	r2, [r8]
 800f22c:	605a      	strne	r2, [r3, #4]
 800f22e:	e7eb      	b.n	800f208 <_malloc_r+0xa8>
 800f230:	4623      	mov	r3, r4
 800f232:	6864      	ldr	r4, [r4, #4]
 800f234:	e7ae      	b.n	800f194 <_malloc_r+0x34>
 800f236:	463c      	mov	r4, r7
 800f238:	687f      	ldr	r7, [r7, #4]
 800f23a:	e7b6      	b.n	800f1aa <_malloc_r+0x4a>
 800f23c:	461a      	mov	r2, r3
 800f23e:	685b      	ldr	r3, [r3, #4]
 800f240:	42a3      	cmp	r3, r4
 800f242:	d1fb      	bne.n	800f23c <_malloc_r+0xdc>
 800f244:	2300      	movs	r3, #0
 800f246:	6053      	str	r3, [r2, #4]
 800f248:	e7de      	b.n	800f208 <_malloc_r+0xa8>
 800f24a:	230c      	movs	r3, #12
 800f24c:	6033      	str	r3, [r6, #0]
 800f24e:	4630      	mov	r0, r6
 800f250:	f000 f80c 	bl	800f26c <__malloc_unlock>
 800f254:	e794      	b.n	800f180 <_malloc_r+0x20>
 800f256:	6005      	str	r5, [r0, #0]
 800f258:	e7d6      	b.n	800f208 <_malloc_r+0xa8>
 800f25a:	bf00      	nop
 800f25c:	20001a68 	.word	0x20001a68

0800f260 <__malloc_lock>:
 800f260:	4801      	ldr	r0, [pc, #4]	@ (800f268 <__malloc_lock+0x8>)
 800f262:	f7ff bf0e 	b.w	800f082 <__retarget_lock_acquire_recursive>
 800f266:	bf00      	nop
 800f268:	20001a60 	.word	0x20001a60

0800f26c <__malloc_unlock>:
 800f26c:	4801      	ldr	r0, [pc, #4]	@ (800f274 <__malloc_unlock+0x8>)
 800f26e:	f7ff bf09 	b.w	800f084 <__retarget_lock_release_recursive>
 800f272:	bf00      	nop
 800f274:	20001a60 	.word	0x20001a60

0800f278 <__sfputc_r>:
 800f278:	6893      	ldr	r3, [r2, #8]
 800f27a:	3b01      	subs	r3, #1
 800f27c:	2b00      	cmp	r3, #0
 800f27e:	b410      	push	{r4}
 800f280:	6093      	str	r3, [r2, #8]
 800f282:	da08      	bge.n	800f296 <__sfputc_r+0x1e>
 800f284:	6994      	ldr	r4, [r2, #24]
 800f286:	42a3      	cmp	r3, r4
 800f288:	db01      	blt.n	800f28e <__sfputc_r+0x16>
 800f28a:	290a      	cmp	r1, #10
 800f28c:	d103      	bne.n	800f296 <__sfputc_r+0x1e>
 800f28e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f292:	f7ff bde8 	b.w	800ee66 <__swbuf_r>
 800f296:	6813      	ldr	r3, [r2, #0]
 800f298:	1c58      	adds	r0, r3, #1
 800f29a:	6010      	str	r0, [r2, #0]
 800f29c:	7019      	strb	r1, [r3, #0]
 800f29e:	4608      	mov	r0, r1
 800f2a0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f2a4:	4770      	bx	lr

0800f2a6 <__sfputs_r>:
 800f2a6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f2a8:	4606      	mov	r6, r0
 800f2aa:	460f      	mov	r7, r1
 800f2ac:	4614      	mov	r4, r2
 800f2ae:	18d5      	adds	r5, r2, r3
 800f2b0:	42ac      	cmp	r4, r5
 800f2b2:	d101      	bne.n	800f2b8 <__sfputs_r+0x12>
 800f2b4:	2000      	movs	r0, #0
 800f2b6:	e007      	b.n	800f2c8 <__sfputs_r+0x22>
 800f2b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f2bc:	463a      	mov	r2, r7
 800f2be:	4630      	mov	r0, r6
 800f2c0:	f7ff ffda 	bl	800f278 <__sfputc_r>
 800f2c4:	1c43      	adds	r3, r0, #1
 800f2c6:	d1f3      	bne.n	800f2b0 <__sfputs_r+0xa>
 800f2c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f2cc <_vfiprintf_r>:
 800f2cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f2d0:	460d      	mov	r5, r1
 800f2d2:	b09d      	sub	sp, #116	@ 0x74
 800f2d4:	4614      	mov	r4, r2
 800f2d6:	4698      	mov	r8, r3
 800f2d8:	4606      	mov	r6, r0
 800f2da:	b118      	cbz	r0, 800f2e4 <_vfiprintf_r+0x18>
 800f2dc:	6a03      	ldr	r3, [r0, #32]
 800f2de:	b90b      	cbnz	r3, 800f2e4 <_vfiprintf_r+0x18>
 800f2e0:	f7ff fcd8 	bl	800ec94 <__sinit>
 800f2e4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f2e6:	07d9      	lsls	r1, r3, #31
 800f2e8:	d405      	bmi.n	800f2f6 <_vfiprintf_r+0x2a>
 800f2ea:	89ab      	ldrh	r3, [r5, #12]
 800f2ec:	059a      	lsls	r2, r3, #22
 800f2ee:	d402      	bmi.n	800f2f6 <_vfiprintf_r+0x2a>
 800f2f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f2f2:	f7ff fec6 	bl	800f082 <__retarget_lock_acquire_recursive>
 800f2f6:	89ab      	ldrh	r3, [r5, #12]
 800f2f8:	071b      	lsls	r3, r3, #28
 800f2fa:	d501      	bpl.n	800f300 <_vfiprintf_r+0x34>
 800f2fc:	692b      	ldr	r3, [r5, #16]
 800f2fe:	b99b      	cbnz	r3, 800f328 <_vfiprintf_r+0x5c>
 800f300:	4629      	mov	r1, r5
 800f302:	4630      	mov	r0, r6
 800f304:	f7ff fdee 	bl	800eee4 <__swsetup_r>
 800f308:	b170      	cbz	r0, 800f328 <_vfiprintf_r+0x5c>
 800f30a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f30c:	07dc      	lsls	r4, r3, #31
 800f30e:	d504      	bpl.n	800f31a <_vfiprintf_r+0x4e>
 800f310:	f04f 30ff 	mov.w	r0, #4294967295
 800f314:	b01d      	add	sp, #116	@ 0x74
 800f316:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f31a:	89ab      	ldrh	r3, [r5, #12]
 800f31c:	0598      	lsls	r0, r3, #22
 800f31e:	d4f7      	bmi.n	800f310 <_vfiprintf_r+0x44>
 800f320:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f322:	f7ff feaf 	bl	800f084 <__retarget_lock_release_recursive>
 800f326:	e7f3      	b.n	800f310 <_vfiprintf_r+0x44>
 800f328:	2300      	movs	r3, #0
 800f32a:	9309      	str	r3, [sp, #36]	@ 0x24
 800f32c:	2320      	movs	r3, #32
 800f32e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f332:	f8cd 800c 	str.w	r8, [sp, #12]
 800f336:	2330      	movs	r3, #48	@ 0x30
 800f338:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800f4e8 <_vfiprintf_r+0x21c>
 800f33c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f340:	f04f 0901 	mov.w	r9, #1
 800f344:	4623      	mov	r3, r4
 800f346:	469a      	mov	sl, r3
 800f348:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f34c:	b10a      	cbz	r2, 800f352 <_vfiprintf_r+0x86>
 800f34e:	2a25      	cmp	r2, #37	@ 0x25
 800f350:	d1f9      	bne.n	800f346 <_vfiprintf_r+0x7a>
 800f352:	ebba 0b04 	subs.w	fp, sl, r4
 800f356:	d00b      	beq.n	800f370 <_vfiprintf_r+0xa4>
 800f358:	465b      	mov	r3, fp
 800f35a:	4622      	mov	r2, r4
 800f35c:	4629      	mov	r1, r5
 800f35e:	4630      	mov	r0, r6
 800f360:	f7ff ffa1 	bl	800f2a6 <__sfputs_r>
 800f364:	3001      	adds	r0, #1
 800f366:	f000 80a7 	beq.w	800f4b8 <_vfiprintf_r+0x1ec>
 800f36a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f36c:	445a      	add	r2, fp
 800f36e:	9209      	str	r2, [sp, #36]	@ 0x24
 800f370:	f89a 3000 	ldrb.w	r3, [sl]
 800f374:	2b00      	cmp	r3, #0
 800f376:	f000 809f 	beq.w	800f4b8 <_vfiprintf_r+0x1ec>
 800f37a:	2300      	movs	r3, #0
 800f37c:	f04f 32ff 	mov.w	r2, #4294967295
 800f380:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f384:	f10a 0a01 	add.w	sl, sl, #1
 800f388:	9304      	str	r3, [sp, #16]
 800f38a:	9307      	str	r3, [sp, #28]
 800f38c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f390:	931a      	str	r3, [sp, #104]	@ 0x68
 800f392:	4654      	mov	r4, sl
 800f394:	2205      	movs	r2, #5
 800f396:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f39a:	4853      	ldr	r0, [pc, #332]	@ (800f4e8 <_vfiprintf_r+0x21c>)
 800f39c:	f7f0 ff40 	bl	8000220 <memchr>
 800f3a0:	9a04      	ldr	r2, [sp, #16]
 800f3a2:	b9d8      	cbnz	r0, 800f3dc <_vfiprintf_r+0x110>
 800f3a4:	06d1      	lsls	r1, r2, #27
 800f3a6:	bf44      	itt	mi
 800f3a8:	2320      	movmi	r3, #32
 800f3aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f3ae:	0713      	lsls	r3, r2, #28
 800f3b0:	bf44      	itt	mi
 800f3b2:	232b      	movmi	r3, #43	@ 0x2b
 800f3b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f3b8:	f89a 3000 	ldrb.w	r3, [sl]
 800f3bc:	2b2a      	cmp	r3, #42	@ 0x2a
 800f3be:	d015      	beq.n	800f3ec <_vfiprintf_r+0x120>
 800f3c0:	9a07      	ldr	r2, [sp, #28]
 800f3c2:	4654      	mov	r4, sl
 800f3c4:	2000      	movs	r0, #0
 800f3c6:	f04f 0c0a 	mov.w	ip, #10
 800f3ca:	4621      	mov	r1, r4
 800f3cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f3d0:	3b30      	subs	r3, #48	@ 0x30
 800f3d2:	2b09      	cmp	r3, #9
 800f3d4:	d94b      	bls.n	800f46e <_vfiprintf_r+0x1a2>
 800f3d6:	b1b0      	cbz	r0, 800f406 <_vfiprintf_r+0x13a>
 800f3d8:	9207      	str	r2, [sp, #28]
 800f3da:	e014      	b.n	800f406 <_vfiprintf_r+0x13a>
 800f3dc:	eba0 0308 	sub.w	r3, r0, r8
 800f3e0:	fa09 f303 	lsl.w	r3, r9, r3
 800f3e4:	4313      	orrs	r3, r2
 800f3e6:	9304      	str	r3, [sp, #16]
 800f3e8:	46a2      	mov	sl, r4
 800f3ea:	e7d2      	b.n	800f392 <_vfiprintf_r+0xc6>
 800f3ec:	9b03      	ldr	r3, [sp, #12]
 800f3ee:	1d19      	adds	r1, r3, #4
 800f3f0:	681b      	ldr	r3, [r3, #0]
 800f3f2:	9103      	str	r1, [sp, #12]
 800f3f4:	2b00      	cmp	r3, #0
 800f3f6:	bfbb      	ittet	lt
 800f3f8:	425b      	neglt	r3, r3
 800f3fa:	f042 0202 	orrlt.w	r2, r2, #2
 800f3fe:	9307      	strge	r3, [sp, #28]
 800f400:	9307      	strlt	r3, [sp, #28]
 800f402:	bfb8      	it	lt
 800f404:	9204      	strlt	r2, [sp, #16]
 800f406:	7823      	ldrb	r3, [r4, #0]
 800f408:	2b2e      	cmp	r3, #46	@ 0x2e
 800f40a:	d10a      	bne.n	800f422 <_vfiprintf_r+0x156>
 800f40c:	7863      	ldrb	r3, [r4, #1]
 800f40e:	2b2a      	cmp	r3, #42	@ 0x2a
 800f410:	d132      	bne.n	800f478 <_vfiprintf_r+0x1ac>
 800f412:	9b03      	ldr	r3, [sp, #12]
 800f414:	1d1a      	adds	r2, r3, #4
 800f416:	681b      	ldr	r3, [r3, #0]
 800f418:	9203      	str	r2, [sp, #12]
 800f41a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f41e:	3402      	adds	r4, #2
 800f420:	9305      	str	r3, [sp, #20]
 800f422:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800f4f8 <_vfiprintf_r+0x22c>
 800f426:	7821      	ldrb	r1, [r4, #0]
 800f428:	2203      	movs	r2, #3
 800f42a:	4650      	mov	r0, sl
 800f42c:	f7f0 fef8 	bl	8000220 <memchr>
 800f430:	b138      	cbz	r0, 800f442 <_vfiprintf_r+0x176>
 800f432:	9b04      	ldr	r3, [sp, #16]
 800f434:	eba0 000a 	sub.w	r0, r0, sl
 800f438:	2240      	movs	r2, #64	@ 0x40
 800f43a:	4082      	lsls	r2, r0
 800f43c:	4313      	orrs	r3, r2
 800f43e:	3401      	adds	r4, #1
 800f440:	9304      	str	r3, [sp, #16]
 800f442:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f446:	4829      	ldr	r0, [pc, #164]	@ (800f4ec <_vfiprintf_r+0x220>)
 800f448:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f44c:	2206      	movs	r2, #6
 800f44e:	f7f0 fee7 	bl	8000220 <memchr>
 800f452:	2800      	cmp	r0, #0
 800f454:	d03f      	beq.n	800f4d6 <_vfiprintf_r+0x20a>
 800f456:	4b26      	ldr	r3, [pc, #152]	@ (800f4f0 <_vfiprintf_r+0x224>)
 800f458:	bb1b      	cbnz	r3, 800f4a2 <_vfiprintf_r+0x1d6>
 800f45a:	9b03      	ldr	r3, [sp, #12]
 800f45c:	3307      	adds	r3, #7
 800f45e:	f023 0307 	bic.w	r3, r3, #7
 800f462:	3308      	adds	r3, #8
 800f464:	9303      	str	r3, [sp, #12]
 800f466:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f468:	443b      	add	r3, r7
 800f46a:	9309      	str	r3, [sp, #36]	@ 0x24
 800f46c:	e76a      	b.n	800f344 <_vfiprintf_r+0x78>
 800f46e:	fb0c 3202 	mla	r2, ip, r2, r3
 800f472:	460c      	mov	r4, r1
 800f474:	2001      	movs	r0, #1
 800f476:	e7a8      	b.n	800f3ca <_vfiprintf_r+0xfe>
 800f478:	2300      	movs	r3, #0
 800f47a:	3401      	adds	r4, #1
 800f47c:	9305      	str	r3, [sp, #20]
 800f47e:	4619      	mov	r1, r3
 800f480:	f04f 0c0a 	mov.w	ip, #10
 800f484:	4620      	mov	r0, r4
 800f486:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f48a:	3a30      	subs	r2, #48	@ 0x30
 800f48c:	2a09      	cmp	r2, #9
 800f48e:	d903      	bls.n	800f498 <_vfiprintf_r+0x1cc>
 800f490:	2b00      	cmp	r3, #0
 800f492:	d0c6      	beq.n	800f422 <_vfiprintf_r+0x156>
 800f494:	9105      	str	r1, [sp, #20]
 800f496:	e7c4      	b.n	800f422 <_vfiprintf_r+0x156>
 800f498:	fb0c 2101 	mla	r1, ip, r1, r2
 800f49c:	4604      	mov	r4, r0
 800f49e:	2301      	movs	r3, #1
 800f4a0:	e7f0      	b.n	800f484 <_vfiprintf_r+0x1b8>
 800f4a2:	ab03      	add	r3, sp, #12
 800f4a4:	9300      	str	r3, [sp, #0]
 800f4a6:	462a      	mov	r2, r5
 800f4a8:	4b12      	ldr	r3, [pc, #72]	@ (800f4f4 <_vfiprintf_r+0x228>)
 800f4aa:	a904      	add	r1, sp, #16
 800f4ac:	4630      	mov	r0, r6
 800f4ae:	f3af 8000 	nop.w
 800f4b2:	4607      	mov	r7, r0
 800f4b4:	1c78      	adds	r0, r7, #1
 800f4b6:	d1d6      	bne.n	800f466 <_vfiprintf_r+0x19a>
 800f4b8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f4ba:	07d9      	lsls	r1, r3, #31
 800f4bc:	d405      	bmi.n	800f4ca <_vfiprintf_r+0x1fe>
 800f4be:	89ab      	ldrh	r3, [r5, #12]
 800f4c0:	059a      	lsls	r2, r3, #22
 800f4c2:	d402      	bmi.n	800f4ca <_vfiprintf_r+0x1fe>
 800f4c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f4c6:	f7ff fddd 	bl	800f084 <__retarget_lock_release_recursive>
 800f4ca:	89ab      	ldrh	r3, [r5, #12]
 800f4cc:	065b      	lsls	r3, r3, #25
 800f4ce:	f53f af1f 	bmi.w	800f310 <_vfiprintf_r+0x44>
 800f4d2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f4d4:	e71e      	b.n	800f314 <_vfiprintf_r+0x48>
 800f4d6:	ab03      	add	r3, sp, #12
 800f4d8:	9300      	str	r3, [sp, #0]
 800f4da:	462a      	mov	r2, r5
 800f4dc:	4b05      	ldr	r3, [pc, #20]	@ (800f4f4 <_vfiprintf_r+0x228>)
 800f4de:	a904      	add	r1, sp, #16
 800f4e0:	4630      	mov	r0, r6
 800f4e2:	f000 f879 	bl	800f5d8 <_printf_i>
 800f4e6:	e7e4      	b.n	800f4b2 <_vfiprintf_r+0x1e6>
 800f4e8:	0800fc6c 	.word	0x0800fc6c
 800f4ec:	0800fc76 	.word	0x0800fc76
 800f4f0:	00000000 	.word	0x00000000
 800f4f4:	0800f2a7 	.word	0x0800f2a7
 800f4f8:	0800fc72 	.word	0x0800fc72

0800f4fc <_printf_common>:
 800f4fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f500:	4616      	mov	r6, r2
 800f502:	4698      	mov	r8, r3
 800f504:	688a      	ldr	r2, [r1, #8]
 800f506:	690b      	ldr	r3, [r1, #16]
 800f508:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800f50c:	4293      	cmp	r3, r2
 800f50e:	bfb8      	it	lt
 800f510:	4613      	movlt	r3, r2
 800f512:	6033      	str	r3, [r6, #0]
 800f514:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800f518:	4607      	mov	r7, r0
 800f51a:	460c      	mov	r4, r1
 800f51c:	b10a      	cbz	r2, 800f522 <_printf_common+0x26>
 800f51e:	3301      	adds	r3, #1
 800f520:	6033      	str	r3, [r6, #0]
 800f522:	6823      	ldr	r3, [r4, #0]
 800f524:	0699      	lsls	r1, r3, #26
 800f526:	bf42      	ittt	mi
 800f528:	6833      	ldrmi	r3, [r6, #0]
 800f52a:	3302      	addmi	r3, #2
 800f52c:	6033      	strmi	r3, [r6, #0]
 800f52e:	6825      	ldr	r5, [r4, #0]
 800f530:	f015 0506 	ands.w	r5, r5, #6
 800f534:	d106      	bne.n	800f544 <_printf_common+0x48>
 800f536:	f104 0a19 	add.w	sl, r4, #25
 800f53a:	68e3      	ldr	r3, [r4, #12]
 800f53c:	6832      	ldr	r2, [r6, #0]
 800f53e:	1a9b      	subs	r3, r3, r2
 800f540:	42ab      	cmp	r3, r5
 800f542:	dc26      	bgt.n	800f592 <_printf_common+0x96>
 800f544:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800f548:	6822      	ldr	r2, [r4, #0]
 800f54a:	3b00      	subs	r3, #0
 800f54c:	bf18      	it	ne
 800f54e:	2301      	movne	r3, #1
 800f550:	0692      	lsls	r2, r2, #26
 800f552:	d42b      	bmi.n	800f5ac <_printf_common+0xb0>
 800f554:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800f558:	4641      	mov	r1, r8
 800f55a:	4638      	mov	r0, r7
 800f55c:	47c8      	blx	r9
 800f55e:	3001      	adds	r0, #1
 800f560:	d01e      	beq.n	800f5a0 <_printf_common+0xa4>
 800f562:	6823      	ldr	r3, [r4, #0]
 800f564:	6922      	ldr	r2, [r4, #16]
 800f566:	f003 0306 	and.w	r3, r3, #6
 800f56a:	2b04      	cmp	r3, #4
 800f56c:	bf02      	ittt	eq
 800f56e:	68e5      	ldreq	r5, [r4, #12]
 800f570:	6833      	ldreq	r3, [r6, #0]
 800f572:	1aed      	subeq	r5, r5, r3
 800f574:	68a3      	ldr	r3, [r4, #8]
 800f576:	bf0c      	ite	eq
 800f578:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f57c:	2500      	movne	r5, #0
 800f57e:	4293      	cmp	r3, r2
 800f580:	bfc4      	itt	gt
 800f582:	1a9b      	subgt	r3, r3, r2
 800f584:	18ed      	addgt	r5, r5, r3
 800f586:	2600      	movs	r6, #0
 800f588:	341a      	adds	r4, #26
 800f58a:	42b5      	cmp	r5, r6
 800f58c:	d11a      	bne.n	800f5c4 <_printf_common+0xc8>
 800f58e:	2000      	movs	r0, #0
 800f590:	e008      	b.n	800f5a4 <_printf_common+0xa8>
 800f592:	2301      	movs	r3, #1
 800f594:	4652      	mov	r2, sl
 800f596:	4641      	mov	r1, r8
 800f598:	4638      	mov	r0, r7
 800f59a:	47c8      	blx	r9
 800f59c:	3001      	adds	r0, #1
 800f59e:	d103      	bne.n	800f5a8 <_printf_common+0xac>
 800f5a0:	f04f 30ff 	mov.w	r0, #4294967295
 800f5a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f5a8:	3501      	adds	r5, #1
 800f5aa:	e7c6      	b.n	800f53a <_printf_common+0x3e>
 800f5ac:	18e1      	adds	r1, r4, r3
 800f5ae:	1c5a      	adds	r2, r3, #1
 800f5b0:	2030      	movs	r0, #48	@ 0x30
 800f5b2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800f5b6:	4422      	add	r2, r4
 800f5b8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800f5bc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800f5c0:	3302      	adds	r3, #2
 800f5c2:	e7c7      	b.n	800f554 <_printf_common+0x58>
 800f5c4:	2301      	movs	r3, #1
 800f5c6:	4622      	mov	r2, r4
 800f5c8:	4641      	mov	r1, r8
 800f5ca:	4638      	mov	r0, r7
 800f5cc:	47c8      	blx	r9
 800f5ce:	3001      	adds	r0, #1
 800f5d0:	d0e6      	beq.n	800f5a0 <_printf_common+0xa4>
 800f5d2:	3601      	adds	r6, #1
 800f5d4:	e7d9      	b.n	800f58a <_printf_common+0x8e>
	...

0800f5d8 <_printf_i>:
 800f5d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f5dc:	7e0f      	ldrb	r7, [r1, #24]
 800f5de:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800f5e0:	2f78      	cmp	r7, #120	@ 0x78
 800f5e2:	4691      	mov	r9, r2
 800f5e4:	4680      	mov	r8, r0
 800f5e6:	460c      	mov	r4, r1
 800f5e8:	469a      	mov	sl, r3
 800f5ea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800f5ee:	d807      	bhi.n	800f600 <_printf_i+0x28>
 800f5f0:	2f62      	cmp	r7, #98	@ 0x62
 800f5f2:	d80a      	bhi.n	800f60a <_printf_i+0x32>
 800f5f4:	2f00      	cmp	r7, #0
 800f5f6:	f000 80d1 	beq.w	800f79c <_printf_i+0x1c4>
 800f5fa:	2f58      	cmp	r7, #88	@ 0x58
 800f5fc:	f000 80b8 	beq.w	800f770 <_printf_i+0x198>
 800f600:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f604:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800f608:	e03a      	b.n	800f680 <_printf_i+0xa8>
 800f60a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800f60e:	2b15      	cmp	r3, #21
 800f610:	d8f6      	bhi.n	800f600 <_printf_i+0x28>
 800f612:	a101      	add	r1, pc, #4	@ (adr r1, 800f618 <_printf_i+0x40>)
 800f614:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f618:	0800f671 	.word	0x0800f671
 800f61c:	0800f685 	.word	0x0800f685
 800f620:	0800f601 	.word	0x0800f601
 800f624:	0800f601 	.word	0x0800f601
 800f628:	0800f601 	.word	0x0800f601
 800f62c:	0800f601 	.word	0x0800f601
 800f630:	0800f685 	.word	0x0800f685
 800f634:	0800f601 	.word	0x0800f601
 800f638:	0800f601 	.word	0x0800f601
 800f63c:	0800f601 	.word	0x0800f601
 800f640:	0800f601 	.word	0x0800f601
 800f644:	0800f783 	.word	0x0800f783
 800f648:	0800f6af 	.word	0x0800f6af
 800f64c:	0800f73d 	.word	0x0800f73d
 800f650:	0800f601 	.word	0x0800f601
 800f654:	0800f601 	.word	0x0800f601
 800f658:	0800f7a5 	.word	0x0800f7a5
 800f65c:	0800f601 	.word	0x0800f601
 800f660:	0800f6af 	.word	0x0800f6af
 800f664:	0800f601 	.word	0x0800f601
 800f668:	0800f601 	.word	0x0800f601
 800f66c:	0800f745 	.word	0x0800f745
 800f670:	6833      	ldr	r3, [r6, #0]
 800f672:	1d1a      	adds	r2, r3, #4
 800f674:	681b      	ldr	r3, [r3, #0]
 800f676:	6032      	str	r2, [r6, #0]
 800f678:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f67c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800f680:	2301      	movs	r3, #1
 800f682:	e09c      	b.n	800f7be <_printf_i+0x1e6>
 800f684:	6833      	ldr	r3, [r6, #0]
 800f686:	6820      	ldr	r0, [r4, #0]
 800f688:	1d19      	adds	r1, r3, #4
 800f68a:	6031      	str	r1, [r6, #0]
 800f68c:	0606      	lsls	r6, r0, #24
 800f68e:	d501      	bpl.n	800f694 <_printf_i+0xbc>
 800f690:	681d      	ldr	r5, [r3, #0]
 800f692:	e003      	b.n	800f69c <_printf_i+0xc4>
 800f694:	0645      	lsls	r5, r0, #25
 800f696:	d5fb      	bpl.n	800f690 <_printf_i+0xb8>
 800f698:	f9b3 5000 	ldrsh.w	r5, [r3]
 800f69c:	2d00      	cmp	r5, #0
 800f69e:	da03      	bge.n	800f6a8 <_printf_i+0xd0>
 800f6a0:	232d      	movs	r3, #45	@ 0x2d
 800f6a2:	426d      	negs	r5, r5
 800f6a4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f6a8:	4858      	ldr	r0, [pc, #352]	@ (800f80c <_printf_i+0x234>)
 800f6aa:	230a      	movs	r3, #10
 800f6ac:	e011      	b.n	800f6d2 <_printf_i+0xfa>
 800f6ae:	6821      	ldr	r1, [r4, #0]
 800f6b0:	6833      	ldr	r3, [r6, #0]
 800f6b2:	0608      	lsls	r0, r1, #24
 800f6b4:	f853 5b04 	ldr.w	r5, [r3], #4
 800f6b8:	d402      	bmi.n	800f6c0 <_printf_i+0xe8>
 800f6ba:	0649      	lsls	r1, r1, #25
 800f6bc:	bf48      	it	mi
 800f6be:	b2ad      	uxthmi	r5, r5
 800f6c0:	2f6f      	cmp	r7, #111	@ 0x6f
 800f6c2:	4852      	ldr	r0, [pc, #328]	@ (800f80c <_printf_i+0x234>)
 800f6c4:	6033      	str	r3, [r6, #0]
 800f6c6:	bf14      	ite	ne
 800f6c8:	230a      	movne	r3, #10
 800f6ca:	2308      	moveq	r3, #8
 800f6cc:	2100      	movs	r1, #0
 800f6ce:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800f6d2:	6866      	ldr	r6, [r4, #4]
 800f6d4:	60a6      	str	r6, [r4, #8]
 800f6d6:	2e00      	cmp	r6, #0
 800f6d8:	db05      	blt.n	800f6e6 <_printf_i+0x10e>
 800f6da:	6821      	ldr	r1, [r4, #0]
 800f6dc:	432e      	orrs	r6, r5
 800f6de:	f021 0104 	bic.w	r1, r1, #4
 800f6e2:	6021      	str	r1, [r4, #0]
 800f6e4:	d04b      	beq.n	800f77e <_printf_i+0x1a6>
 800f6e6:	4616      	mov	r6, r2
 800f6e8:	fbb5 f1f3 	udiv	r1, r5, r3
 800f6ec:	fb03 5711 	mls	r7, r3, r1, r5
 800f6f0:	5dc7      	ldrb	r7, [r0, r7]
 800f6f2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800f6f6:	462f      	mov	r7, r5
 800f6f8:	42bb      	cmp	r3, r7
 800f6fa:	460d      	mov	r5, r1
 800f6fc:	d9f4      	bls.n	800f6e8 <_printf_i+0x110>
 800f6fe:	2b08      	cmp	r3, #8
 800f700:	d10b      	bne.n	800f71a <_printf_i+0x142>
 800f702:	6823      	ldr	r3, [r4, #0]
 800f704:	07df      	lsls	r7, r3, #31
 800f706:	d508      	bpl.n	800f71a <_printf_i+0x142>
 800f708:	6923      	ldr	r3, [r4, #16]
 800f70a:	6861      	ldr	r1, [r4, #4]
 800f70c:	4299      	cmp	r1, r3
 800f70e:	bfde      	ittt	le
 800f710:	2330      	movle	r3, #48	@ 0x30
 800f712:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f716:	f106 36ff 	addle.w	r6, r6, #4294967295
 800f71a:	1b92      	subs	r2, r2, r6
 800f71c:	6122      	str	r2, [r4, #16]
 800f71e:	f8cd a000 	str.w	sl, [sp]
 800f722:	464b      	mov	r3, r9
 800f724:	aa03      	add	r2, sp, #12
 800f726:	4621      	mov	r1, r4
 800f728:	4640      	mov	r0, r8
 800f72a:	f7ff fee7 	bl	800f4fc <_printf_common>
 800f72e:	3001      	adds	r0, #1
 800f730:	d14a      	bne.n	800f7c8 <_printf_i+0x1f0>
 800f732:	f04f 30ff 	mov.w	r0, #4294967295
 800f736:	b004      	add	sp, #16
 800f738:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f73c:	6823      	ldr	r3, [r4, #0]
 800f73e:	f043 0320 	orr.w	r3, r3, #32
 800f742:	6023      	str	r3, [r4, #0]
 800f744:	4832      	ldr	r0, [pc, #200]	@ (800f810 <_printf_i+0x238>)
 800f746:	2778      	movs	r7, #120	@ 0x78
 800f748:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800f74c:	6823      	ldr	r3, [r4, #0]
 800f74e:	6831      	ldr	r1, [r6, #0]
 800f750:	061f      	lsls	r7, r3, #24
 800f752:	f851 5b04 	ldr.w	r5, [r1], #4
 800f756:	d402      	bmi.n	800f75e <_printf_i+0x186>
 800f758:	065f      	lsls	r7, r3, #25
 800f75a:	bf48      	it	mi
 800f75c:	b2ad      	uxthmi	r5, r5
 800f75e:	6031      	str	r1, [r6, #0]
 800f760:	07d9      	lsls	r1, r3, #31
 800f762:	bf44      	itt	mi
 800f764:	f043 0320 	orrmi.w	r3, r3, #32
 800f768:	6023      	strmi	r3, [r4, #0]
 800f76a:	b11d      	cbz	r5, 800f774 <_printf_i+0x19c>
 800f76c:	2310      	movs	r3, #16
 800f76e:	e7ad      	b.n	800f6cc <_printf_i+0xf4>
 800f770:	4826      	ldr	r0, [pc, #152]	@ (800f80c <_printf_i+0x234>)
 800f772:	e7e9      	b.n	800f748 <_printf_i+0x170>
 800f774:	6823      	ldr	r3, [r4, #0]
 800f776:	f023 0320 	bic.w	r3, r3, #32
 800f77a:	6023      	str	r3, [r4, #0]
 800f77c:	e7f6      	b.n	800f76c <_printf_i+0x194>
 800f77e:	4616      	mov	r6, r2
 800f780:	e7bd      	b.n	800f6fe <_printf_i+0x126>
 800f782:	6833      	ldr	r3, [r6, #0]
 800f784:	6825      	ldr	r5, [r4, #0]
 800f786:	6961      	ldr	r1, [r4, #20]
 800f788:	1d18      	adds	r0, r3, #4
 800f78a:	6030      	str	r0, [r6, #0]
 800f78c:	062e      	lsls	r6, r5, #24
 800f78e:	681b      	ldr	r3, [r3, #0]
 800f790:	d501      	bpl.n	800f796 <_printf_i+0x1be>
 800f792:	6019      	str	r1, [r3, #0]
 800f794:	e002      	b.n	800f79c <_printf_i+0x1c4>
 800f796:	0668      	lsls	r0, r5, #25
 800f798:	d5fb      	bpl.n	800f792 <_printf_i+0x1ba>
 800f79a:	8019      	strh	r1, [r3, #0]
 800f79c:	2300      	movs	r3, #0
 800f79e:	6123      	str	r3, [r4, #16]
 800f7a0:	4616      	mov	r6, r2
 800f7a2:	e7bc      	b.n	800f71e <_printf_i+0x146>
 800f7a4:	6833      	ldr	r3, [r6, #0]
 800f7a6:	1d1a      	adds	r2, r3, #4
 800f7a8:	6032      	str	r2, [r6, #0]
 800f7aa:	681e      	ldr	r6, [r3, #0]
 800f7ac:	6862      	ldr	r2, [r4, #4]
 800f7ae:	2100      	movs	r1, #0
 800f7b0:	4630      	mov	r0, r6
 800f7b2:	f7f0 fd35 	bl	8000220 <memchr>
 800f7b6:	b108      	cbz	r0, 800f7bc <_printf_i+0x1e4>
 800f7b8:	1b80      	subs	r0, r0, r6
 800f7ba:	6060      	str	r0, [r4, #4]
 800f7bc:	6863      	ldr	r3, [r4, #4]
 800f7be:	6123      	str	r3, [r4, #16]
 800f7c0:	2300      	movs	r3, #0
 800f7c2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f7c6:	e7aa      	b.n	800f71e <_printf_i+0x146>
 800f7c8:	6923      	ldr	r3, [r4, #16]
 800f7ca:	4632      	mov	r2, r6
 800f7cc:	4649      	mov	r1, r9
 800f7ce:	4640      	mov	r0, r8
 800f7d0:	47d0      	blx	sl
 800f7d2:	3001      	adds	r0, #1
 800f7d4:	d0ad      	beq.n	800f732 <_printf_i+0x15a>
 800f7d6:	6823      	ldr	r3, [r4, #0]
 800f7d8:	079b      	lsls	r3, r3, #30
 800f7da:	d413      	bmi.n	800f804 <_printf_i+0x22c>
 800f7dc:	68e0      	ldr	r0, [r4, #12]
 800f7de:	9b03      	ldr	r3, [sp, #12]
 800f7e0:	4298      	cmp	r0, r3
 800f7e2:	bfb8      	it	lt
 800f7e4:	4618      	movlt	r0, r3
 800f7e6:	e7a6      	b.n	800f736 <_printf_i+0x15e>
 800f7e8:	2301      	movs	r3, #1
 800f7ea:	4632      	mov	r2, r6
 800f7ec:	4649      	mov	r1, r9
 800f7ee:	4640      	mov	r0, r8
 800f7f0:	47d0      	blx	sl
 800f7f2:	3001      	adds	r0, #1
 800f7f4:	d09d      	beq.n	800f732 <_printf_i+0x15a>
 800f7f6:	3501      	adds	r5, #1
 800f7f8:	68e3      	ldr	r3, [r4, #12]
 800f7fa:	9903      	ldr	r1, [sp, #12]
 800f7fc:	1a5b      	subs	r3, r3, r1
 800f7fe:	42ab      	cmp	r3, r5
 800f800:	dcf2      	bgt.n	800f7e8 <_printf_i+0x210>
 800f802:	e7eb      	b.n	800f7dc <_printf_i+0x204>
 800f804:	2500      	movs	r5, #0
 800f806:	f104 0619 	add.w	r6, r4, #25
 800f80a:	e7f5      	b.n	800f7f8 <_printf_i+0x220>
 800f80c:	0800fc7d 	.word	0x0800fc7d
 800f810:	0800fc8e 	.word	0x0800fc8e

0800f814 <__swhatbuf_r>:
 800f814:	b570      	push	{r4, r5, r6, lr}
 800f816:	460c      	mov	r4, r1
 800f818:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f81c:	2900      	cmp	r1, #0
 800f81e:	b096      	sub	sp, #88	@ 0x58
 800f820:	4615      	mov	r5, r2
 800f822:	461e      	mov	r6, r3
 800f824:	da0d      	bge.n	800f842 <__swhatbuf_r+0x2e>
 800f826:	89a3      	ldrh	r3, [r4, #12]
 800f828:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f82c:	f04f 0100 	mov.w	r1, #0
 800f830:	bf14      	ite	ne
 800f832:	2340      	movne	r3, #64	@ 0x40
 800f834:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f838:	2000      	movs	r0, #0
 800f83a:	6031      	str	r1, [r6, #0]
 800f83c:	602b      	str	r3, [r5, #0]
 800f83e:	b016      	add	sp, #88	@ 0x58
 800f840:	bd70      	pop	{r4, r5, r6, pc}
 800f842:	466a      	mov	r2, sp
 800f844:	f000 f848 	bl	800f8d8 <_fstat_r>
 800f848:	2800      	cmp	r0, #0
 800f84a:	dbec      	blt.n	800f826 <__swhatbuf_r+0x12>
 800f84c:	9901      	ldr	r1, [sp, #4]
 800f84e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f852:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f856:	4259      	negs	r1, r3
 800f858:	4159      	adcs	r1, r3
 800f85a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f85e:	e7eb      	b.n	800f838 <__swhatbuf_r+0x24>

0800f860 <__smakebuf_r>:
 800f860:	898b      	ldrh	r3, [r1, #12]
 800f862:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f864:	079d      	lsls	r5, r3, #30
 800f866:	4606      	mov	r6, r0
 800f868:	460c      	mov	r4, r1
 800f86a:	d507      	bpl.n	800f87c <__smakebuf_r+0x1c>
 800f86c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f870:	6023      	str	r3, [r4, #0]
 800f872:	6123      	str	r3, [r4, #16]
 800f874:	2301      	movs	r3, #1
 800f876:	6163      	str	r3, [r4, #20]
 800f878:	b003      	add	sp, #12
 800f87a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f87c:	ab01      	add	r3, sp, #4
 800f87e:	466a      	mov	r2, sp
 800f880:	f7ff ffc8 	bl	800f814 <__swhatbuf_r>
 800f884:	9f00      	ldr	r7, [sp, #0]
 800f886:	4605      	mov	r5, r0
 800f888:	4639      	mov	r1, r7
 800f88a:	4630      	mov	r0, r6
 800f88c:	f7ff fc68 	bl	800f160 <_malloc_r>
 800f890:	b948      	cbnz	r0, 800f8a6 <__smakebuf_r+0x46>
 800f892:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f896:	059a      	lsls	r2, r3, #22
 800f898:	d4ee      	bmi.n	800f878 <__smakebuf_r+0x18>
 800f89a:	f023 0303 	bic.w	r3, r3, #3
 800f89e:	f043 0302 	orr.w	r3, r3, #2
 800f8a2:	81a3      	strh	r3, [r4, #12]
 800f8a4:	e7e2      	b.n	800f86c <__smakebuf_r+0xc>
 800f8a6:	89a3      	ldrh	r3, [r4, #12]
 800f8a8:	6020      	str	r0, [r4, #0]
 800f8aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f8ae:	81a3      	strh	r3, [r4, #12]
 800f8b0:	9b01      	ldr	r3, [sp, #4]
 800f8b2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800f8b6:	b15b      	cbz	r3, 800f8d0 <__smakebuf_r+0x70>
 800f8b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f8bc:	4630      	mov	r0, r6
 800f8be:	f000 f81d 	bl	800f8fc <_isatty_r>
 800f8c2:	b128      	cbz	r0, 800f8d0 <__smakebuf_r+0x70>
 800f8c4:	89a3      	ldrh	r3, [r4, #12]
 800f8c6:	f023 0303 	bic.w	r3, r3, #3
 800f8ca:	f043 0301 	orr.w	r3, r3, #1
 800f8ce:	81a3      	strh	r3, [r4, #12]
 800f8d0:	89a3      	ldrh	r3, [r4, #12]
 800f8d2:	431d      	orrs	r5, r3
 800f8d4:	81a5      	strh	r5, [r4, #12]
 800f8d6:	e7cf      	b.n	800f878 <__smakebuf_r+0x18>

0800f8d8 <_fstat_r>:
 800f8d8:	b538      	push	{r3, r4, r5, lr}
 800f8da:	4d07      	ldr	r5, [pc, #28]	@ (800f8f8 <_fstat_r+0x20>)
 800f8dc:	2300      	movs	r3, #0
 800f8de:	4604      	mov	r4, r0
 800f8e0:	4608      	mov	r0, r1
 800f8e2:	4611      	mov	r1, r2
 800f8e4:	602b      	str	r3, [r5, #0]
 800f8e6:	f7f2 fbf2 	bl	80020ce <_fstat>
 800f8ea:	1c43      	adds	r3, r0, #1
 800f8ec:	d102      	bne.n	800f8f4 <_fstat_r+0x1c>
 800f8ee:	682b      	ldr	r3, [r5, #0]
 800f8f0:	b103      	cbz	r3, 800f8f4 <_fstat_r+0x1c>
 800f8f2:	6023      	str	r3, [r4, #0]
 800f8f4:	bd38      	pop	{r3, r4, r5, pc}
 800f8f6:	bf00      	nop
 800f8f8:	20001a5c 	.word	0x20001a5c

0800f8fc <_isatty_r>:
 800f8fc:	b538      	push	{r3, r4, r5, lr}
 800f8fe:	4d06      	ldr	r5, [pc, #24]	@ (800f918 <_isatty_r+0x1c>)
 800f900:	2300      	movs	r3, #0
 800f902:	4604      	mov	r4, r0
 800f904:	4608      	mov	r0, r1
 800f906:	602b      	str	r3, [r5, #0]
 800f908:	f7f2 fbf1 	bl	80020ee <_isatty>
 800f90c:	1c43      	adds	r3, r0, #1
 800f90e:	d102      	bne.n	800f916 <_isatty_r+0x1a>
 800f910:	682b      	ldr	r3, [r5, #0]
 800f912:	b103      	cbz	r3, 800f916 <_isatty_r+0x1a>
 800f914:	6023      	str	r3, [r4, #0]
 800f916:	bd38      	pop	{r3, r4, r5, pc}
 800f918:	20001a5c 	.word	0x20001a5c

0800f91c <_sbrk_r>:
 800f91c:	b538      	push	{r3, r4, r5, lr}
 800f91e:	4d06      	ldr	r5, [pc, #24]	@ (800f938 <_sbrk_r+0x1c>)
 800f920:	2300      	movs	r3, #0
 800f922:	4604      	mov	r4, r0
 800f924:	4608      	mov	r0, r1
 800f926:	602b      	str	r3, [r5, #0]
 800f928:	f7f2 fbfa 	bl	8002120 <_sbrk>
 800f92c:	1c43      	adds	r3, r0, #1
 800f92e:	d102      	bne.n	800f936 <_sbrk_r+0x1a>
 800f930:	682b      	ldr	r3, [r5, #0]
 800f932:	b103      	cbz	r3, 800f936 <_sbrk_r+0x1a>
 800f934:	6023      	str	r3, [r4, #0]
 800f936:	bd38      	pop	{r3, r4, r5, pc}
 800f938:	20001a5c 	.word	0x20001a5c

0800f93c <_init>:
 800f93c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f93e:	bf00      	nop
 800f940:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f942:	bc08      	pop	{r3}
 800f944:	469e      	mov	lr, r3
 800f946:	4770      	bx	lr

0800f948 <_fini>:
 800f948:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f94a:	bf00      	nop
 800f94c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f94e:	bc08      	pop	{r3}
 800f950:	469e      	mov	lr, r3
 800f952:	4770      	bx	lr
