[2021-09-09 09:06:42,811]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-09-09 09:06:42,811]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:06:45,200]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; ".

Peak memory: 15044608 bytes

[2021-09-09 09:06:45,200]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:06:45,414]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.01 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.01 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 35360768 bytes

[2021-09-09 09:06:45,420]mapper_test.py:156:[INFO]: area: 434 level: 9
[2021-09-09 09:06:45,420]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:06:45,610]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	current map manager:
		current min nodes:1449
		current min depth:25
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :513
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :513
score:100
	Report mapping result:
		klut_size()     :708
		klut.num_gates():528
		max delay       :9
		max area        :513
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :435
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
Peak memory: 12701696 bytes

[2021-09-09 09:06:45,611]mapper_test.py:220:[INFO]: area: 528 level: 9
[2021-09-09 10:54:29,029]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-09-09 10:54:29,029]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:54:31,123]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; ".

Peak memory: 14909440 bytes

[2021-09-09 10:54:31,124]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:54:31,278]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 35205120 bytes

[2021-09-09 10:54:31,283]mapper_test.py:156:[INFO]: area: 434 level: 9
[2021-09-09 10:54:31,284]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:54:33,877]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	current map manager:
		current min nodes:1449
		current min depth:25
	current map manager:
		current min nodes:1449
		current min depth:21
	current map manager:
		current min nodes:1449
		current min depth:21
	current map manager:
		current min nodes:1449
		current min depth:20
	current map manager:
		current min nodes:1449
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :513
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :850
score:100
	Report mapping result:
		klut_size()     :708
		klut.num_gates():528
		max delay       :9
		max area        :513
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :435
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
Peak memory: 26865664 bytes

[2021-09-09 10:54:33,878]mapper_test.py:220:[INFO]: area: 528 level: 9
[2021-09-09 12:23:31,872]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-09-09 12:23:31,873]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:23:34,147]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; ".

Peak memory: 14688256 bytes

[2021-09-09 12:23:34,147]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:23:34,346]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.01 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.01 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 35328000 bytes

[2021-09-09 12:23:34,352]mapper_test.py:156:[INFO]: area: 434 level: 9
[2021-09-09 12:23:34,352]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:23:37,114]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	current map manager:
		current min nodes:1449
		current min depth:25
	current map manager:
		current min nodes:1449
		current min depth:21
	current map manager:
		current min nodes:1449
		current min depth:21
	current map manager:
		current min nodes:1449
		current min depth:20
	current map manager:
		current min nodes:1449
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :535
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :829
score:100
	Report mapping result:
		klut_size()     :730
		klut.num_gates():550
		max delay       :9
		max area        :535
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :49
		LUT fanins:3	 numbers :54
		LUT fanins:4	 numbers :436
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
Peak memory: 26857472 bytes

[2021-09-09 12:23:37,115]mapper_test.py:220:[INFO]: area: 550 level: 9
[2021-09-09 14:51:58,289]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-09-09 14:51:58,289]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 14:51:58,290]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 14:51:58,464]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.01 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.01 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 35368960 bytes

[2021-09-09 14:51:58,470]mapper_test.py:156:[INFO]: area: 434 level: 9
[2021-09-09 14:51:58,471]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 14:52:01,127]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	current map manager:
		current min nodes:1449
		current min depth:25
	current map manager:
		current min nodes:1449
		current min depth:21
	current map manager:
		current min nodes:1449
		current min depth:21
	current map manager:
		current min nodes:1449
		current min depth:20
	current map manager:
		current min nodes:1449
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :537
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :825
score:100
	Report mapping result:
		klut_size()     :732
		klut.num_gates():552
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :137
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
Peak memory: 27049984 bytes

[2021-09-09 14:52:01,127]mapper_test.py:220:[INFO]: area: 552 level: 9
[2021-09-09 15:20:59,362]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-09-09 15:20:59,363]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:20:59,363]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:20:59,527]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 35328000 bytes

[2021-09-09 15:20:59,532]mapper_test.py:156:[INFO]: area: 434 level: 9
[2021-09-09 15:20:59,532]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:21:02,298]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	current map manager:
		current min nodes:1449
		current min depth:25
	current map manager:
		current min nodes:1449
		current min depth:21
	current map manager:
		current min nodes:1449
		current min depth:21
	current map manager:
		current min nodes:1449
		current min depth:20
	current map manager:
		current min nodes:1449
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :537
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :825
score:100
	Report mapping result:
		klut_size()     :732
		klut.num_gates():552
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :137
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
Peak memory: 26902528 bytes

[2021-09-09 15:21:02,299]mapper_test.py:220:[INFO]: area: 552 level: 9
[2021-09-09 15:58:58,804]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-09-09 15:58:58,805]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:58:58,805]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:58:58,974]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 35201024 bytes

[2021-09-09 15:58:58,980]mapper_test.py:156:[INFO]: area: 434 level: 9
[2021-09-09 15:58:58,980]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:59:01,762]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	current map manager:
		current min nodes:1449
		current min depth:25
	current map manager:
		current min nodes:1449
		current min depth:21
	current map manager:
		current min nodes:1449
		current min depth:21
	current map manager:
		current min nodes:1449
		current min depth:20
	current map manager:
		current min nodes:1449
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :537
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :825
score:100
	Report mapping result:
		klut_size()     :732
		klut.num_gates():552
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :137
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
Peak memory: 26791936 bytes

[2021-09-09 15:59:01,762]mapper_test.py:220:[INFO]: area: 552 level: 9
[2021-09-09 16:33:34,895]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-09-09 16:33:34,896]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:33:34,896]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:33:35,070]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 35426304 bytes

[2021-09-09 16:33:35,076]mapper_test.py:156:[INFO]: area: 434 level: 9
[2021-09-09 16:33:35,076]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:33:37,948]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	current map manager:
		current min nodes:1449
		current min depth:25
	current map manager:
		current min nodes:1449
		current min depth:21
	current map manager:
		current min nodes:1449
		current min depth:21
	current map manager:
		current min nodes:1449
		current min depth:20
	current map manager:
		current min nodes:1449
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :537
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :825
score:100
	Report mapping result:
		klut_size()     :732
		klut.num_gates():552
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :137
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
Peak memory: 26976256 bytes

[2021-09-09 16:33:37,949]mapper_test.py:220:[INFO]: area: 552 level: 9
[2021-09-09 17:10:17,976]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-09-09 17:10:17,977]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:10:17,977]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:10:18,197]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.01 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.01 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 35315712 bytes

[2021-09-09 17:10:18,202]mapper_test.py:156:[INFO]: area: 434 level: 9
[2021-09-09 17:10:18,202]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:10:21,115]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	current map manager:
		current min nodes:1449
		current min depth:25
	current map manager:
		current min nodes:1449
		current min depth:21
	current map manager:
		current min nodes:1449
		current min depth:21
	current map manager:
		current min nodes:1449
		current min depth:20
	current map manager:
		current min nodes:1449
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :537
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :834
score:100
	Report mapping result:
		klut_size()     :732
		klut.num_gates():552
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :137
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
Peak memory: 26767360 bytes

[2021-09-09 17:10:21,116]mapper_test.py:220:[INFO]: area: 552 level: 9
[2021-09-13 23:18:32,775]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-09-13 23:18:32,775]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:18:32,776]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:18:32,970]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.01 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.01 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 34959360 bytes

[2021-09-13 23:18:32,975]mapper_test.py:156:[INFO]: area: 434 level: 9
[2021-09-13 23:18:32,976]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:18:35,374]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	current map manager:
		current min nodes:1449
		current min depth:25
	current map manager:
		current min nodes:1449
		current min depth:21
	current map manager:
		current min nodes:1449
		current min depth:21
	current map manager:
		current min nodes:1449
		current min depth:20
	current map manager:
		current min nodes:1449
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :537
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :927
score:100
	Report mapping result:
		klut_size()     :732
		klut.num_gates():552
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :137
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
Peak memory: 26759168 bytes

[2021-09-13 23:18:35,375]mapper_test.py:220:[INFO]: area: 552 level: 9
[2021-09-13 23:39:57,932]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-09-13 23:39:57,933]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:39:57,933]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:39:58,092]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 35098624 bytes

[2021-09-13 23:39:58,098]mapper_test.py:156:[INFO]: area: 434 level: 9
[2021-09-13 23:39:58,098]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:39:58,232]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	current map manager:
		current min nodes:1449
		current min depth:25
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :537
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :537
score:100
	Report mapping result:
		klut_size()     :732
		klut.num_gates():552
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :137
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
Peak memory: 12136448 bytes

[2021-09-13 23:39:58,233]mapper_test.py:220:[INFO]: area: 552 level: 9
[2021-09-14 08:46:51,663]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-09-14 08:46:51,663]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:46:51,663]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:46:51,816]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 35147776 bytes

[2021-09-14 08:46:51,822]mapper_test.py:156:[INFO]: area: 434 level: 9
[2021-09-14 08:46:51,822]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:46:54,316]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	current map manager:
		current min nodes:1449
		current min depth:25
	current map manager:
		current min nodes:1449
		current min depth:21
	current map manager:
		current min nodes:1449
		current min depth:21
	current map manager:
		current min nodes:1449
		current min depth:20
	current map manager:
		current min nodes:1449
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :537
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :834
score:100
	Report mapping result:
		klut_size()     :732
		klut.num_gates():552
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :137
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
Peak memory: 27054080 bytes

[2021-09-14 08:46:54,317]mapper_test.py:220:[INFO]: area: 552 level: 9
[2021-09-14 09:18:53,892]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-09-14 09:18:53,892]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:18:53,893]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:18:54,089]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.01 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.01 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 34840576 bytes

[2021-09-14 09:18:54,095]mapper_test.py:156:[INFO]: area: 434 level: 9
[2021-09-14 09:18:54,096]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:18:54,239]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	current map manager:
		current min nodes:1449
		current min depth:25
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :537
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :537
score:100
	Report mapping result:
		klut_size()     :732
		klut.num_gates():552
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :137
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
Peak memory: 12771328 bytes

[2021-09-14 09:18:54,239]mapper_test.py:220:[INFO]: area: 552 level: 9
[2021-09-15 15:22:49,918]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-09-15 15:22:49,919]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:22:49,919]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:22:50,060]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 34783232 bytes

[2021-09-15 15:22:50,065]mapper_test.py:156:[INFO]: area: 434 level: 9
[2021-09-15 15:22:50,066]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:22:52,284]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	current map manager:
		current min nodes:1449
		current min depth:25
	current map manager:
		current min nodes:1449
		current min depth:21
	current map manager:
		current min nodes:1449
		current min depth:21
	current map manager:
		current min nodes:1449
		current min depth:20
	current map manager:
		current min nodes:1449
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :537
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :877
score:100
	Report mapping result:
		klut_size()     :732
		klut.num_gates():552
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :137
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
Peak memory: 22700032 bytes

[2021-09-15 15:22:52,285]mapper_test.py:220:[INFO]: area: 552 level: 9
[2021-09-15 15:52:33,230]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-09-15 15:52:33,230]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:52:33,230]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:52:33,376]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 35045376 bytes

[2021-09-15 15:52:33,382]mapper_test.py:156:[INFO]: area: 434 level: 9
[2021-09-15 15:52:33,382]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:52:33,506]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	current map manager:
		current min nodes:1449
		current min depth:25
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :537
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :537
score:100
	Report mapping result:
		klut_size()     :732
		klut.num_gates():552
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :137
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
Peak memory: 9281536 bytes

[2021-09-15 15:52:33,506]mapper_test.py:220:[INFO]: area: 552 level: 9
[2021-09-18 13:53:29,988]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-09-18 13:53:29,990]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 13:53:29,990]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 13:53:30,185]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.01 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.01 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 34758656 bytes

[2021-09-18 13:53:30,191]mapper_test.py:156:[INFO]: area: 434 level: 9
[2021-09-18 13:53:30,191]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 13:53:32,396]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	current map manager:
		current min nodes:1449
		current min depth:25
	current map manager:
		current min nodes:1449
		current min depth:21
	current map manager:
		current min nodes:1449
		current min depth:21
	current map manager:
		current min nodes:1449
		current min depth:20
	current map manager:
		current min nodes:1449
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :537
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :879
score:100
	Report mapping result:
		klut_size()     :732
		klut.num_gates():552
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :137
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
Peak memory: 26112000 bytes

[2021-09-18 13:53:32,397]mapper_test.py:220:[INFO]: area: 552 level: 9
[2021-09-18 16:18:28,156]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-09-18 16:18:28,156]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:18:28,157]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:18:28,356]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.01 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.01 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 34770944 bytes

[2021-09-18 16:18:28,362]mapper_test.py:156:[INFO]: area: 434 level: 9
[2021-09-18 16:18:28,362]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:18:30,556]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	current map manager:
		current min nodes:1449
		current min depth:25
	current map manager:
		current min nodes:1449
		current min depth:21
	current map manager:
		current min nodes:1449
		current min depth:21
	current map manager:
		current min nodes:1449
		current min depth:20
	current map manager:
		current min nodes:1449
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :537
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :858
score:100
	Report mapping result:
		klut_size()     :732
		klut.num_gates():552
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :137
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
Peak memory: 20123648 bytes

[2021-09-18 16:18:30,557]mapper_test.py:220:[INFO]: area: 552 level: 9
[2021-09-22 08:52:58,570]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-09-22 08:52:58,570]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:52:58,571]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:52:58,774]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.01 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.01 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 34721792 bytes

[2021-09-22 08:52:58,779]mapper_test.py:156:[INFO]: area: 434 level: 9
[2021-09-22 08:52:58,780]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:52:59,898]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	current map manager:
		current min nodes:1449
		current min depth:25
	current map manager:
		current min nodes:1449
		current min depth:21
	current map manager:
		current min nodes:1449
		current min depth:21
	Report mapping result:
		klut_size()     :732
		klut.num_gates():552
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :137
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
Peak memory: 14864384 bytes

[2021-09-22 08:52:59,898]mapper_test.py:220:[INFO]: area: 552 level: 9
[2021-09-22 11:17:18,955]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-09-22 11:17:18,955]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:17:18,955]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:17:19,148]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.01 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.01 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 34824192 bytes

[2021-09-22 11:17:19,153]mapper_test.py:156:[INFO]: area: 434 level: 9
[2021-09-22 11:17:19,154]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:17:21,327]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	current map manager:
		current min nodes:1449
		current min depth:25
	current map manager:
		current min nodes:1449
		current min depth:21
	current map manager:
		current min nodes:1449
		current min depth:21
	current map manager:
		current min nodes:1449
		current min depth:20
	current map manager:
		current min nodes:1449
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :537
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :897
score:100
	Report mapping result:
		klut_size()     :732
		klut.num_gates():552
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :137
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
Peak memory: 16113664 bytes

[2021-09-22 11:17:21,328]mapper_test.py:220:[INFO]: area: 552 level: 9
[2021-09-23 16:35:11,688]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-09-23 16:35:11,688]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:35:11,689]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:35:11,833]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 34811904 bytes

[2021-09-23 16:35:11,839]mapper_test.py:156:[INFO]: area: 434 level: 9
[2021-09-23 16:35:11,839]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:35:14,202]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	current map manager:
		current min nodes:1449
		current min depth:25
balancing!
	current map manager:
		current min nodes:1449
		current min depth:21
rewriting!
	current map manager:
		current min nodes:1449
		current min depth:21
balancing!
	current map manager:
		current min nodes:1449
		current min depth:20
rewriting!
	current map manager:
		current min nodes:1449
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :537
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :897
score:100
	Report mapping result:
		klut_size()     :732
		klut.num_gates():552
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :137
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
Peak memory: 17346560 bytes

[2021-09-23 16:35:14,202]mapper_test.py:220:[INFO]: area: 552 level: 9
[2021-09-23 16:59:16,651]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-09-23 16:59:16,651]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:59:16,652]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:59:16,793]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 34840576 bytes

[2021-09-23 16:59:16,799]mapper_test.py:156:[INFO]: area: 434 level: 9
[2021-09-23 16:59:16,799]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:59:19,038]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	current map manager:
		current min nodes:1449
		current min depth:25
balancing!
	current map manager:
		current min nodes:1449
		current min depth:21
rewriting!
	current map manager:
		current min nodes:1449
		current min depth:21
balancing!
	current map manager:
		current min nodes:1449
		current min depth:20
rewriting!
	current map manager:
		current min nodes:1449
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :537
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :897
score:100
	Report mapping result:
		klut_size()     :732
		klut.num_gates():552
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :137
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
Peak memory: 16191488 bytes

[2021-09-23 16:59:19,039]mapper_test.py:220:[INFO]: area: 552 level: 9
[2021-09-23 17:40:24,189]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-09-23 17:40:24,189]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:40:24,189]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:40:24,330]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 34738176 bytes

[2021-09-23 17:40:24,336]mapper_test.py:156:[INFO]: area: 434 level: 9
[2021-09-23 17:40:24,336]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:40:26,568]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	current map manager:
		current min nodes:1449
		current min depth:25
balancing!
	current map manager:
		current min nodes:1449
		current min depth:21
rewriting!
	current map manager:
		current min nodes:1449
		current min depth:21
balancing!
	current map manager:
		current min nodes:1449
		current min depth:20
rewriting!
	current map manager:
		current min nodes:1449
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :537
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :897
score:100
	Report mapping result:
		klut_size()     :732
		klut.num_gates():552
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :137
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
Peak memory: 17633280 bytes

[2021-09-23 17:40:26,568]mapper_test.py:220:[INFO]: area: 552 level: 9
[2021-09-23 17:59:55,640]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-09-23 17:59:55,640]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:59:55,640]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:59:55,779]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 34918400 bytes

[2021-09-23 17:59:55,784]mapper_test.py:156:[INFO]: area: 434 level: 9
[2021-09-23 17:59:55,784]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:59:58,029]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	current map manager:
		current min nodes:1449
		current min depth:25
balancing!
	current map manager:
		current min nodes:1449
		current min depth:21
rewriting!
	current map manager:
		current min nodes:1449
		current min depth:21
balancing!
	current map manager:
		current min nodes:1449
		current min depth:20
rewriting!
	current map manager:
		current min nodes:1449
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :537
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :897
score:100
	Report mapping result:
		klut_size()     :732
		klut.num_gates():552
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :137
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
Peak memory: 17485824 bytes

[2021-09-23 17:59:58,030]mapper_test.py:220:[INFO]: area: 552 level: 9
[2021-09-27 16:27:21,934]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-09-27 16:27:21,935]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:27:21,935]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:27:22,128]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.01 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.01 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 34910208 bytes

[2021-09-27 16:27:22,134]mapper_test.py:156:[INFO]: area: 434 level: 9
[2021-09-27 16:27:22,134]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:27:24,384]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	current map manager:
		current min nodes:1449
		current min depth:25
balancing!
	current map manager:
		current min nodes:1449
		current min depth:21
rewriting!
	current map manager:
		current min nodes:1449
		current min depth:21
balancing!
	current map manager:
		current min nodes:1449
		current min depth:20
rewriting!
	current map manager:
		current min nodes:1449
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :537
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :897
score:100
	Report mapping result:
		klut_size()     :732
		klut.num_gates():552
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :137
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
Peak memory: 16637952 bytes

[2021-09-27 16:27:24,385]mapper_test.py:220:[INFO]: area: 552 level: 9
[2021-09-27 17:34:13,750]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-09-27 17:34:13,751]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:34:13,751]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:34:13,895]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 34955264 bytes

[2021-09-27 17:34:13,901]mapper_test.py:156:[INFO]: area: 434 level: 9
[2021-09-27 17:34:13,901]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:34:16,099]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	current map manager:
		current min nodes:1449
		current min depth:25
balancing!
	current map manager:
		current min nodes:1449
		current min depth:21
rewriting!
	current map manager:
		current min nodes:1449
		current min depth:21
balancing!
	current map manager:
		current min nodes:1449
		current min depth:20
rewriting!
	current map manager:
		current min nodes:1449
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :537
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :893
score:100
	Report mapping result:
		klut_size()     :732
		klut.num_gates():552
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :137
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
Peak memory: 17211392 bytes

[2021-09-27 17:34:16,100]mapper_test.py:220:[INFO]: area: 552 level: 9
[2021-09-28 02:00:24,345]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-09-28 02:00:24,345]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:00:24,345]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:00:24,493]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 35115008 bytes

[2021-09-28 02:00:24,499]mapper_test.py:156:[INFO]: area: 434 level: 9
[2021-09-28 02:00:24,499]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:00:26,727]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	current map manager:
		current min nodes:1449
		current min depth:25
	current map manager:
		current min nodes:1449
		current min depth:21
	current map manager:
		current min nodes:1449
		current min depth:21
	current map manager:
		current min nodes:1449
		current min depth:20
	current map manager:
		current min nodes:1449
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :537
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :897
score:100
	Report mapping result:
		klut_size()     :732
		klut.num_gates():552
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :137
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
Peak memory: 17170432 bytes

[2021-09-28 02:00:26,728]mapper_test.py:220:[INFO]: area: 552 level: 9
[2021-09-28 16:40:24,267]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-09-28 16:40:24,267]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:40:24,267]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:40:24,412]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 34934784 bytes

[2021-09-28 16:40:24,417]mapper_test.py:156:[INFO]: area: 434 level: 9
[2021-09-28 16:40:24,417]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:40:26,624]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	current map manager:
		current min nodes:1449
		current min depth:25
	current map manager:
		current min nodes:1449
		current min depth:21
	current map manager:
		current min nodes:1449
		current min depth:21
	current map manager:
		current min nodes:1449
		current min depth:20
	current map manager:
		current min nodes:1449
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :537
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :897
score:100
	Report mapping result:
		klut_size()     :732
		klut.num_gates():552
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :137
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
Peak memory: 16093184 bytes

[2021-09-28 16:40:26,624]mapper_test.py:220:[INFO]: area: 552 level: 9
[2021-09-28 17:19:19,257]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-09-28 17:19:19,257]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:19:19,257]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:19:19,402]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 34922496 bytes

[2021-09-28 17:19:19,408]mapper_test.py:156:[INFO]: area: 434 level: 9
[2021-09-28 17:19:19,408]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:19:21,799]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	current map manager:
		current min nodes:1449
		current min depth:25
	current map manager:
		current min nodes:1449
		current min depth:21
	current map manager:
		current min nodes:1449
		current min depth:21
	current map manager:
		current min nodes:1449
		current min depth:20
	current map manager:
		current min nodes:1449
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :537
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :897
score:100
	Report mapping result:
		klut_size()     :732
		klut.num_gates():552
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :137
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
Peak memory: 26116096 bytes

[2021-09-28 17:19:21,800]mapper_test.py:220:[INFO]: area: 552 level: 9
[2021-10-09 10:37:18,900]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-10-09 10:37:18,900]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:37:18,901]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:37:19,051]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 34795520 bytes

[2021-10-09 10:37:19,057]mapper_test.py:160:[INFO]: area: 434 level: 9
[2021-10-09 10:37:19,057]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:37:19,497]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	current map manager:
		current min nodes:1449
		current min depth:25
	current map manager:
		current min nodes:1449
		current min depth:21
	current map manager:
		current min nodes:1449
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :537
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :898
score:100
	Report mapping result:
		klut_size()     :732
		klut.num_gates():552
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :137
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
Peak memory: 10964992 bytes

[2021-10-09 10:37:19,497]mapper_test.py:224:[INFO]: area: 552 level: 9
[2021-10-09 11:19:59,768]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-10-09 11:19:59,768]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:19:59,768]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:19:59,920]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 35110912 bytes

[2021-10-09 11:19:59,925]mapper_test.py:160:[INFO]: area: 434 level: 9
[2021-10-09 11:19:59,926]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:20:00,408]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	current map manager:
		current min nodes:1449
		current min depth:25
	current map manager:
		current min nodes:1449
		current min depth:21
	current map manager:
		current min nodes:1449
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :537
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :898
score:100
	Report mapping result:
		klut_size()     :732
		klut.num_gates():552
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :137
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
Peak memory: 10878976 bytes

[2021-10-09 11:20:00,409]mapper_test.py:224:[INFO]: area: 552 level: 9
[2021-10-09 16:28:31,999]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-10-09 16:28:32,000]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:28:32,001]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:28:32,147]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 35094528 bytes

[2021-10-09 16:28:32,153]mapper_test.py:160:[INFO]: area: 434 level: 9
[2021-10-09 16:28:32,153]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:28:33,157]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	current map manager:
		current min nodes:1449
		current min depth:25
	current map manager:
		current min nodes:1449
		current min depth:25
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :537
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :537
score:100
	Report mapping result:
		klut_size()     :732
		klut.num_gates():552
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :137
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
Peak memory: 13021184 bytes

[2021-10-09 16:28:33,158]mapper_test.py:224:[INFO]: area: 552 level: 9
[2021-10-09 16:45:42,654]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-10-09 16:45:42,654]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:45:42,654]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:45:42,879]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.01 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.01 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 35020800 bytes

[2021-10-09 16:45:42,884]mapper_test.py:160:[INFO]: area: 434 level: 9
[2021-10-09 16:45:42,885]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:45:43,933]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	current map manager:
		current min nodes:1449
		current min depth:25
	current map manager:
		current min nodes:1449
		current min depth:25
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :537
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :537
score:100
	Report mapping result:
		klut_size()     :732
		klut.num_gates():552
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :137
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
Peak memory: 12963840 bytes

[2021-10-09 16:45:43,934]mapper_test.py:224:[INFO]: area: 552 level: 9
[2021-10-12 10:50:08,302]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-10-12 10:50:08,303]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:50:08,303]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:50:08,496]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.01 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.01 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 34775040 bytes

[2021-10-12 10:50:08,503]mapper_test.py:160:[INFO]: area: 434 level: 9
[2021-10-12 10:50:08,503]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:50:10,826]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	current map manager:
		current min nodes:1449
		current min depth:25
	current map manager:
		current min nodes:1449
		current min depth:21
	current map manager:
		current min nodes:1449
		current min depth:21
	current map manager:
		current min nodes:1449
		current min depth:20
	current map manager:
		current min nodes:1449
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :537
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :895
score:100
	Report mapping result:
		klut_size()     :732
		klut.num_gates():552
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :137
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
Peak memory: 14991360 bytes

[2021-10-12 10:50:10,826]mapper_test.py:224:[INFO]: area: 552 level: 9
[2021-10-12 11:13:53,396]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-10-12 11:13:53,396]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:13:53,396]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:13:53,548]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 34803712 bytes

[2021-10-12 11:13:53,555]mapper_test.py:160:[INFO]: area: 434 level: 9
[2021-10-12 11:13:53,555]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:13:53,995]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	current map manager:
		current min nodes:1449
		current min depth:25
	current map manager:
		current min nodes:1449
		current min depth:21
	current map manager:
		current min nodes:1449
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :537
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :898
score:100
	Report mapping result:
		klut_size()     :732
		klut.num_gates():552
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :137
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
Peak memory: 10752000 bytes

[2021-10-12 11:13:53,995]mapper_test.py:224:[INFO]: area: 552 level: 9
[2021-10-12 13:25:34,554]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-10-12 13:25:34,554]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:25:34,554]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:25:34,705]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 35123200 bytes

[2021-10-12 13:25:34,711]mapper_test.py:160:[INFO]: area: 434 level: 9
[2021-10-12 13:25:34,711]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:25:37,021]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	current map manager:
		current min nodes:1449
		current min depth:25
	current map manager:
		current min nodes:1449
		current min depth:21
	current map manager:
		current min nodes:1449
		current min depth:21
	current map manager:
		current min nodes:1449
		current min depth:20
	current map manager:
		current min nodes:1449
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :537
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :895
score:100
	Report mapping result:
		klut_size()     :732
		klut.num_gates():552
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :137
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
Peak memory: 15167488 bytes

[2021-10-12 13:25:37,022]mapper_test.py:224:[INFO]: area: 552 level: 9
[2021-10-12 14:56:10,048]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-10-12 14:56:10,048]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 14:56:10,048]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 14:56:10,197]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 35287040 bytes

[2021-10-12 14:56:10,203]mapper_test.py:160:[INFO]: area: 434 level: 9
[2021-10-12 14:56:10,203]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 14:56:12,484]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	current map manager:
		current min nodes:1449
		current min depth:25
	current map manager:
		current min nodes:1449
		current min depth:21
	current map manager:
		current min nodes:1449
		current min depth:21
	current map manager:
		current min nodes:1449
		current min depth:20
	current map manager:
		current min nodes:1449
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :537
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :895
score:100
	Report mapping result:
		klut_size()     :732
		klut.num_gates():552
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :137
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
Peak memory: 14708736 bytes

[2021-10-12 14:56:12,485]mapper_test.py:224:[INFO]: area: 552 level: 9
[2021-10-12 18:40:44,388]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-10-12 18:40:44,388]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:40:44,389]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:40:44,589]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.01 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.01 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 35192832 bytes

[2021-10-12 18:40:44,594]mapper_test.py:160:[INFO]: area: 434 level: 9
[2021-10-12 18:40:44,595]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:40:46,924]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	current map manager:
		current min nodes:1449
		current min depth:25
	current map manager:
		current min nodes:1449
		current min depth:21
	current map manager:
		current min nodes:1449
		current min depth:21
	current map manager:
		current min nodes:1449
		current min depth:20
	current map manager:
		current min nodes:1449
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :537
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :907
score:100
	Report mapping result:
		klut_size()     :732
		klut.num_gates():552
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :137
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
Peak memory: 14184448 bytes

[2021-10-12 18:40:46,925]mapper_test.py:224:[INFO]: area: 552 level: 9
[2021-10-18 11:34:12,546]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-10-18 11:34:12,546]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:34:12,547]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:34:12,773]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.01 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.01 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 35078144 bytes

[2021-10-18 11:34:12,779]mapper_test.py:160:[INFO]: area: 434 level: 9
[2021-10-18 11:34:12,779]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:34:15,101]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	current map manager:
		current min nodes:1449
		current min depth:25
	current map manager:
		current min nodes:1449
		current min depth:21
	current map manager:
		current min nodes:1449
		current min depth:21
	current map manager:
		current min nodes:1449
		current min depth:20
	current map manager:
		current min nodes:1449
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :537
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :907
score:100
	Report mapping result:
		klut_size()     :732
		klut.num_gates():552
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :137
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
Peak memory: 14123008 bytes

[2021-10-18 11:34:15,102]mapper_test.py:224:[INFO]: area: 552 level: 9
[2021-10-18 12:02:33,877]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-10-18 12:02:33,877]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:02:33,877]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:02:34,025]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 34951168 bytes

[2021-10-18 12:02:34,032]mapper_test.py:160:[INFO]: area: 434 level: 9
[2021-10-18 12:02:34,032]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:02:34,119]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	current map manager:
		current min nodes:1449
		current min depth:25
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :537
score:100
	Report mapping result:
		klut_size()     :732
		klut.num_gates():552
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :137
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
Peak memory: 7417856 bytes

[2021-10-18 12:02:34,120]mapper_test.py:224:[INFO]: area: 552 level: 9
[2021-10-19 14:10:31,289]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-10-19 14:10:31,289]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:10:31,290]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:10:31,437]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 34938880 bytes

[2021-10-19 14:10:31,442]mapper_test.py:160:[INFO]: area: 434 level: 9
[2021-10-19 14:10:31,442]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:10:31,523]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	current map manager:
		current min nodes:1449
		current min depth:25
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :537
score:100
	Report mapping result:
		klut_size()     :732
		klut.num_gates():552
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :137
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
Peak memory: 7434240 bytes

[2021-10-19 14:10:31,524]mapper_test.py:224:[INFO]: area: 552 level: 9
[2021-10-22 13:28:37,673]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-10-22 13:28:37,673]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:28:37,673]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:28:37,822]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 35143680 bytes

[2021-10-22 13:28:37,828]mapper_test.py:160:[INFO]: area: 434 level: 9
[2021-10-22 13:28:37,828]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:28:38,130]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	current map manager:
		current min nodes:1449
		current min depth:25
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :537
score:100
	Report mapping result:
		klut_size()     :732
		klut.num_gates():552
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :137
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
Peak memory: 10264576 bytes

[2021-10-22 13:28:38,130]mapper_test.py:224:[INFO]: area: 552 level: 9
[2021-10-22 13:49:30,493]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-10-22 13:49:30,493]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:49:30,493]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:49:30,645]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 34750464 bytes

[2021-10-22 13:49:30,651]mapper_test.py:160:[INFO]: area: 434 level: 9
[2021-10-22 13:49:30,651]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:49:30,961]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	current map manager:
		current min nodes:1449
		current min depth:25
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :537
score:100
	Report mapping result:
		klut_size()     :732
		klut.num_gates():552
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :137
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
Peak memory: 10313728 bytes

[2021-10-22 13:49:30,962]mapper_test.py:224:[INFO]: area: 552 level: 9
[2021-10-22 14:00:52,554]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-10-22 14:00:52,555]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:00:52,555]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:00:52,776]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.01 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.01 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 35008512 bytes

[2021-10-22 14:00:52,781]mapper_test.py:160:[INFO]: area: 434 level: 9
[2021-10-22 14:00:52,782]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:00:52,869]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	current map manager:
		current min nodes:1449
		current min depth:25
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :537
score:100
	Report mapping result:
		klut_size()     :732
		klut.num_gates():552
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :137
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
Peak memory: 7401472 bytes

[2021-10-22 14:00:52,870]mapper_test.py:224:[INFO]: area: 552 level: 9
[2021-10-22 14:04:13,188]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-10-22 14:04:13,188]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:04:13,188]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:04:13,337]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 34844672 bytes

[2021-10-22 14:04:13,343]mapper_test.py:160:[INFO]: area: 434 level: 9
[2021-10-22 14:04:13,343]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:04:13,430]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	current map manager:
		current min nodes:1449
		current min depth:25
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :537
score:100
	Report mapping result:
		klut_size()     :732
		klut.num_gates():552
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :137
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
Peak memory: 7491584 bytes

[2021-10-22 14:04:13,431]mapper_test.py:224:[INFO]: area: 552 level: 9
[2021-10-23 13:24:24,652]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-10-23 13:24:24,652]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:24:24,652]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:24:24,853]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.01 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.01 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 34959360 bytes

[2021-10-23 13:24:24,859]mapper_test.py:160:[INFO]: area: 434 level: 9
[2021-10-23 13:24:24,859]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:24:27,156]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	current map manager:
		current min nodes:1449
		current min depth:25
	current map manager:
		current min nodes:1449
		current min depth:21
	current map manager:
		current min nodes:1449
		current min depth:21
	current map manager:
		current min nodes:1449
		current min depth:20
	current map manager:
		current min nodes:1449
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :907
score:100
	Report mapping result:
		klut_size()     :1100
		klut.num_gates():920
		max delay       :10
		max area        :907
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :199
		LUT fanins:3	 numbers :310
		LUT fanins:4	 numbers :400
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
Peak memory: 14245888 bytes

[2021-10-23 13:24:27,157]mapper_test.py:224:[INFO]: area: 920 level: 10
[2021-10-24 17:35:37,304]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-10-24 17:35:37,304]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:35:37,305]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:35:37,489]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 35016704 bytes

[2021-10-24 17:35:37,495]mapper_test.py:160:[INFO]: area: 434 level: 9
[2021-10-24 17:35:37,495]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:35:39,867]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	current map manager:
		current min nodes:1449
		current min depth:25
	current map manager:
		current min nodes:1449
		current min depth:21
	current map manager:
		current min nodes:1449
		current min depth:21
	current map manager:
		current min nodes:1449
		current min depth:20
	current map manager:
		current min nodes:1449
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :537
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :907
score:100
	Report mapping result:
		klut_size()     :732
		klut.num_gates():552
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :137
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
Peak memory: 14221312 bytes

[2021-10-24 17:35:39,867]mapper_test.py:224:[INFO]: area: 552 level: 9
[2021-10-24 17:56:03,272]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-10-24 17:56:03,272]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:56:03,273]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:56:03,416]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 34902016 bytes

[2021-10-24 17:56:03,422]mapper_test.py:160:[INFO]: area: 434 level: 9
[2021-10-24 17:56:03,423]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:56:05,746]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	current map manager:
		current min nodes:1449
		current min depth:25
	current map manager:
		current min nodes:1449
		current min depth:21
	current map manager:
		current min nodes:1449
		current min depth:21
	current map manager:
		current min nodes:1449
		current min depth:20
	current map manager:
		current min nodes:1449
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :537
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :907
score:100
	Report mapping result:
		klut_size()     :732
		klut.num_gates():552
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :137
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
Peak memory: 14143488 bytes

[2021-10-24 17:56:05,746]mapper_test.py:224:[INFO]: area: 552 level: 9
[2021-10-26 10:24:05,834]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-10-26 10:24:05,835]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:24:05,835]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:24:05,987]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 34947072 bytes

[2021-10-26 10:24:05,992]mapper_test.py:160:[INFO]: area: 434 level: 9
[2021-10-26 10:24:05,993]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:24:06,095]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	current map manager:
		current min nodes:1449
		current min depth:25
	Report mapping result:
		klut_size()     :828
		klut.num_gates():648
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :92
		LUT fanins:3	 numbers :189
		LUT fanins:4	 numbers :356
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
Peak memory: 7524352 bytes

[2021-10-26 10:24:06,096]mapper_test.py:224:[INFO]: area: 648 level: 9
[2021-10-26 10:53:19,376]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-10-26 10:53:19,376]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:53:19,376]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:53:19,571]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.01 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.01 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 34734080 bytes

[2021-10-26 10:53:19,577]mapper_test.py:160:[INFO]: area: 434 level: 9
[2021-10-26 10:53:19,577]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:53:21,985]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :828
		klut.num_gates():648
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :92
		LUT fanins:3	 numbers :189
		LUT fanins:4	 numbers :356
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
Peak memory: 13922304 bytes

[2021-10-26 10:53:21,986]mapper_test.py:224:[INFO]: area: 648 level: 9
[2021-10-26 11:15:05,008]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-10-26 11:15:05,008]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:15:05,008]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:15:05,156]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 35098624 bytes

[2021-10-26 11:15:05,161]mapper_test.py:160:[INFO]: area: 434 level: 9
[2021-10-26 11:15:05,161]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:15:07,425]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :1185
		klut.num_gates():1005
		max delay       :10
		max area        :907
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :124
		LUT fanins:3	 numbers :419
		LUT fanins:4	 numbers :451
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
Peak memory: 13762560 bytes

[2021-10-26 11:15:07,426]mapper_test.py:224:[INFO]: area: 1005 level: 10
[2021-10-26 12:13:10,133]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-10-26 12:13:10,134]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:13:10,134]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:13:10,349]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.01 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.01 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 34967552 bytes

[2021-10-26 12:13:10,355]mapper_test.py:160:[INFO]: area: 434 level: 9
[2021-10-26 12:13:10,355]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:13:12,683]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :732
		klut.num_gates():552
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :137
		LUT fanins:4	 numbers :299
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
Peak memory: 13991936 bytes

[2021-10-26 12:13:12,684]mapper_test.py:224:[INFO]: area: 552 level: 9
[2021-10-26 14:11:45,026]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-10-26 14:11:45,027]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:11:45,027]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:11:45,173]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 34947072 bytes

[2021-10-26 14:11:45,178]mapper_test.py:160:[INFO]: area: 434 level: 9
[2021-10-26 14:11:45,178]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:11:45,276]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :828
		klut.num_gates():648
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :92
		LUT fanins:3	 numbers :189
		LUT fanins:4	 numbers :356
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
Peak memory: 7290880 bytes

[2021-10-26 14:11:45,277]mapper_test.py:224:[INFO]: area: 648 level: 9
[2021-10-29 16:08:47,250]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-10-29 16:08:47,253]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:08:47,253]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:08:47,414]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 34824192 bytes

[2021-10-29 16:08:47,419]mapper_test.py:160:[INFO]: area: 434 level: 9
[2021-10-29 16:08:47,420]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:08:47,520]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :1113
		klut.num_gates():933
		max delay       :9
		max area        :917
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :194
		LUT fanins:3	 numbers :277
		LUT fanins:4	 numbers :451
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
Peak memory: 7241728 bytes

[2021-10-29 16:08:47,521]mapper_test.py:224:[INFO]: area: 933 level: 9
[2021-11-03 09:49:46,741]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-11-03 09:49:46,742]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:49:46,742]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:49:46,887]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 34877440 bytes

[2021-11-03 09:49:46,893]mapper_test.py:160:[INFO]: area: 434 level: 9
[2021-11-03 09:49:46,893]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:49:47,057]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :1113
		klut.num_gates():933
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :194
		LUT fanins:3	 numbers :277
		LUT fanins:4	 numbers :451
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig_output.v
	Peak memory: 9031680 bytes

[2021-11-03 09:49:47,057]mapper_test.py:226:[INFO]: area: 933 level: 9
[2021-11-03 10:01:46,020]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-11-03 10:01:46,020]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:01:46,020]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:01:46,233]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.01 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.01 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 35119104 bytes

[2021-11-03 10:01:46,239]mapper_test.py:160:[INFO]: area: 434 level: 9
[2021-11-03 10:01:46,239]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:01:46,422]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :1117
		klut.num_gates():937
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :200
		LUT fanins:3	 numbers :294
		LUT fanins:4	 numbers :432
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig_output.v
	Peak memory: 9039872 bytes

[2021-11-03 10:01:46,423]mapper_test.py:226:[INFO]: area: 937 level: 9
[2021-11-03 13:41:46,642]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-11-03 13:41:46,642]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:41:46,643]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:41:46,797]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 34861056 bytes

[2021-11-03 13:41:46,800]mapper_test.py:160:[INFO]: area: 434 level: 9
[2021-11-03 13:41:46,800]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:41:47,000]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :1117
		klut.num_gates():937
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :200
		LUT fanins:3	 numbers :294
		LUT fanins:4	 numbers :432
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig_output.v
	Peak memory: 9060352 bytes

[2021-11-03 13:41:47,001]mapper_test.py:226:[INFO]: area: 937 level: 9
[2021-11-03 13:48:01,978]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-11-03 13:48:01,978]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:48:01,978]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:48:02,147]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 34754560 bytes

[2021-11-03 13:48:02,153]mapper_test.py:160:[INFO]: area: 434 level: 9
[2021-11-03 13:48:02,154]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:48:02,333]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :1117
		klut.num_gates():937
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :200
		LUT fanins:3	 numbers :294
		LUT fanins:4	 numbers :432
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig_output.v
	Peak memory: 9060352 bytes

[2021-11-03 13:48:02,334]mapper_test.py:226:[INFO]: area: 937 level: 9
[2021-11-04 15:54:52,695]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-11-04 15:54:52,695]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:54:52,696]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:54:52,853]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 34865152 bytes

[2021-11-04 15:54:52,859]mapper_test.py:160:[INFO]: area: 434 level: 9
[2021-11-04 15:54:52,860]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:54:53,043]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :838
		klut.num_gates():658
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :101
		LUT fanins:3	 numbers :212
		LUT fanins:4	 numbers :334
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig_output.v
	Peak memory: 9146368 bytes

[2021-11-04 15:54:53,043]mapper_test.py:226:[INFO]: area: 658 level: 9
[2021-11-04 17:06:49,673]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-11-04 17:06:49,676]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 17:06:49,676]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 17:06:49,883]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.01 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.01 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 34889728 bytes

[2021-11-04 17:06:49,889]mapper_test.py:160:[INFO]: area: 434 level: 9
[2021-11-04 17:06:49,889]mapper_test.py:205:[INFO]: run iFPGA flow...
[2021-11-04 17:06:50,064]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
Mapping time: 0.025483 secs
Mapping time: 0.025006 secs
	Report mapping result:
		klut_size()     :838
		klut.num_gates():658
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :101
		LUT fanins:3	 numbers :212
		LUT fanins:4	 numbers :334
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig_output.v
	Peak memory: 8998912 bytes

[2021-11-04 17:06:50,065]mapper_test.py:230:[INFO]: area: 658 level: 9
[2021-11-16 12:26:47,815]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-11-16 12:26:47,816]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:26:47,816]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:26:47,970]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 34922496 bytes

[2021-11-16 12:26:47,976]mapper_test.py:160:[INFO]: area: 434 level: 9
[2021-11-16 12:26:47,976]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:26:48,077]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
Mapping time: 0.024983 secs
	Report mapping result:
		klut_size()     :838
		klut.num_gates():658
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :101
		LUT fanins:3	 numbers :212
		LUT fanins:4	 numbers :334
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
	Peak memory: 7118848 bytes

[2021-11-16 12:26:48,077]mapper_test.py:228:[INFO]: area: 658 level: 9
[2021-11-16 14:15:42,631]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-11-16 14:15:42,631]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:15:42,631]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:15:42,778]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 34725888 bytes

[2021-11-16 14:15:42,784]mapper_test.py:160:[INFO]: area: 434 level: 9
[2021-11-16 14:15:42,784]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:15:42,886]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
Mapping time: 0.025314 secs
	Report mapping result:
		klut_size()     :838
		klut.num_gates():658
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :101
		LUT fanins:3	 numbers :212
		LUT fanins:4	 numbers :334
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
	Peak memory: 7258112 bytes

[2021-11-16 14:15:42,887]mapper_test.py:228:[INFO]: area: 658 level: 9
[2021-11-16 14:22:02,257]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-11-16 14:22:02,257]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:22:02,257]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:22:02,470]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.01 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.01 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 35098624 bytes

[2021-11-16 14:22:02,475]mapper_test.py:160:[INFO]: area: 434 level: 9
[2021-11-16 14:22:02,475]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:22:02,628]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
Mapping time: 0.039292 secs
	Report mapping result:
		klut_size()     :838
		klut.num_gates():658
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :101
		LUT fanins:3	 numbers :212
		LUT fanins:4	 numbers :334
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
	Peak memory: 7184384 bytes

[2021-11-16 14:22:02,629]mapper_test.py:228:[INFO]: area: 658 level: 9
[2021-11-16 14:28:16,615]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-11-16 14:28:16,615]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:28:16,616]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:28:16,831]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.01 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.01 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 34992128 bytes

[2021-11-16 14:28:16,837]mapper_test.py:160:[INFO]: area: 434 level: 9
[2021-11-16 14:28:16,838]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:28:16,989]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
best size: 537
curr size: 537
Mapping time: 0.039068 secs
	Report mapping result:
		klut_size()     :838
		klut.num_gates():658
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :101
		LUT fanins:3	 numbers :212
		LUT fanins:4	 numbers :334
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
	Peak memory: 7188480 bytes

[2021-11-16 14:28:16,990]mapper_test.py:228:[INFO]: area: 658 level: 9
[2021-11-17 16:34:40,318]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-11-17 16:34:40,319]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:34:40,319]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:34:40,536]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.01 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.01 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 34836480 bytes

[2021-11-17 16:34:40,542]mapper_test.py:160:[INFO]: area: 434 level: 9
[2021-11-17 16:34:40,542]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:34:40,692]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
Mapping time: 0.039422 secs
	Report mapping result:
		klut_size()     :732
		klut.num_gates():552
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :137
		LUT fanins:4	 numbers :299
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
	Peak memory: 7262208 bytes

[2021-11-17 16:34:40,693]mapper_test.py:228:[INFO]: area: 552 level: 9
[2021-11-18 10:17:05,593]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-11-18 10:17:05,594]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:17:05,594]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:17:05,750]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 35168256 bytes

[2021-11-18 10:17:05,756]mapper_test.py:160:[INFO]: area: 434 level: 9
[2021-11-18 10:17:05,756]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:17:05,878]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
Mapping time: 0.044232 secs
	Report mapping result:
		klut_size()     :732
		klut.num_gates():552
		max delay       :9
		max area        :552
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :137
		LUT fanins:4	 numbers :299
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
	Peak memory: 8347648 bytes

[2021-11-18 10:17:05,879]mapper_test.py:228:[INFO]: area: 552 level: 9
[2021-11-23 16:09:56,307]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-11-23 16:09:56,308]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:09:56,308]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:09:56,462]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 34975744 bytes

[2021-11-23 16:09:56,468]mapper_test.py:160:[INFO]: area: 434 level: 9
[2021-11-23 16:09:56,468]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:09:56,592]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
Mapping time: 0.043858 secs
	Report mapping result:
		klut_size()     :732
		klut.num_gates():552
		max delay       :9
		max area        :552
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :137
		LUT fanins:4	 numbers :299
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
	Peak memory: 8265728 bytes

[2021-11-23 16:09:56,592]mapper_test.py:228:[INFO]: area: 552 level: 9
[2021-11-23 16:40:53,951]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-11-23 16:40:53,951]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:40:53,952]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:40:54,157]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.01 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.01 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 35102720 bytes

[2021-11-23 16:40:54,163]mapper_test.py:160:[INFO]: area: 434 level: 9
[2021-11-23 16:40:54,163]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:40:54,287]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
Mapping time: 0.044613 secs
	Report mapping result:
		klut_size()     :732
		klut.num_gates():552
		max delay       :9
		max area        :552
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :137
		LUT fanins:4	 numbers :299
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
	Peak memory: 8450048 bytes

[2021-11-23 16:40:54,288]mapper_test.py:228:[INFO]: area: 552 level: 9
[2021-11-24 11:37:44,022]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-11-24 11:37:44,022]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:37:44,022]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:37:44,175]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 34930688 bytes

[2021-11-24 11:37:44,181]mapper_test.py:160:[INFO]: area: 434 level: 9
[2021-11-24 11:37:44,181]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:37:44,261]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
Mapping time: 0.001223 secs
	Report mapping result:
		klut_size()     :732
		klut.num_gates():552
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :137
		LUT fanins:4	 numbers :299
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
	Peak memory: 7131136 bytes

[2021-11-24 11:37:44,262]mapper_test.py:228:[INFO]: area: 552 level: 9
[2021-11-24 12:00:58,862]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-11-24 12:00:58,862]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:00:58,862]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:00:59,007]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 35172352 bytes

[2021-11-24 12:00:59,013]mapper_test.py:160:[INFO]: area: 434 level: 9
[2021-11-24 12:00:59,013]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:00:59,087]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
Mapping time: 0.001081 secs
	Report mapping result:
		klut_size()     :732
		klut.num_gates():552
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :137
		LUT fanins:4	 numbers :299
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
	Peak memory: 6938624 bytes

[2021-11-24 12:00:59,088]mapper_test.py:228:[INFO]: area: 552 level: 9
[2021-11-24 12:04:25,634]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-11-24 12:04:25,634]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:04:25,634]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:04:25,778]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 34746368 bytes

[2021-11-24 12:04:25,784]mapper_test.py:160:[INFO]: area: 434 level: 9
[2021-11-24 12:04:25,784]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:04:25,882]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
Mapping time: 0.025067 secs
	Report mapping result:
		klut_size()     :732
		klut.num_gates():552
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :137
		LUT fanins:4	 numbers :299
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
	Peak memory: 7241728 bytes

[2021-11-24 12:04:25,883]mapper_test.py:228:[INFO]: area: 552 level: 9
[2021-11-24 12:10:17,939]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-11-24 12:10:17,940]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:10:17,940]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:10:18,094]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 34885632 bytes

[2021-11-24 12:10:18,099]mapper_test.py:160:[INFO]: area: 434 level: 9
[2021-11-24 12:10:18,100]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:10:18,183]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
[i] total time =  0.01 secs
Mapping time: 0.00787 secs
	Report mapping result:
		klut_size()     :617
		klut.num_gates():437
		max delay       :11
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :38
		LUT fanins:3	 numbers :60
		LUT fanins:4	 numbers :328
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
	Peak memory: 10309632 bytes

[2021-11-24 12:10:18,183]mapper_test.py:228:[INFO]: area: 437 level: 11
[2021-11-24 12:56:24,266]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-11-24 12:56:24,267]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:56:24,267]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:56:24,411]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 34910208 bytes

[2021-11-24 12:56:24,417]mapper_test.py:160:[INFO]: area: 434 level: 9
[2021-11-24 12:56:24,417]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:56:24,519]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
Mapping time: 0.025033 secs
	Report mapping result:
		klut_size()     :732
		klut.num_gates():552
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :137
		LUT fanins:4	 numbers :299
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
	Peak memory: 7254016 bytes

[2021-11-24 12:56:24,520]mapper_test.py:228:[INFO]: area: 552 level: 9
[2021-11-24 13:00:49,173]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-11-24 13:00:49,173]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:00:49,174]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:00:49,321]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 34992128 bytes

[2021-11-24 13:00:49,326]mapper_test.py:160:[INFO]: area: 434 level: 9
[2021-11-24 13:00:49,327]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:00:51,713]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
Mapping time: 0.024603 secs
Mapping time: 0.041667 secs
	Report mapping result:
		klut_size()     :732
		klut.num_gates():552
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :137
		LUT fanins:4	 numbers :299
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
	Peak memory: 14147584 bytes

[2021-11-24 13:00:51,714]mapper_test.py:228:[INFO]: area: 552 level: 9
[2021-11-24 13:24:28,027]mapper_test.py:79:[INFO]: run case "C5315.iscas_comb"
[2021-11-24 13:24:28,027]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:24:28,027]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:24:28,176]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1270.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.06 MB.
P:  Del =    9.00.  Ar =     535.0.  Edge =     1799.  Cut =     8604.  T =     0.00 sec
P:  Del =    9.00.  Ar =     480.0.  Edge =     1754.  Cut =     8158.  T =     0.00 sec
P:  Del =    9.00.  Ar =     471.0.  Edge =     1673.  Cut =     8274.  T =     0.00 sec
E:  Del =    9.00.  Ar =     461.0.  Edge =     1647.  Cut =     8274.  T =     0.00 sec
F:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1556.  Cut =     7159.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     7174.  T =     0.00 sec
A:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
E:  Del =    9.00.  Ar =     423.0.  Edge =     1481.  Cut =     6965.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 13 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %
Peak memory: 34889728 bytes

[2021-11-24 13:24:28,182]mapper_test.py:160:[INFO]: area: 434 level: 9
[2021-11-24 13:24:28,182]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:24:30,508]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
Mapping time: 0.001068 secs
Mapping time: 0.001697 secs
	Report mapping result:
		klut_size()     :732
		klut.num_gates():552
		max delay       :9
		max area        :537
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :137
		LUT fanins:4	 numbers :299
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v
	Peak memory: 13946880 bytes

[2021-11-24 13:24:30,508]mapper_test.py:228:[INFO]: area: 552 level: 9
