<stg><name>ap_fixed_base</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:0 %d_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %d

]]></Node>
<StgValue><ssdm name="d_read"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:1 %bitcast_ln724 = bitcast i64 %d_read

]]></Node>
<StgValue><ssdm name="bitcast_ln724"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:2 %empty = trunc i64 %bitcast_ln724

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:3 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724, i32 63

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4 %tmp9 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:5 %conv3_i_i = zext i11 %tmp9

]]></Node>
<StgValue><ssdm name="conv3_i_i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:6 %empty_52 = trunc i64 %bitcast_ln724

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:7 %tmp_39_cast_cast_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %empty_52

]]></Node>
<StgValue><ssdm name="tmp_39_cast_cast_cast"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:8 %tmp_39_cast_cast_cast_cast = zext i53 %tmp_39_cast_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_39_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:9 %sub_i_i = sub i54 0, i54 %tmp_39_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sub_i_i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:10 %man_0 = select i1 %tmp, i54 %sub_i_i, i54 %tmp_39_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="man_0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:11 %cmp = icmp_eq  i63 %empty, i63 0

]]></Node>
<StgValue><ssdm name="cmp"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:12 %sub = sub i12 1075, i12 %conv3_i_i

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:13 %cmp29 = icmp_sgt  i12 %sub, i12 27

]]></Node>
<StgValue><ssdm name="cmp29"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:14 %sub30 = add i12 %sub, i12 4069

]]></Node>
<StgValue><ssdm name="sub30"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:15 %sub31 = sub i12 27, i12 %sub

]]></Node>
<StgValue><ssdm name="sub31"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
entry_ifconv:16 %cond = select i1 %cmp29, i12 %sub30, i12 %sub31

]]></Node>
<StgValue><ssdm name="cond"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="12">
<![CDATA[
entry_ifconv:17 %cond_cast = sext i12 %cond

]]></Node>
<StgValue><ssdm name="cond_cast"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:18 %cmp32 = icmp_eq  i12 %sub, i12 27

]]></Node>
<StgValue><ssdm name="cmp32"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="54">
<![CDATA[
entry_ifconv:19 %empty_53 = trunc i54 %man_0

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:20 %cmp40 = icmp_ult  i12 %cond, i12 54

]]></Node>
<StgValue><ssdm name="cmp40"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp8_demorgan" val="0"/>
<literal name="sel_tmp14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:21 %tmp_181 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %cond, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp8_demorgan" val="0"/>
<literal name="sel_tmp14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry_ifconv:22 %icmp = icmp_eq  i7 %tmp_181, i7 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="sel_tmp8_demorgan" val="0"/>
<literal name="sel_tmp14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:23 %shl = shl i32 %empty_53, i32 %cond_cast

]]></Node>
<StgValue><ssdm name="shl"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp8_demorgan" val="0"/>
<literal name="sel_tmp14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:24 %storemerge = select i1 %icmp, i32 %shl, i32 0

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="54" op_0_bw="32">
<![CDATA[
entry_ifconv:25 %sh_prom_cast_cast_cast_cast = zext i32 %cond_cast

]]></Node>
<StgValue><ssdm name="sh_prom_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:26 %shr = ashr i54 %man_0, i54 %sh_prom_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="shr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="54">
<![CDATA[
entry_ifconv:27 %empty_54 = trunc i54 %shr

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp2" val="0"/>
<literal name="sel_tmp8_demorgan" val="1"/>
<literal name="sel_tmp14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:28 %tmp_182 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724, i32 63

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp8_demorgan" val="1"/>
<literal name="sel_tmp14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:29 %not_cmp = xor i1 %cmp, i1 1

]]></Node>
<StgValue><ssdm name="not_cmp"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp2" val="0"/>
<literal name="sel_tmp8_demorgan" val="1"/>
<literal name="sel_tmp14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:30 %sel_tmp = and i1 %tmp_182, i1 %not_cmp

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp2" val="0"/>
<literal name="sel_tmp8_demorgan" val="1"/>
<literal name="sel_tmp14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:31 %sel_tmp_cast = select i1 %sel_tmp, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="sel_tmp_cast"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp8_demorgan" val="1"/>
<literal name="sel_tmp14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:32 %sel_tmp2 = and i1 %cmp32, i1 %not_cmp

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp8_demorgan" val="1"/>
<literal name="sel_tmp14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:33 %sel_tmp3 = select i1 %sel_tmp2, i32 %empty_53, i32 %sel_tmp_cast

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:34 %sel_tmp6_demorgan = or i1 %cmp, i1 %cmp32

]]></Node>
<StgValue><ssdm name="sel_tmp6_demorgan"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:35 %sel_tmp8_demorgan = or i1 %sel_tmp6_demorgan, i1 %cmp29

]]></Node>
<StgValue><ssdm name="sel_tmp8_demorgan"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:36 %sel_tmp9 = select i1 %sel_tmp8_demorgan, i32 %sel_tmp3, i32 %storemerge

]]></Node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:37 %sel_tmp12 = xor i1 %sel_tmp6_demorgan, i1 1

]]></Node>
<StgValue><ssdm name="sel_tmp12"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:38 %tmp16 = and i1 %cmp40, i1 %sel_tmp12

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:39 %sel_tmp14 = and i1 %tmp16, i1 %cmp29

]]></Node>
<StgValue><ssdm name="sel_tmp14"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:40 %this_0 = select i1 %sel_tmp14, i32 %empty_54, i32 %sel_tmp9

]]></Node>
<StgValue><ssdm name="this_0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="32">
<![CDATA[
entry_ifconv:41 %ret_ln724 = ret i32 %this_0

]]></Node>
<StgValue><ssdm name="ret_ln724"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
