<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>my_multiplier</spirit:name>
  <spirit:version>1.2</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
        <spirit:register>
          <spirit:name>a</spirit:name>
          <spirit:addressOffset>0x0</spirit:addressOffset>
          <spirit:size spirit:format="long">16</spirit:size>
        </spirit:register>
        <spirit:register>
          <spirit:name>b</spirit:name>
          <spirit:addressOffset>0x4</spirit:addressOffset>
          <spirit:size spirit:format="long">16</spirit:size>
        </spirit:register>
        <spirit:register>
          <spirit:name>c</spirit:name>
          <spirit:addressOffset>0x8</spirit:addressOffset>
          <spirit:size spirit:format="long">32</spirit:size>
        </spirit:register>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>my_multiplier_v1_2</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>8654d3ff</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>my_multiplier_v1_2</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>8654d3ff</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>135e8038</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>dda4df14</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../multiplier.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/my_multiplier_v1_2_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/my_multiplier_v1_2.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_bedfd941</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../multiplier.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/my_multiplier_v1_2_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/my_multiplier_v1_2.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/my_multiplier_v1_0/data/my_multiplier.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/my_multiplier_v1_0/data/my_multiplier.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/my_multiplier_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/my_multiplier_v1_0/src/my_multiplier.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/my_multiplier_v1_0/src/my_multiplier.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/my_multiplier_v1_0/src/my_multiplier_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/my_multiplier_v1_2.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_dda4df14</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">my_multiplier_v1_2</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>my_multiplier_v1.2</xilinx:displayName>
      <xilinx:coreRevision>11</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-05-16T16:26:29Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5871b369_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b41f237_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c2d8b44_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a6e611b_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ef33a8d_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58ad8f37_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f4f7e97_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22eb97c4_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73d23098_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f862860_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55614c5_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51a5a112_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d1e02fc_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3be478a8_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@392de23a_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@550ced47_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e405201_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4787991_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fc1f6b6_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61090d3e_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49716523_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cd84f2d_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73fabbbc_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2da6e451_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65f390b8_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@661d8cb5_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13f48c9b_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e57e624_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8385990_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48854ff7_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d4dcd06_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64a55311_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7da686b3_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2716a659_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f90af0e_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b90fde2_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17af9710_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e3d5f67_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a12e1af_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d07c546_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c3f639_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@180457ba_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d585984_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@275fe698_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b7fb064_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@686f3ef4_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@556b5520_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c3effa_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b7192b2_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@359dca_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@290fa887_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29d1d989_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37ac2f46_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@503f61a2_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2446914e_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17f8616b_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cc641f8_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29039924_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c82e25e_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78d0ef5c_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31a5e96f_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71668e69_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cc58931_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c7343fc_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39942d3a_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d9486b6_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e6ef68a_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53e9257c_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1aaae76f_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77c5d07e_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49db8c66_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@197ca5e3_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40df4621_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27886f43_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28c880bc_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b8ea26a_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7671b3e0_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c2da5e9_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d70f424_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6063715_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1696ff21_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15bc8974_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@683d3a12_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@725dd340_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@109513de_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@212b4ab_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6161229e_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6845a2be_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75f4e160_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3640da38_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eca29fc_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47a17da8_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@441b7022_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59eef35d_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b72a01b_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11dd746d_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44cb5c70_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b1ac1ae_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@daecbb5_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@361cfbc1_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11eb1b04_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12e212a3_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17a867a_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4054882b_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63d77013_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@140bedab_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65415b96_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c5e7885_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41c0f0f3_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a0a1a95_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c1d44b8_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c363a18_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f93c31_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f8279fd_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fd310ee_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42b759ed_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16e097eb_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@416d61f5_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@688736ac_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cafd434_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71a36c3b_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3433b37f_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@318af32d_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d161369_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21200b08_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@471c36d0_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12e1db55_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@441b9e09_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29a8f5c4_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cff4868_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1af2e7ec_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@942446a_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11655469_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63d23f1e_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@673b98b7_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a24fb56_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74446778_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e194283_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5905d032_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bdaf2ce_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49cbf277_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23405e98_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fc3194e_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50186b6c_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b4a3667_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@493e3429_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f1a7f4d_ARCHIVE_LOCATION">b:/COLLEGE/Thesis/Source/IP/multiplier/my_multiplier_1.2</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7a63f3fc"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="8a3fc413"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="283599f3"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="aa312806"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6992ea72"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="fb8cf707"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
