Execution Data Sweep Report File 2025_02_02_04_21_PM

________________________________________________________________________________________________________________________
LAT = 0

CLK Cycles:
# Halted at 276260 time and ran for       6905 cycles.

Slow 1200mV 85C Model Fmax Summary:
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 29.66 MHz ; 29.66 MHz       ; CPUCLK              ;      ;
; 50.38 MHz ; 50.38 MHz       ; CLK                 ;      ;
; 80.63 MHz ; 80.63 MHz       ; altera_reserved_tck ;      ;
+-----------+-----------------+---------------------+------+

________________________________________________________________________________________________________________________
LAT = 2

CLK Cycles:
# Halted at 552580 time and ran for      13813 cycles.

Slow 1200mV 85C Model Fmax Summary:
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 36.64 MHz ; 36.64 MHz       ; CPUCLK              ;      ;
; 63.15 MHz ; 63.15 MHz       ; CLK                 ;      ;
; 78.32 MHz ; 78.32 MHz       ; altera_reserved_tck ;      ;
+-----------+-----------------+---------------------+------+

________________________________________________________________________________________________________________________
LAT = 6

CLK Cycles:
# Halted at 1.10514e+06 time and ran for      27627 cycles.

Slow 1200mV 85C Model Fmax Summary:
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 36.64 MHz ; 36.64 MHz       ; CPUCLK              ;      ;
; 63.15 MHz ; 63.15 MHz       ; CLK                 ;      ;
; 78.32 MHz ; 78.32 MHz       ; altera_reserved_tck ;      ;
+-----------+-----------------+---------------------+------+
(copied from LAT=2)

________________________________________________________________________________________________________________________
LAT = 10

CLK Cycles:
# Halted at 1.6577e+06 time and ran for      41441 cycles.

Slow 1200mV 85C Model Fmax Summary:
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 36.64 MHz ; 36.64 MHz       ; CPUCLK              ;      ;
; 63.15 MHz ; 63.15 MHz       ; CLK                 ;      ;
; 78.32 MHz ; 78.32 MHz       ; altera_reserved_tck ;      ;
+-----------+-----------------+---------------------+------+
(copied from LAT=2)
