
*** Running vivado
    with args -log ov13850_demo.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ov13850_demo.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source ov13850_demo.tcl -notrace
Command: synth_design -top ov13850_demo -part xc7a100tcsg324-2
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/alga/workspace/github/CSI2Rx/project/IPcore/ddr3_if/ddr3_if.xci

INFO: [IP_Flow 19-2162] IP 'output_line_buffer' is locked:
* IP file '/home/alga/workspace/github/CSI2Rx/project/IPcore/output_line_buffer_1/output_line_buffer.xml' for IP 'output_line_buffer' contains stale content.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [IP_Flow 19-2162] IP 'ddr3_if' is locked:
* IP file '/home/alga/workspace/github/CSI2Rx/project/IPcore/ddr3_if/ddr3_if.xml' for IP 'ddr3_if' contains stale content.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4006 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1240.016 ; gain = 55.973 ; free physical = 8891 ; free virtual = 27435
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ov13850_demo' [/home/alga/workspace/github/CSI2Rx/demo-top/ov13850_demo.vhd:67]
INFO: [Synth 8-113] binding component instance 'BUFG_inst0' to cell 'BUFG' [/home/alga/workspace/github/CSI2Rx/demo-top/ov13850_demo.vhd:120]
INFO: [Synth 8-113] binding component instance 'BUFG_inst1' to cell 'BUFG' [/home/alga/workspace/github/CSI2Rx/demo-top/ov13850_demo.vhd:126]
INFO: [Synth 8-113] binding component instance 'BUFG_inst2' to cell 'BUFG' [/home/alga/workspace/github/CSI2Rx/demo-top/ov13850_demo.vhd:132]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 31 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 38.460000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'PLLE2_DDR' to cell 'PLLE2_BASE' [/home/alga/workspace/github/CSI2Rx/demo-top/ov13850_demo.vhd:138]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 40 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 38.460000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 21 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 7 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'PLLE2_DVI' to cell 'PLLE2_BASE' [/home/alga/workspace/github/CSI2Rx/demo-top/ov13850_demo.vhd:188]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 28.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 38.460000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 1.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 30 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 46 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'MMCME2_BASE_inst' to cell 'MMCME2_BASE' [/home/alga/workspace/github/CSI2Rx/demo-top/ov13850_demo.vhd:234]
	Parameter BUFR_DIVIDE bound to: 8 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'i2c_clkdiv' to cell 'BUFR' [/home/alga/workspace/github/CSI2Rx/demo-top/ov13850_demo.vhd:296]
	Parameter BUFR_DIVIDE bound to: 5 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'i2c_clkdiv2' to cell 'BUFR' [/home/alga/workspace/github/CSI2Rx/demo-top/ov13850_demo.vhd:306]
INFO: [Synth 8-638] synthesizing module 'ov13850_control_top' [/home/alga/workspace/github/CSI2Rx/ov-cam-control/ov13850_control_top.vhd:19]
INFO: [Synth 8-638] synthesizing module 'ov_i2c_control' [/home/alga/workspace/github/CSI2Rx/ov-cam-control/ov_i2c_control.vhd:24]
	Parameter slave_addr bound to: 8'b00100000 
INFO: [Synth 8-256] done synthesizing module 'ov_i2c_control' (1#1) [/home/alga/workspace/github/CSI2Rx/ov-cam-control/ov_i2c_control.vhd:24]
INFO: [Synth 8-638] synthesizing module 'ov4689_regs' [/home/alga/workspace/github/CSI2Rx/project/ov4689_regs.vhd:43]
ERROR: [Synth 8-426] missing choice(s) 32'b00000000000000000000000001011100 in case statement [/home/alga/workspace/github/CSI2Rx/project/ov4689_regs.vhd:50]
ERROR: [Synth 8-426] missing choice(s) 32'b00000000000000000000000011111101 to 9'b111111111 in case statement [/home/alga/workspace/github/CSI2Rx/project/ov4689_regs.vhd:50]
ERROR: [Synth 8-285] failed synthesizing module 'ov4689_regs' [/home/alga/workspace/github/CSI2Rx/project/ov4689_regs.vhd:43]
ERROR: [Synth 8-285] failed synthesizing module 'ov13850_control_top' [/home/alga/workspace/github/CSI2Rx/ov-cam-control/ov13850_control_top.vhd:19]
ERROR: [Synth 8-285] failed synthesizing module 'ov13850_demo' [/home/alga/workspace/github/CSI2Rx/demo-top/ov13850_demo.vhd:67]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1282.516 ; gain = 98.473 ; free physical = 8899 ; free virtual = 27444
---------------------------------------------------------------------------------
RTL Elaboration failed
16 Infos, 1 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Oct 18 22:10:07 2017...
