# Reading C:/modelsim/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do Simple_ALU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/modelsim/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/ECE550/Full_ALU {C:/ECE550/Full_ALU/full_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:06 on Sep 28,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/ECE550/Full_ALU" C:/ECE550/Full_ALU/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 19:55:06 on Sep 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/ECE550/Full_ALU {C:/ECE550/Full_ALU/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:06 on Sep 28,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/ECE550/Full_ALU" C:/ECE550/Full_ALU/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 19:55:06 on Sep 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/ECE550/Full_ALU {C:/ECE550/Full_ALU/RCA_16bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:06 on Sep 28,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/ECE550/Full_ALU" C:/ECE550/Full_ALU/RCA_16bits.v 
# -- Compiling module RCA_16bits
# 
# Top level modules:
# 	RCA_16bits
# End time: 19:55:06 on Sep 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/ECE550/Full_ALU {C:/ECE550/Full_ALU/add_sub.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:06 on Sep 28,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/ECE550/Full_ALU" C:/ECE550/Full_ALU/add_sub.v 
# -- Compiling module add_sub
# 
# Top level modules:
# 	add_sub
# End time: 19:55:06 on Sep 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/ECE550/Full_ALU {C:/ECE550/Full_ALU/mux_16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:06 on Sep 28,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/ECE550/Full_ALU" C:/ECE550/Full_ALU/mux_16.v 
# -- Compiling module mux_16
# -- Compiling module mux_32
# 
# Top level modules:
# 	mux_16
# 	mux_32
# End time: 19:55:06 on Sep 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/ECE550/Full_ALU {C:/ECE550/Full_ALU/CSA_32bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:06 on Sep 28,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/ECE550/Full_ALU" C:/ECE550/Full_ALU/CSA_32bits.v 
# -- Compiling module CSA_32bits
# 
# Top level modules:
# 	CSA_32bits
# End time: 19:55:07 on Sep 28,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/ECE550/Full_ALU {C:/ECE550/Full_ALU/mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:07 on Sep 28,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/ECE550/Full_ALU" C:/ECE550/Full_ALU/mux.v 
# -- Compiling module mux
# 
# Top level modules:
# 	mux
# End time: 19:55:07 on Sep 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/ECE550/Full_ALU {C:/ECE550/Full_ALU/and_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:07 on Sep 28,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/ECE550/Full_ALU" C:/ECE550/Full_ALU/and_logic.v 
# -- Compiling module and_logic
# 
# Top level modules:
# 	and_logic
# End time: 19:55:07 on Sep 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/ECE550/Full_ALU {C:/ECE550/Full_ALU/or_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:07 on Sep 28,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/ECE550/Full_ALU" C:/ECE550/Full_ALU/or_logic.v 
# -- Compiling module or_logic
# 
# Top level modules:
# 	or_logic
# End time: 19:55:07 on Sep 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/ECE550/Full_ALU {C:/ECE550/Full_ALU/SLL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:07 on Sep 28,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/ECE550/Full_ALU" C:/ECE550/Full_ALU/SLL.v 
# -- Compiling module SLL
# 
# Top level modules:
# 	SLL
# End time: 19:55:07 on Sep 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/ECE550/Full_ALU {C:/ECE550/Full_ALU/SRA.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:07 on Sep 28,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/ECE550/Full_ALU" C:/ECE550/Full_ALU/SRA.v 
# -- Compiling module SRA
# 
# Top level modules:
# 	SRA
# End time: 19:55:07 on Sep 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/ECE550/Full_ALU {C:/ECE550/Full_ALU/alu_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:08 on Sep 28,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/ECE550/Full_ALU" C:/ECE550/Full_ALU/alu_tb.v 
# -- Compiling module alu_tb
# 
# Top level modules:
# 	alu_tb
# End time: 19:55:08 on Sep 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  alu_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" alu_tb 
# Start time: 19:55:08 on Sep 28,2023
# Loading work.alu_tb
# Loading work.alu
# Loading work.add_sub
# Loading work.mux_16
# Loading work.CSA_32bits
# Loading work.RCA_16bits
# Loading work.mux
# Loading work.and_logic
# Loading work.or_logic
# Loading work.SLL
# Loading work.SRA
# Loading work.mux_32
# Loading work.full_adder
# ** Warning: (vsim-3015) C:/ECE550/Full_ALU/CSA_32bits.v(11): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/ECE550/Full_ALU/RCA_16bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/addition/csa1/rca2 File: C:/ECE550/Full_ALU/RCA_16bits.v
# ** Warning: (vsim-3015) C:/ECE550/Full_ALU/CSA_32bits.v(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/ECE550/Full_ALU/RCA_16bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/addition/csa1/rca3 File: C:/ECE550/Full_ALU/RCA_16bits.v
# ** Warning: (vsim-3015) C:/ECE550/Full_ALU/CSA_32bits.v(11): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/ECE550/Full_ALU/RCA_16bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/subtraction/csa1/rca2 File: C:/ECE550/Full_ALU/RCA_16bits.v
# ** Warning: (vsim-3015) C:/ECE550/Full_ALU/CSA_32bits.v(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/ECE550/Full_ALU/RCA_16bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/subtraction/csa1/rca3 File: C:/ECE550/Full_ALU/RCA_16bits.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0 << Starting the Simulation >>
# The simulation completed without errors
# ** Note: $stop    : C:/ECE550/Full_ALU/alu_tb.v(51)
#    Time: 2480 ns  Iteration: 1  Instance: /alu_tb
# Break in Module alu_tb at C:/ECE550/Full_ALU/alu_tb.v line 51
# End time: 19:55:30 on Sep 28,2023, Elapsed time: 0:00:22
# Errors: 0, Warnings: 4
