
                         Lattice Mapping Report File

Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2024.1.0.34.2
Mapped on: Wed Sep 11 11:34:40 2024

Design Information
------------------

Command line:   map -pdc C:/Users/jbowman/Desktop/microP_lab2/fpga/radiant_proje
     ct/lab2_jb/source/impl_1/impl_1.pdc -i microP_lab2_impl_1_syn.udb -o
     microP_lab2_impl_1_map.udb -mp microP_lab2_impl_1.mrp -hierrpt -gui -msgset
      C:/Users/jbowman/Desktop/microP_lab2/fpga/radiant_project/lab2_jb/promote.
     xml

Design Summary
--------------

   Number of slice registers:  26 out of  5280 (<1%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:            51 out of  5280 (1%)
      Number of logic LUT4s:              24
      Number of inserted feedthru LUT4s:   1
      Number of ripple logic:             13 (26 LUT4s)
   Number of IO sites used:   24 out of 39 (62%)
      Number of IO sites used for general PIO: 24
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 24 out of 36 (67%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 24 out of 39 (62%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  1
      Net clk_c: 15 loads, 15 rising, 0 falling (Driver: Port clk)
   Number of Clock Enables:  0
   Number of LSRs:  1
      Pin reset: 15 loads, 15 SLICEs (Net: reset_c)
   Top 10 highest fanout non-clock nets:
      Net reset_c: 15 loads
      Net select_c_0: 8 loads
      Net select_c_1: 8 loads
      Net left_c_0: 7 loads
      Net left_c_1: 7 loads

                                    Page 1





Design Summary (cont)
---------------------
      Net left_c_2: 7 loads
      Net left_c_3: 7 loads
      Net right_c_0: 7 loads
      Net right_c_1: 7 loads
      Net right_c_2: 7 loads





   Number of warnings:  4
   Number of criticals: 0
   Number of errors:    0

Design Errors/Criticals/Warnings
--------------------------------

WARNING <1026001> - map: C:/Users/jbowman/Desktop/microP_lab2/fpga/radiant_proje
     ct/lab2_jb/source/impl_1/impl_1.pdc (14) : No port matched 'bin[5]'.
WARNING <1027013> - map: No port matched 'bin[5]'.
WARNING <1026001> - map: C:/Users/jbowman/Desktop/microP_lab2/fpga/radiant_proje
     ct/lab2_jb/source/impl_1/impl_1.pdc (14) : Can't resolve object 'bin[5]' in
     constraint 'ldc_set_location -site {38} [get_ports {bin[5]}]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {38}
     [get_ports {bin[5]}]'.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| right[0]            | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| right[1]            | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| right[2]            | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| right[3]            | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| left[0]             | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| left[1]             | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| left[2]             | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| left[3]             | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| reset               | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| clk                 | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| select[0]           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| select[1]           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led[0]              | OUTPUT    |           |       |       |           |

                                    Page 2





IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+-------+-------+-----------+
| led[1]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led[2]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led[3]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led[4]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg[0]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg[1]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg[2]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg[3]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg[4]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg[5]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg[6]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Constraint Summary
------------------

   Total number of constraints: 24
   Total number of constraints dropped: 1
   Dropped constraint is:
     ldc_set_location -site {38} [get_ports {bin[5]}]

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 64 MB
Checksum -- map: 9025f3b39d1f1fc99fc886ed51dc27816dddd6f7



















                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor
     Corporation,  All rights reserved.
