#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Nov 17 16:57:52 2019
# Process ID: 28144
# Current directory: C:/Users/RAGHAV/Desktop/Cache Controller/Cache_Controller_Simulation_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15372 C:\Users\RAGHAV\Desktop\Cache Controller\Cache_Controller_Simulation_Project\Cache_Controller_Simulation_Project.xpr
# Log file: C:/Users/RAGHAV/Desktop/Cache Controller/Cache_Controller_Simulation_Project/vivado.log
# Journal file: C:/Users/RAGHAV/Desktop/Cache Controller/Cache_Controller_Simulation_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/RAGHAV/Desktop/Cache Controller/Cache_Controller_Simulation_Project/Cache_Controller_Simulation_Project.xpr}
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'open_project' was cancelled
open_project {C:/Users/RAGHAV/Desktop/Cache Controller/Cache_Controller_Simulation_Project/Cache_Controller_Simulation_Project.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
open_project {C:/Users/RAGHAV/Desktop/DS Project/POSTER/POSTER.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RAGHAV/Desktop/DS Project/POSTER/POSTER.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_READ' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/RAGHAV/Desktop/DS Project/POSTER/POSTER.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_READ_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/RAGHAV/Desktop/DS Project/POSTER/POSTER.sim/sim_1/behav/xsim'
"xelab -wto 1fb1e848034d4fdd91eee2941b0432b9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_READ_behav xil_defaultlib.TB_READ xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1fb1e848034d4fdd91eee2941b0432b9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_READ_behav xil_defaultlib.TB_READ xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/RAGHAV/Desktop/DS Project/POSTER/POSTER.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_READ_behav -key {Behavioral:sim_1:Functional:TB_READ} -tclbatch {TB_READ.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source TB_READ.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Check Started
Not Found in L1 Cache
Check Started
Not Found in L1 Cache
Check Started
Not Found in L1 Cache
Check Started
Not Found in L1 Cache
Not Found in L2 Cache
Not found in L2 cache, Extracting from main memory
Check Started
Not Found in L1 Cache
Not Found in L2 Cache
Not found in L2 cache, Extracting from main memory
Check Started
Not Found in L1 Cache
Not Found in L2 Cache
Not found in L2 cache, Extracting from main memory
Check Started
Not Found in L1 Cache
Not Found in L2 Cache
Not found in L2 cache, Extracting from main memory
Check Started
Not Found in L1 Cache
Not Found in L2 Cache
Not found in L2 cache, Extracting from main memory
Check Started
Not Found in L1 Cache
Not Found in L2 Cache
Not found in L2 cache, Extracting from main memory
Check Started
Not Found in L1 Cache
Not Found in L2 Cache
Not found in L2 cache, Extracting from main memory
Check Started
Not Found in L1 Cache
Not Found in L2 Cache
Not found in L2 cache, Extracting from main memory
Check Started
Not Found in L1 Cache
Not Found in L2 Cache
Not found in L2 cache, Extracting from main memory
Check Started
Not Found in L1 Cache
Not Found in L2 Cache
Not found in L2 cache, Extracting from main memory
Check Started
Not Found in L1 Cache
Not Found in L2 Cache
Not found in L2 cache, Extracting from main memory
          0
147
Initially not present in l2
01000000
1
00000000000000000000000
Initially not present in l1
00000000000000000000000001000000
1
000000000000000000000001
Check Started
Check Started
Check Started
Check Started
Check Started
Not Found in L1 Cache
Check Started
Not Found in L1 Cache
Check Started
Not Found in L1 Cache
Check Started
Not Found in L1 Cache
Not Found in L2 Cache
Not found in L2 cache, Extracting from main memory
Check Started
Not Found in L1 Cache
Not Found in L2 Cache
Not found in L2 cache, Extracting from main memory
Check Started
Not Found in L1 Cache
Not Found in L2 Cache
Not found in L2 cache, Extracting from main memory
Check Started
Not Found in L1 Cache
Not Found in L2 Cache
Not found in L2 cache, Extracting from main memory
Check Started
Not Found in L1 Cache
Not Found in L2 Cache
Not found in L2 cache, Extracting from main memory
Check Started
Not Found in L1 Cache
Not Found in L2 Cache
Not found in L2 cache, Extracting from main memory
Check Started
Not Found in L1 Cache
Not Found in L2 Cache
Not found in L2 cache, Extracting from main memory
Check Started
Not Found in L1 Cache
Not Found in L2 Cache
Not found in L2 cache, Extracting from main memory
Check Started
Not Found in L1 Cache
Not Found in L2 Cache
Not found in L2 cache, Extracting from main memory
Check Started
Not Found in L1 Cache
Not Found in L2 Cache
Not found in L2 cache, Extracting from main memory
Check Started
Not Found in L1 Cache
Not Found in L2 Cache
Not found in L2 cache, Extracting from main memory
          0
147
Initially not present in l2
00000000
1
00000000000000000000000
Initially present in l1
000000000000000000000001
00000000000000000000000
1000000
found l1 eviction in l2
00000000000000001011011001000000
00000000101100000000000000000000
000000000000000000000000
Check Started
Check Started
Check Started
Not Found in L1 Cache
Check Started
Not Found in L1 Cache
Check Started
Not Found in L1 Cache
Check Started
Not Found in L1 Cache
Found in L2 Cache
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 944.176 ; gain = 21.293
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_READ_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 944.176 ; gain = 21.293
update_compile_order -fileset sources_1
save_project_as random_waveforms {C:/Users/RAGHAV/Desktop/DS Project/random_waveforms} -exclude_run_results -force
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RAGHAV/Desktop/DS Project/random_waveforms/random_waveforms.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_READ' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/RAGHAV/Desktop/DS Project/random_waveforms/random_waveforms.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_READ_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RAGHAV/Desktop/DS Project/random_waveforms/random_waveforms.srcs/sources_1/new/CACHE_CONTROLLER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CACHE_CONTROLLER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RAGHAV/Desktop/DS Project/random_waveforms/random_waveforms.srcs/sources_1/new/L1_CACHE_MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_CACHE_MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RAGHAV/Desktop/DS Project/random_waveforms/random_waveforms.srcs/sources_1/new/L2_CACHE_MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L2_CACHE_MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RAGHAV/Desktop/DS Project/random_waveforms/random_waveforms.srcs/sources_1/new/MAIN_MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAIN_MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RAGHAV/Desktop/DS Project/random_waveforms/random_waveforms.srcs/sim_1/new/TB_READ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_READ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RAGHAV/Desktop/DS Project/random_waveforms/random_waveforms.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RAGHAV/Desktop/DS Project/random_waveforms/random_waveforms.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/RAGHAV/Desktop/DS Project/random_waveforms/random_waveforms.sim/sim_1/behav/xsim'
"xelab -wto 3138f6e23570424fa5aed3a2faab38a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_READ_behav xil_defaultlib.TB_READ xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3138f6e23570424fa5aed3a2faab38a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_READ_behav xil_defaultlib.TB_READ xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MAIN_MEMORY
Compiling module xil_defaultlib.L1_CACHE_MEMORY
Compiling module xil_defaultlib.L2_CACHE_MEMORY
Compiling module xil_defaultlib.CACHE_CONTROLLER
Compiling module xil_defaultlib.TB_READ
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_READ_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/RAGHAV/Desktop/DS -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/RAGHAV/Desktop/DS" line 1)
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 17 17:03:09 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 959.398 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 959.398 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
Check Started
Not Found in L1 Cache
Check Started
Not Found in L1 Cache
Check Started
Not Found in L1 Cache
Check Started
Not Found in L1 Cache
Not Found in L2 Cache
Not found in L2 cache, Extracting from main memory
Check Started
Not Found in L1 Cache
Not Found in L2 Cache
Not found in L2 cache, Extracting from main memory
Check Started
Not Found in L1 Cache
Not Found in L2 Cache
Not found in L2 cache, Extracting from main memory
Check Started
Not Found in L1 Cache
Not Found in L2 Cache
Not found in L2 cache, Extracting from main memory
Check Started
Not Found in L1 Cache
Not Found in L2 Cache
Not found in L2 cache, Extracting from main memory
Check Started
Not Found in L1 Cache
Not Found in L2 Cache
Not found in L2 cache, Extracting from main memory
Check Started
Not Found in L1 Cache
Not Found in L2 Cache
Not found in L2 cache, Extracting from main memory
Check Started
Not Found in L1 Cache
Not Found in L2 Cache
Not found in L2 cache, Extracting from main memory
Check Started
Not Found in L1 Cache
Not Found in L2 Cache
Not found in L2 cache, Extracting from main memory
Check Started
Not Found in L1 Cache
Not Found in L2 Cache
Not found in L2 cache, Extracting from main memory
Check Started
Not Found in L1 Cache
Not Found in L2 Cache
Not found in L2 cache, Extracting from main memory
          0
147
Initially not present in l2
01000000
1
00000000000000000000000
Initially not present in l1
00000000000000000000000001000000
1
000000000000000000000001
Check Started
Check Started
Check Started
Check Started
Check Started
Not Found in L1 Cache
Check Started
Not Found in L1 Cache
Check Started
Not Found in L1 Cache
Check Started
Not Found in L1 Cache
Not Found in L2 Cache
Not found in L2 cache, Extracting from main memory
Check Started
Not Found in L1 Cache
Not Found in L2 Cache
Not found in L2 cache, Extracting from main memory
Check Started
Not Found in L1 Cache
Not Found in L2 Cache
Not found in L2 cache, Extracting from main memory
Check Started
Not Found in L1 Cache
Not Found in L2 Cache
Not found in L2 cache, Extracting from main memory
Check Started
Not Found in L1 Cache
Not Found in L2 Cache
Not found in L2 cache, Extracting from main memory
Check Started
Not Found in L1 Cache
Not Found in L2 Cache
Not found in L2 cache, Extracting from main memory
Check Started
Not Found in L1 Cache
Not Found in L2 Cache
Not found in L2 cache, Extracting from main memory
Check Started
Not Found in L1 Cache
Not Found in L2 Cache
Not found in L2 cache, Extracting from main memory
Check Started
Not Found in L1 Cache
Not Found in L2 Cache
Not found in L2 cache, Extracting from main memory
Check Started
Not Found in L1 Cache
Not Found in L2 Cache
Not found in L2 cache, Extracting from main memory
Check Started
Not Found in L1 Cache
Not Found in L2 Cache
Not found in L2 cache, Extracting from main memory
          0
147
Initially not present in l2
00000000
1
00000000000000000000000
Initially present in l1
000000000000000000000001
00000000000000000000000
1000000
found l1 eviction in l2
00000000000000001011011001000000
00000000101100000000000000000000
000000000000000000000000
Check Started
Check Started
Check Started
Not Found in L1 Cache
Check Started
Not Found in L1 Cache
Check Started
Not Found in L1 Cache
Check Started
Not Found in L1 Cache
Found in L2 Cache
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
Check Started
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 959.398 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 17 17:14:07 2019...
