Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date             : Sun Dec  3 18:35:30 2023
| Host             : DESKTOP-JSVIPOD running 64-bit major release  (build 9200)
| Command          : report_power -file zynq_wrapper_power_routed.rpt -pb zynq_wrapper_power_summary_routed.pb -rpx zynq_wrapper_power_routed.rpx
| Design           : zynq_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.737        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.594        |
| Device Static (W)        | 0.143        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 65.0         |
| Junction Temperature (C) | 45.0         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.014 |        3 |       --- |             --- |
| Slice Logic             |     0.013 |     7758 |       --- |             --- |
|   LUT as Logic          |     0.011 |     3217 |     53200 |            6.05 |
|   F7/F8 Muxes           |    <0.001 |     1028 |     53200 |            1.93 |
|   CARRY4                |    <0.001 |       77 |     13300 |            0.58 |
|   Register              |    <0.001 |     3046 |    106400 |            2.86 |
|   Others                |     0.000 |      237 |       --- |             --- |
|   LUT as Shift Register |     0.000 |        1 |     17400 |           <0.01 |
| Signals                 |     0.027 |     5285 |       --- |             --- |
| Block RAM               |     0.009 |        4 |       140 |            2.86 |
| DSPs                    |     0.003 |        4 |       220 |            1.82 |
| PS7                     |     1.529 |        1 |       --- |             --- |
| Static Power            |     0.143 |          |           |                 |
| Total                   |     1.737 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.080 |       0.064 |      0.015 |
| Vccaux    |       1.800 |     0.015 |       0.000 |      0.015 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.749 |       0.718 |      0.031 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+---------------------------------------------------------+-----------------+
| Clock      | Domain                                                  | Constraint (ns) |
+------------+---------------------------------------------------------+-----------------+
| clk_fpga_0 | zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+---------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------+-----------+
| Name                                                          | Power (W) |
+---------------------------------------------------------------+-----------+
| zynq_wrapper                                                  |     1.594 |
|   zynq_i                                                      |     1.594 |
|     axi_ahblite_bridge_0                                      |     0.003 |
|       U0                                                      |     0.003 |
|         AHB_MSTR_IF_MODULE                                    |     0.001 |
|         AXI_SLV_IF_MODULE                                     |     0.001 |
|         VALID_READY_SKID                                      |    <0.001 |
|     axi_interconnect_0                                        |     0.000 |
|       s00_couplers                                            |     0.000 |
|         auto_pc                                               |     0.000 |
|           inst                                                |     0.000 |
|     mips_core_0                                               |     0.061 |
|       inst                                                    |     0.061 |
|         ahb_ctrl                                              |     0.004 |
|         cpu_top                                               |     0.057 |
|           EXE                                                 |     0.009 |
|             fp_add                                            |     0.004 |
|               U0                                              |     0.004 |
|                 i_synth                                       |     0.004 |
|                   ADDSUB_OP.ADDSUB                            |     0.004 |
|                     SPEED_OP.DSP.OP                           |     0.004 |
|                       DSP48E1_BODY.ALIGN_ADD                  |     0.002 |
|                         DSP2                                  |     0.002 |
|                         ZERO_14_DET.CARRY_MUX                 |    <0.001 |
|                         ZERO_14_DET.ZERO_DET                  |    <0.001 |
|                           CARRY_ZERO_DET                      |    <0.001 |
|                       DSP48E1_BODY.EXP                        |     0.002 |
|                         COND_DET_A                            |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET        |    <0.001 |
|                             CARRY_ZERO_DET                    |    <0.001 |
|                         COND_DET_B                            |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET        |    <0.001 |
|                             CARRY_ZERO_DET                    |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                    |    <0.001 |
|                         NUMB_CMP                              |    <0.001 |
|                           NOT_FAST.CMP                        |    <0.001 |
|                             C_CHAIN                           |    <0.001 |
|                         merged_sub_mux.STRUCT_ADD             |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                   |     0.001 |
|                         FULL_USAGE_DSP.LOD                    |    <0.001 |
|                         FULL_USAGE_DSP.SHIFT_RND              |     0.001 |
|             fp_mul                                            |     0.003 |
|               U0                                              |     0.003 |
|                 i_synth                                       |     0.003 |
|                   MULT.OP                                     |     0.003 |
|                     EXP                                       |    <0.001 |
|                       COND_DET_A                              |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET          |    <0.001 |
|                           CARRY_ZERO_DET                      |    <0.001 |
|                       COND_DET_B                              |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET          |    <0.001 |
|                           CARRY_ZERO_DET                      |    <0.001 |
|                       EXP_ADD.C_CHAIN                         |    <0.001 |
|                     MULT                                      |     0.002 |
|                       MULT_GEN_VARIANT.FIX_MULT               |     0.002 |
|                         MULT                                  |     0.002 |
|                           gDSP.gDSP_only.iDSP                 |     0.002 |
|                     R_AND_R                                   |    <0.001 |
|                       LOGIC.R_AND_R                           |    <0.001 |
|                         EXP_ADD.ADD                           |    <0.001 |
|                         LOGIC.RND1                            |    <0.001 |
|                         LOGIC.RND2                            |    <0.001 |
|                         RND_BIT_GEN                           |    <0.001 |
|                           NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1 |    <0.001 |
|           ID                                                  |     0.025 |
|             fp_rf                                             |     0.009 |
|             id_dcu                                            |     0.004 |
|             rf                                                |     0.012 |
|           IF                                                  |     0.006 |
|             instr_mem                                         |     0.006 |
|           MEM                                                 |     0.017 |
|             data_mem                                          |     0.014 |
|     proc_sys_reset_0                                          |    <0.001 |
|       U0                                                      |    <0.001 |
|         EXT_LPF                                               |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                           |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                           |    <0.001 |
|         SEQ                                                   |    <0.001 |
|           SEQ_COUNTER                                         |    <0.001 |
|     processing_system7_0                                      |     1.530 |
|       inst                                                    |     1.530 |
+---------------------------------------------------------------+-----------+


