
ubuntu-preinstalled/sg_raw:     file format elf32-littlearm


Disassembly of section .init:

00000e18 <.init>:
 e18:	push	{r3, lr}
 e1c:	bl	2354 <sg_get_command_name@plt+0x1240>
 e20:	pop	{r3, pc}

Disassembly of section .plt:

00000e24 <get_pt_result@plt-0x14>:
     e24:	push	{lr}		; (str lr, [sp, #-4]!)
     e28:	ldr	lr, [pc, #4]	; e34 <get_pt_result@plt-0x4>
     e2c:	add	lr, pc, lr
     e30:	ldr	pc, [lr, #8]!
     e34:	muleq	r1, ip, r0

00000e38 <get_pt_result@plt>:
     e38:	add	ip, pc, #0, 12
     e3c:	add	ip, ip, #77824	; 0x13000
     e40:	ldr	pc, [ip, #156]!	; 0x9c

00000e44 <sg_get_nvme_opcode_name@plt>:
     e44:	add	ip, pc, #0, 12
     e48:	add	ip, ip, #77824	; 0x13000
     e4c:	ldr	pc, [ip, #148]!	; 0x94

00000e50 <get_scsi_pt_os_err@plt>:
     e50:	add	ip, pc, #0, 12
     e54:	add	ip, ip, #77824	; 0x13000
     e58:	ldr	pc, [ip, #140]!	; 0x8c

00000e5c <sg_set_binary_mode@plt>:
     e5c:	add	ip, pc, #0, 12
     e60:	add	ip, ip, #77824	; 0x13000
     e64:	ldr	pc, [ip, #132]!	; 0x84

00000e68 <__cxa_finalize@plt>:
     e68:	add	ip, pc, #0, 12
     e6c:	add	ip, ip, #77824	; 0x13000
     e70:	ldr	pc, [ip, #124]!	; 0x7c

00000e74 <strtol@plt>:
     e74:	add	ip, pc, #0, 12
     e78:	add	ip, ip, #77824	; 0x13000
     e7c:	ldr	pc, [ip, #116]!	; 0x74

00000e80 <set_scsi_pt_data_in@plt>:
     e80:	add	ip, pc, #0, 12
     e84:	add	ip, ip, #77824	; 0x13000
     e88:	ldr	pc, [ip, #108]!	; 0x6c

00000e8c <set_scsi_pt_data_out@plt>:
     e8c:	add	ip, pc, #0, 12
     e90:	add	ip, ip, #77824	; 0x13000
     e94:	ldr	pc, [ip, #100]!	; 0x64

00000e98 <read@plt>:
     e98:	add	ip, pc, #0, 12
     e9c:	add	ip, ip, #77824	; 0x13000
     ea0:	ldr	pc, [ip, #92]!	; 0x5c

00000ea4 <__read_chk@plt>:
     ea4:	add	ip, pc, #0, 12
     ea8:	add	ip, ip, #77824	; 0x13000
     eac:	ldr	pc, [ip, #84]!	; 0x54

00000eb0 <get_scsi_pt_result_category@plt>:
     eb0:	add	ip, pc, #0, 12
     eb4:	add	ip, ip, #77824	; 0x13000
     eb8:	ldr	pc, [ip, #76]!	; 0x4c

00000ebc <get_scsi_pt_os_err_str@plt>:
     ebc:	add	ip, pc, #0, 12
     ec0:	add	ip, ip, #77824	; 0x13000
     ec4:	ldr	pc, [ip, #68]!	; 0x44

00000ec8 <free@plt>:
     ec8:	add	ip, pc, #0, 12
     ecc:	add	ip, ip, #77824	; 0x13000
     ed0:	ldr	pc, [ip, #60]!	; 0x3c

00000ed4 <fgets@plt>:
     ed4:	add	ip, pc, #0, 12
     ed8:	add	ip, ip, #77824	; 0x13000
     edc:	ldr	pc, [ip, #52]!	; 0x34

00000ee0 <construct_scsi_pt_obj@plt>:
     ee0:	add	ip, pc, #0, 12
     ee4:	add	ip, ip, #77824	; 0x13000
     ee8:	ldr	pc, [ip, #44]!	; 0x2c

00000eec <__stack_chk_fail@plt>:
     eec:	add	ip, pc, #0, 12
     ef0:	add	ip, ip, #77824	; 0x13000
     ef4:	ldr	pc, [ip, #36]!	; 0x24

00000ef8 <pr2serr@plt>:
     ef8:	add	ip, pc, #0, 12
     efc:	add	ip, ip, #77824	; 0x13000
     f00:	ldr	pc, [ip, #28]!

00000f04 <sg_print_sense@plt>:
     f04:	add	ip, pc, #0, 12
     f08:	add	ip, ip, #77824	; 0x13000
     f0c:	ldr	pc, [ip, #20]!

00000f10 <scsi_pt_close_device@plt>:
     f10:	add	ip, pc, #0, 12
     f14:	add	ip, ip, #77824	; 0x13000
     f18:	ldr	pc, [ip, #12]!

00000f1c <perror@plt>:
     f1c:	add	ip, pc, #0, 12
     f20:	add	ip, ip, #77824	; 0x13000
     f24:	ldr	pc, [ip, #4]!

00000f28 <__fxstat64@plt>:
     f28:	add	ip, pc, #0, 12
     f2c:	add	ip, ip, #73728	; 0x12000
     f30:	ldr	pc, [ip, #4092]!	; 0xffc

00000f34 <lseek64@plt>:
     f34:	add	ip, pc, #0, 12
     f38:	add	ip, ip, #73728	; 0x12000
     f3c:	ldr	pc, [ip, #4084]!	; 0xff4

00000f40 <sg_get_nvme_cmd_status_str@plt>:
     f40:	add	ip, pc, #0, 12
     f44:	add	ip, ip, #73728	; 0x12000
     f48:	ldr	pc, [ip, #4076]!	; 0xfec

00000f4c <creat64@plt>:
     f4c:	add	ip, pc, #0, 12
     f50:	add	ip, ip, #73728	; 0x12000
     f54:	ldr	pc, [ip, #4068]!	; 0xfe4

00000f58 <open64@plt>:
     f58:	add	ip, pc, #0, 12
     f5c:	add	ip, ip, #73728	; 0x12000
     f60:	ldr	pc, [ip, #4060]!	; 0xfdc

00000f64 <puts@plt>:
     f64:	add	ip, pc, #0, 12
     f68:	add	ip, ip, #73728	; 0x12000
     f6c:	ldr	pc, [ip, #4052]!	; 0xfd4

00000f70 <__libc_start_main@plt>:
     f70:	add	ip, pc, #0, 12
     f74:	add	ip, ip, #73728	; 0x12000
     f78:	ldr	pc, [ip, #4044]!	; 0xfcc

00000f7c <__gmon_start__@plt>:
     f7c:	add	ip, pc, #0, 12
     f80:	add	ip, ip, #73728	; 0x12000
     f84:	ldr	pc, [ip, #4036]!	; 0xfc4

00000f88 <getopt_long@plt>:
     f88:	add	ip, pc, #0, 12
     f8c:	add	ip, ip, #73728	; 0x12000
     f90:	ldr	pc, [ip, #4028]!	; 0xfbc

00000f94 <__ctype_b_loc@plt>:
     f94:	add	ip, pc, #0, 12
     f98:	add	ip, ip, #73728	; 0x12000
     f9c:	ldr	pc, [ip, #4020]!	; 0xfb4

00000fa0 <strlen@plt>:
     fa0:	add	ip, pc, #0, 12
     fa4:	add	ip, ip, #73728	; 0x12000
     fa8:	ldr	pc, [ip, #4012]!	; 0xfac

00000fac <do_scsi_pt@plt>:
     fac:	add	ip, pc, #0, 12
     fb0:	add	ip, ip, #73728	; 0x12000
     fb4:	ldr	pc, [ip, #4004]!	; 0xfa4

00000fb8 <get_scsi_pt_transport_err_str@plt>:
     fb8:	add	ip, pc, #0, 12
     fbc:	add	ip, ip, #73728	; 0x12000
     fc0:	ldr	pc, [ip, #3996]!	; 0xf9c

00000fc4 <__errno_location@plt>:
     fc4:	add	ip, pc, #0, 12
     fc8:	add	ip, ip, #73728	; 0x12000
     fcc:	ldr	pc, [ip, #3988]!	; 0xf94

00000fd0 <__isoc99_sscanf@plt>:
     fd0:	add	ip, pc, #0, 12
     fd4:	add	ip, ip, #73728	; 0x12000
     fd8:	ldr	pc, [ip, #3980]!	; 0xf8c

00000fdc <destruct_scsi_pt_obj@plt>:
     fdc:	add	ip, pc, #0, 12
     fe0:	add	ip, ip, #73728	; 0x12000
     fe4:	ldr	pc, [ip, #3972]!	; 0xf84

00000fe8 <memset@plt>:
     fe8:	add	ip, pc, #0, 12
     fec:	add	ip, ip, #73728	; 0x12000
     ff0:	ldr	pc, [ip, #3964]!	; 0xf7c

00000ff4 <get_scsi_pt_status_response@plt>:
     ff4:	add	ip, pc, #0, 12
     ff8:	add	ip, ip, #73728	; 0x12000
     ffc:	ldr	pc, [ip, #3956]!	; 0xf74

00001000 <__printf_chk@plt>:
    1000:	add	ip, pc, #0, 12
    1004:	add	ip, ip, #73728	; 0x12000
    1008:	ldr	pc, [ip, #3948]!	; 0xf6c

0000100c <write@plt>:
    100c:	add	ip, pc, #0, 12
    1010:	add	ip, ip, #73728	; 0x12000
    1014:	ldr	pc, [ip, #3940]!	; 0xf64

00001018 <get_scsi_pt_resid@plt>:
    1018:	add	ip, pc, #0, 12
    101c:	add	ip, ip, #73728	; 0x12000
    1020:	ldr	pc, [ip, #3932]!	; 0xf5c

00001024 <sg_convert_errno@plt>:
    1024:	add	ip, pc, #0, 12
    1028:	add	ip, ip, #73728	; 0x12000
    102c:	ldr	pc, [ip, #3924]!	; 0xf54

00001030 <fclose@plt>:
    1030:	add	ip, pc, #0, 12
    1034:	add	ip, ip, #73728	; 0x12000
    1038:	ldr	pc, [ip, #3916]!	; 0xf4c

0000103c <scsi_pt_open_device@plt>:
    103c:	add	ip, pc, #0, 12
    1040:	add	ip, ip, #73728	; 0x12000
    1044:	ldr	pc, [ip, #3908]!	; 0xf44

00001048 <set_scsi_pt_sense@plt>:
    1048:	add	ip, pc, #0, 12
    104c:	add	ip, ip, #73728	; 0x12000
    1050:	ldr	pc, [ip, #3900]!	; 0xf3c

00001054 <safe_strerror@plt>:
    1054:	add	ip, pc, #0, 12
    1058:	add	ip, ip, #73728	; 0x12000
    105c:	ldr	pc, [ip, #3892]!	; 0xf34

00001060 <sg_print_scsi_status@plt>:
    1060:	add	ip, pc, #0, 12
    1064:	add	ip, ip, #73728	; 0x12000
    1068:	ldr	pc, [ip, #3884]!	; 0xf2c

0000106c <get_scsi_pt_sense_len@plt>:
    106c:	add	ip, pc, #0, 12
    1070:	add	ip, ip, #73728	; 0x12000
    1074:	ldr	pc, [ip, #3876]!	; 0xf24

00001078 <fopen64@plt>:
    1078:	add	ip, pc, #0, 12
    107c:	add	ip, ip, #73728	; 0x12000
    1080:	ldr	pc, [ip, #3868]!	; 0xf1c

00001084 <sg_get_opcode_sa_name@plt>:
    1084:	add	ip, pc, #0, 12
    1088:	add	ip, ip, #73728	; 0x12000
    108c:	ldr	pc, [ip, #3860]!	; 0xf14

00001090 <strpbrk@plt>:
    1090:	add	ip, pc, #0, 12
    1094:	add	ip, ip, #73728	; 0x12000
    1098:	ldr	pc, [ip, #3852]!	; 0xf0c

0000109c <sg_get_category_sense_str@plt>:
    109c:	add	ip, pc, #0, 12
    10a0:	add	ip, ip, #73728	; 0x12000
    10a4:	ldr	pc, [ip, #3844]!	; 0xf04

000010a8 <sg_err_category_sense@plt>:
    10a8:	add	ip, pc, #0, 12
    10ac:	add	ip, ip, #73728	; 0x12000
    10b0:	ldr	pc, [ip, #3836]!	; 0xefc

000010b4 <sg_get_num@plt>:
    10b4:	add	ip, pc, #0, 12
    10b8:	add	ip, ip, #73728	; 0x12000
    10bc:	ldr	pc, [ip, #3828]!	; 0xef4

000010c0 <hex2stderr@plt>:
    10c0:	add	ip, pc, #0, 12
    10c4:	add	ip, ip, #73728	; 0x12000
    10c8:	ldr	pc, [ip, #3820]!	; 0xeec

000010cc <sg_memalign@plt>:
    10cc:	add	ip, pc, #0, 12
    10d0:	add	ip, ip, #73728	; 0x12000
    10d4:	ldr	pc, [ip, #3812]!	; 0xee4

000010d8 <abort@plt>:
    10d8:	add	ip, pc, #0, 12
    10dc:	add	ip, ip, #73728	; 0x12000
    10e0:	ldr	pc, [ip, #3804]!	; 0xedc

000010e4 <close@plt>:
    10e4:	add	ip, pc, #0, 12
    10e8:	add	ip, ip, #73728	; 0x12000
    10ec:	ldr	pc, [ip, #3796]!	; 0xed4

000010f0 <strspn@plt>:
    10f0:	add	ip, pc, #0, 12
    10f4:	add	ip, ip, #73728	; 0x12000
    10f8:	ldr	pc, [ip, #3788]!	; 0xecc

000010fc <sg_is_scsi_cdb@plt>:
    10fc:	add	ip, pc, #0, 12
    1100:	add	ip, ip, #73728	; 0x12000
    1104:	ldr	pc, [ip, #3780]!	; 0xec4

00001108 <set_scsi_pt_cdb@plt>:
    1108:	add	ip, pc, #0, 12
    110c:	add	ip, ip, #73728	; 0x12000
    1110:	ldr	pc, [ip, #3772]!	; 0xebc

00001114 <sg_get_command_name@plt>:
    1114:	add	ip, pc, #0, 12
    1118:	add	ip, ip, #73728	; 0x12000
    111c:	ldr	pc, [ip, #3764]!	; 0xeb4

Disassembly of section .text:

00001120 <.text>:
    1120:	svcmi	0x00f0e92d
    1124:	stc	3, cr2, [sp, #-0]
    1128:	strmi	r8, [r6], -r4, lsl #22
    112c:	ldc	8, cr15, [r4], {223}	; 0xdf
    1130:			; <UNDEFINED> instruction: 0xf8df460f
    1134:			; <UNDEFINED> instruction: 0x4619cc94
    1138:			; <UNDEFINED> instruction: 0xf8df44fe
    113c:			; <UNDEFINED> instruction: 0xf2adac90
    1140:			; <UNDEFINED> instruction: 0xf8df4d14
    1144:	stcge	12, cr9, [r8], #-560	; 0xfffffdd0
    1148:			; <UNDEFINED> instruction: 0xf8dfaa0d
    114c:			; <UNDEFINED> instruction: 0xf10d8c88
    1150:	andls	r0, r3, #48, 22	; 0xc000
    1154:			; <UNDEFINED> instruction: 0xf85e4620
    1158:	vst4.8	{d28-d31}, [pc], ip
    115c:	ldrmi	r7, [sp], -r4, lsr #5
    1160:			; <UNDEFINED> instruction: 0xf8dc44fa
    1164:			; <UNDEFINED> instruction: 0xf8cdc000
    1168:			; <UNDEFINED> instruction: 0xf04fc40c
    116c:	ldrbtmi	r0, [r9], #3072	; 0xc00
    1170:	andcc	pc, r0, fp, asr #17
    1174:	movwls	r4, #54520	; 0xd4f8
    1178:	svc	0x0036f7ff
    117c:			; <UNDEFINED> instruction: 0x61a32314
    1180:	ldrbmi	r4, [r3], -sl, asr #12
    1184:			; <UNDEFINED> instruction: 0x46304639
    1188:			; <UNDEFINED> instruction: 0xf7ff9500
    118c:	mcrrne	14, 15, lr, r2, cr14
    1190:	bicshi	pc, sp, r0
    1194:	ldmdacs	r8!, {r0, r1, r2, r3, r4, r5, fp, ip, sp}
    1198:	ldm	pc, {r0, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    119c:	tsteq	sl, r0, lsl r0	; <UNPREDICTABLE>
    11a0:	subeq	r0, r0, r0, asr #32
    11a4:	subeq	r0, r0, r0, asr #32
    11a8:	subeq	r0, r0, r0, asr #32
    11ac:	subeq	r0, r0, r0, asr #32
    11b0:	subeq	r0, r0, r0, asr #32
    11b4:	subeq	r0, r0, r0, asr #32
    11b8:	subeq	r0, r0, r0, asr #32
    11bc:	subeq	r0, r0, r0, asr #32
    11c0:	subeq	r0, r0, r0, asr #32
    11c4:	subeq	r0, r0, r6, lsl r1
    11c8:	subeq	r0, r0, r0, asr #32
    11cc:	subeq	r0, r0, r3, lsl r1
    11d0:	subeq	r0, r0, r0, asr #32
    11d4:	subeq	r0, r0, r0, asr #32
    11d8:	subeq	r0, r0, r0, asr #32
    11dc:	subeq	r0, r0, r0, asr #32
    11e0:	subeq	r0, r0, r0, asr #32
    11e4:	tsteq	r6, r0, lsl r1
    11e8:	tsteq	r3, r0, asr #32
    11ec:	subeq	r0, r0, r0, asr #32
    11f0:	rscseq	r0, r6, sl, lsl r1
    11f4:	rsceq	r0, r8, r0, asr #32
    11f8:	subeq	r0, r0, r0, asr #32
    11fc:	sbcseq	r0, r8, r5, ror #1
    1200:	subeq	r0, r0, r0, asr #32
    1204:	adcseq	r0, r8, r8, asr #1
    1208:	subeq	r0, r0, ip, lsr #1
    120c:	adceq	r0, r2, r6, lsr #1
    1210:	bleq	ff13f594 <sg_get_command_name@plt+0xff13e480>
    1214:	orrvc	pc, r2, pc, asr #8
    1218:			; <UNDEFINED> instruction: 0xf7ff4478
    121c:	strcs	lr, [r1, #-3694]	; 0xfffff192
    1220:	blcs	1f9b4 <sg_get_command_name@plt+0x1e8a0>
    1224:	bvc	8f5330 <sg_get_command_name@plt+0x8f421c>
    1228:	teqle	r9, r0, lsl #22
    122c:			; <UNDEFINED> instruction: 0xf0402d00
    1230:	stmibvc	r3!, {r2, r7, r8, pc}
    1234:			; <UNDEFINED> instruction: 0xf0402b00
    1238:	stmdbvc	r6!, {r0, r3, r6, r7, r8, pc}
    123c:	vmlscs.f32	s12, s0, s5
    1240:	sbchi	pc, fp, r0
    1244:	teqle	fp, r0, lsl #20
    1248:			; <UNDEFINED> instruction: 0xf04f2600
    124c:	blls	cf250 <sg_get_command_name@plt+0xce13c>
    1250:	tstlt	r8, r8, lsl r8
    1254:	mrc	7, 1, APSR_nzcv, cr8, cr15, {7}
    1258:	ldrdeq	pc, [r0], -fp
    125c:			; <UNDEFINED> instruction: 0xf7ffb108
    1260:	tstlt	r6, r4, lsr lr
    1264:			; <UNDEFINED> instruction: 0xf7ff4630
    1268:	svccs	0x0000eeba
    126c:	ldrtmi	sp, [r8], -r2, lsl #22
    1270:	mcr	7, 2, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    1274:	blcs	193f5f8 <sg_get_command_name@plt+0x193e4e4>
    1278:			; <UNDEFINED> instruction: 0xf8df2d00
    127c:	ldrbtmi	r3, [sl], #-2892	; 0xfffff4b4
    1280:	strbcs	fp, [r3, #-4024]!	; 0xfffff048
    1284:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1288:	strcc	pc, [ip], #-2269	; 0xfffff723
    128c:			; <UNDEFINED> instruction: 0xf040405a
    1290:	strtmi	r8, [r8], -r8, lsl #15
    1294:	lfmmi	f7, 1, [r4, #-52]	; 0xffffffcc
    1298:	blhi	13c594 <sg_get_command_name@plt+0x13b480>
    129c:	svchi	0x00f0e8bd
    12a0:	bleq	f3f624 <sg_get_command_name@plt+0xf3e510>
    12a4:			; <UNDEFINED> instruction: 0xf7ff4478
    12a8:	bvc	8fcb50 <sg_get_command_name@plt+0x8fba3c>
    12ac:	adcsle	r2, sp, r0, lsl #22
    12b0:	bleq	c3f634 <sg_get_command_name@plt+0xc3e520>
    12b4:			; <UNDEFINED> instruction: 0xf7ff4478
    12b8:	bvs	18bcb40 <sg_get_command_name@plt+0x18bba2c>
    12bc:	sbcle	r2, r3, r0, lsl #20
    12c0:			; <UNDEFINED> instruction: 0xf04f2600
    12c4:	stcge	7, cr3, [r3], {255}	; 0xff
    12c8:	orrcs	r1, r0, r3, asr lr
    12cc:	strtmi	r4, [r2], -r8, lsr #12
    12d0:	mcr	7, 7, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    12d4:	bleq	43f658 <sg_get_command_name@plt+0x43e544>
    12d8:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    12dc:	mcr	7, 0, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    12e0:	stmibvs	r2!, {r0, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    12e4:	mvnvs	r3, r1, lsl #4
    12e8:	bvs	18bb018 <sg_get_command_name@plt+0x18b9f04>
    12ec:	mvnvc	r2, r1, lsl #6
    12f0:	rsbvs	r4, r2, #436207616	; 0x1a000000
    12f4:			; <UNDEFINED> instruction: 0xf8dfe744
    12f8:			; <UNDEFINED> instruction: 0xf8583af4
    12fc:	ldmdavs	r8, {r0, r1, ip, sp}
    1300:	mrc	7, 6, APSR_nzcv, cr8, cr15, {7}
    1304:	vmlal.s8	q9, d0, d0
    1308:	lslvs	r8, r8, r4
    130c:			; <UNDEFINED> instruction: 0xf8dfe738
    1310:	andcs	r1, r1, #220, 20	; 0xdc000
    1314:			; <UNDEFINED> instruction: 0xf85870e2
    1318:	ldmdavs	r8, {r0, ip, sp}
    131c:	mcr	7, 6, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    1320:			; <UNDEFINED> instruction: 0xf5b02201
    1324:	vmax.f32	d3, d16, d0
    1328:	strdvs	r8, [r0, #-58]!	; 0xffffffc6
    132c:			; <UNDEFINED> instruction: 0xf8dfe728
    1330:	andcs	r1, r1, #188, 20	; 0xbc000
    1334:			; <UNDEFINED> instruction: 0xf8587062
    1338:	ldmdavs	r8, {r0, ip, sp}
    133c:	mrc	7, 5, APSR_nzcv, cr10, cr15, {7}
    1340:			; <UNDEFINED> instruction: 0xf5b02201
    1344:	vmax.f32	d3, d16, d0
    1348:	strdvs	r8, [r0, -r1]!
    134c:			; <UNDEFINED> instruction: 0xf8d4e718
    1350:	blcs	d838 <sg_get_command_name@plt+0xc724>
    1354:	mvnshi	pc, #64	; 0x40
    1358:	bcc	fe43f6dc <sg_get_command_name@plt+0xfe43e5c8>
    135c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1360:			; <UNDEFINED> instruction: 0xf8c4681b
    1364:	smladx	fp, r8, r1, r3
    1368:	cmnvc	r3, r1, lsl #6
    136c:			; <UNDEFINED> instruction: 0xf8dfe708
    1370:			; <UNDEFINED> instruction: 0xf8583a7c
    1374:	ldmdavs	r8, {r0, r1, ip, sp}
    1378:	mrc	7, 4, APSR_nzcv, cr12, cr15, {7}
    137c:	vmlal.s8	q9, d0, d0
    1380:			; <UNDEFINED> instruction: 0x17c183f1
    1384:	smlabteq	sl, r4, r9, lr
    1388:			; <UNDEFINED> instruction: 0xf8d4e6fa
    138c:	blcs	d884 <sg_get_command_name@plt+0xc770>
    1390:	bicshi	pc, sl, #64	; 0x40
    1394:	bcc	153f718 <sg_get_command_name@plt+0x153e604>
    1398:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    139c:			; <UNDEFINED> instruction: 0xf8c4681b
    13a0:			; <UNDEFINED> instruction: 0xe6ed313c
    13a4:			; <UNDEFINED> instruction: 0x71232301
    13a8:			; <UNDEFINED> instruction: 0xf8dfe6ea
    13ac:	tstcs	r1, r0, asr #20
    13b0:	andcc	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    13b4:	ldmdavs	fp, {r0, r5, ip, sp, lr}
    13b8:	teqcc	r4, r4, asr #17	; <UNPREDICTABLE>
    13bc:	movwcs	lr, #5856	; 0x16e0
    13c0:	ldrb	r7, [sp], r3, lsr #1
    13c4:	eorvc	r2, r3, #67108864	; 0x4000000
    13c8:	bvs	8baf38 <sg_get_command_name@plt+0x8b9e24>
    13cc:	eorvs	r3, r2, #268435456	; 0x10000000
    13d0:	movwcs	lr, #5846	; 0x16d6
    13d4:			; <UNDEFINED> instruction: 0x71a32500
    13d8:	bvs	87b068 <sg_get_command_name@plt+0x879f54>
    13dc:	ldrdeq	pc, [r0, #-132]	; 0xffffff7c
    13e0:	svclt	0x00183900
    13e4:			; <UNDEFINED> instruction: 0xf7ff2101
    13e8:	cdpne	14, 0, cr14, cr7, cr10, {1}
    13ec:	addhi	pc, sp, r0, asr #5
    13f0:	ldcl	7, cr15, [r6, #-1020]!	; 0xfffffc04
    13f4:	stmdacs	r0, {r1, r2, r9, sl, lr}
    13f8:	rschi	pc, r2, #0
    13fc:	ldmibeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}^
    1400:	strbmi	r6, [r8], -r1, ror #17
    1404:	mrc	7, 3, APSR_nzcv, cr10, cr15, {7}
    1408:	andls	r7, r6, r3, ror #17
    140c:			; <UNDEFINED> instruction: 0xf0402b00
    1410:	stmdavc	r0!, {r0, r2, r3, r9, pc}^
    1414:			; <UNDEFINED> instruction: 0xf0402800
    1418:	mulls	r4, sl, r2
    141c:	orrlt	r6, fp, #405504	; 0x63000
    1420:	blcs	28040 <sg_get_command_name@plt+0x26f2c>
    1424:	rscshi	pc, r5, r0
    1428:	stmibne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    142c:			; <UNDEFINED> instruction: 0xf8df46c8
    1430:			; <UNDEFINED> instruction: 0xf8df09c4
    1434:	ldrbtmi	sl, [r9], #-2500	; 0xfffff63c
    1438:			; <UNDEFINED> instruction: 0xf7ff4478
    143c:	ldrbtmi	lr, [sl], #3422	; 0xd5e
    1440:			; <UNDEFINED> instruction: 0xf818e005
    1444:	ldrbmi	r1, [r0], -r1, lsl #22
    1448:	ldcl	7, cr15, [r6, #-1020]	; 0xfffffc04
    144c:	stmiavs	r3!, {r0, r8, sl, ip, sp}^
    1450:	lfmle	f4, 2, [r6], #684	; 0x2ac
    1454:	stmibeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1458:			; <UNDEFINED> instruction: 0xf7ff4478
    145c:	bvs	18fc99c <sg_get_command_name@plt+0x18fb888>
    1460:	vstrle	d2, [pc, #-4]	; 1464 <sg_get_command_name@plt+0x350>
    1464:	smlabbcs	r0, r3, sp, sl
    1468:	rsbscs	r4, pc, #72, 12	; 0x4800000
    146c:			; <UNDEFINED> instruction: 0xf7ff462b
    1470:			; <UNDEFINED> instruction: 0xf8dfee52
    1474:	strtmi	r0, [r9], -ip, lsl #19
    1478:	ldrbtmi	r2, [r8], #-768	; 0xfffffd00
    147c:	rsbscc	pc, pc, r5, lsl #17
    1480:	ldc	7, cr15, [sl, #-1020]!	; 0xfffffc04
    1484:	stmiavs	r2!, {r0, r3, r6, r9, sl, lr}^
    1488:			; <UNDEFINED> instruction: 0xf50d4630
    148c:			; <UNDEFINED> instruction: 0xf7ff79f6
    1490:	bvs	18fcd88 <sg_get_command_name@plt+0x18fbc74>
    1494:	vqrdmulh.s<illegal width 8>	d2, d0, d2
    1498:	eorcs	r8, r0, #-1342177272	; 0xb0000008
    149c:	ldrtmi	r4, [r0], -r9, asr #12
    14a0:	ldcl	7, cr15, [r2, #1020]	; 0x3fc
    14a4:	stmibvs	r2!, {r0, r1, r5, r6, r9, fp, sp, lr}
    14a8:			; <UNDEFINED> instruction: 0x46304639
    14ac:	ldcl	7, cr15, [lr, #-1020]!	; 0xfffffc04
    14b0:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    14b4:	addshi	pc, r4, r0, lsl #6
    14b8:	addshi	pc, r4, #64	; 0x40
    14bc:			; <UNDEFINED> instruction: 0xf7ff4630
    14c0:	blls	1bcc20 <sg_get_command_name@plt+0x1bbb0c>
    14c4:	ldrtmi	r9, [r0], -r7
    14c8:			; <UNDEFINED> instruction: 0xf0402b00
    14cc:			; <UNDEFINED> instruction: 0xf7ff80c7
    14d0:			; <UNDEFINED> instruction: 0x4601ecb4
    14d4:	stmdbeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    14d8:			; <UNDEFINED> instruction: 0xf7ff4478
    14dc:	bvs	18fc91c <sg_get_command_name@plt+0x18fb808>
    14e0:	blls	1eda94 <sg_get_command_name@plt+0x1ec980>
    14e4:	vstrle	d2, [sl, #-0]
    14e8:	ldmdbeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    14ec:			; <UNDEFINED> instruction: 0xf7ff4478
    14f0:	stmdbls	r7, {r2, r8, sl, fp, sp, lr, pc}
    14f4:			; <UNDEFINED> instruction: 0xf04f4648
    14f8:			; <UNDEFINED> instruction: 0xf7ff32ff
    14fc:	stmdavc	r3!, {r1, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
    1500:			; <UNDEFINED> instruction: 0xf0402b00
    1504:	strbmi	r8, [r5], -sp, ror #1
    1508:			; <UNDEFINED> instruction: 0xf8d4e6a1
    150c:	rsbsmi	r1, sp, #64, 2
    1510:	tstls	r6, r8, lsr #12
    1514:	ldc	7, cr15, [lr, #1020]	; 0x3fc
    1518:	strmi	r9, [r2], -r6, lsl #18
    151c:	stmiaeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1520:			; <UNDEFINED> instruction: 0xf7ff4478
    1524:	strtmi	lr, [r8], -sl, ror #25
    1528:	ldcl	7, cr15, [ip, #-1020]!	; 0xfffffc04
    152c:	strmi	r6, [r5], -r2, ror #20
    1530:			; <UNDEFINED> instruction: 0xf47f2a00
    1534:	ldrmi	sl, [r6], -r8, asr #29
    1538:			; <UNDEFINED> instruction: 0xf8dfe689
    153c:	ldrbtmi	r0, [r8], #-2260	; 0xfffff72c
    1540:	ldcl	7, cr15, [sl], {255}	; 0xff
    1544:	bcs	1bed4 <sg_get_command_name@plt+0x1adc0>
    1548:	mrcge	4, 5, APSR_nzcv, cr10, cr15, {3}
    154c:			; <UNDEFINED> instruction: 0xf8dfe67c
    1550:			; <UNDEFINED> instruction: 0xf85838c4
    1554:			; <UNDEFINED> instruction: 0xf8d99003
    1558:	addsmi	r3, lr, #0
    155c:	eorshi	pc, fp, #64, 6
    1560:	eorcs	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    1564:	addsmi	r3, lr, #67108864	; 0x4000000
    1568:	andcc	pc, r0, r9, asr #17
    156c:	smlalbtcs	pc, r0, r4, r8	; <UNPREDICTABLE>
    1570:	subshi	pc, r6, #64, 6
    1574:	beq	e3d9b0 <sg_get_command_name@plt+0xe3c89c>
    1578:			; <UNDEFINED> instruction: 0xf8dae014
    157c:	ldmdavc	fp, {ip, sp}
    1580:	ldmcs	pc!, {r0, r1, r3, r5, r6, r7, r8, fp, ip, sp, pc}^	; <UNPREDICTABLE>
    1584:	stmiavs	r2!, {r0, r1, r3, r4, fp, ip, lr, pc}^
    1588:	svcvc	0x0082f5b2
    158c:	mcrge	7, 2, pc, cr0, cr15, {1}	; <UNPREDICTABLE>
    1590:	ldrdcc	pc, [r0], -r9
    1594:	andcc	r1, r1, #10551296	; 0xa10000
    1598:	addsmi	r6, lr, #226	; 0xe2
    159c:	eorseq	pc, r0, r1, lsl #17
    15a0:	eorshi	pc, lr, #64, 6
    15a4:	eorpl	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    15a8:			; <UNDEFINED> instruction: 0x46512210
    15ac:			; <UNDEFINED> instruction: 0xf8c93301
    15b0:	strtmi	r3, [r8], -r0
    15b4:	mrrc	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
    15b8:	blcs	1f66c <sg_get_command_name@plt+0x1e558>
    15bc:			; <UNDEFINED> instruction: 0xf8dfd1dd
    15c0:			; <UNDEFINED> instruction: 0x46290858
    15c4:			; <UNDEFINED> instruction: 0xf7ff4478
    15c8:			; <UNDEFINED> instruction: 0xe628ec98
    15cc:	stmdaeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    15d0:			; <UNDEFINED> instruction: 0xf7ff4478
    15d4:	bvs	18bc824 <sg_get_command_name@plt+0x18bb710>
    15d8:			; <UNDEFINED> instruction: 0xf47f2a00
    15dc:			; <UNDEFINED> instruction: 0xe633ae71
    15e0:	svceq	0x0002f1b8
    15e4:			; <UNDEFINED> instruction: 0xf1b8d075
    15e8:	suble	r0, r2, r0, lsr pc
    15ec:	svceq	0x0001f1b8
    15f0:			; <UNDEFINED> instruction: 0xf8dfd068
    15f4:	strbmi	r0, [r1], -ip, lsr #16
    15f8:	ldrbtmi	r2, [r8], #-1379	; 0xfffffa9d
    15fc:	ldcl	7, cr15, [ip], #-1020	; 0xfffffc04
    1600:	bcs	1bf90 <sg_get_command_name@plt+0x1ae7c>
    1604:	mcrge	4, 1, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    1608:	blcs	28228 <sg_get_command_name@plt+0x27114>
    160c:	mrcge	4, 0, APSR_nzcv, cr15, cr15, {1}
    1610:			; <UNDEFINED> instruction: 0xf8dfe659
    1614:			; <UNDEFINED> instruction: 0xf8df1810
    1618:	ldrbtmi	r0, [r9], #-2064	; 0xfffff7f0
    161c:			; <UNDEFINED> instruction: 0xf7ff4478
    1620:			; <UNDEFINED> instruction: 0xf8dfec6c
    1624:	ldrbtmi	r0, [r8], #-2056	; 0xfffff7f8
    1628:	stcl	7, cr15, [r6], #-1020	; 0xfffffc04
    162c:			; <UNDEFINED> instruction: 0xf04f68e1
    1630:			; <UNDEFINED> instruction: 0x464832ff
    1634:	stcl	7, cr15, [r4, #-1020]	; 0xfffffc04
    1638:	blcs	5bfcc <sg_get_command_name@plt+0x5aeb8>
    163c:	svcge	0x0022f77f
    1640:	mlaseq	r0, r4, r8, pc	; <UNPREDICTABLE>
    1644:	addcs	sl, r0, #134144	; 0x20c00
    1648:			; <UNDEFINED> instruction: 0xf7ff2101
    164c:			; <UNDEFINED> instruction: 0x4601ebfc
    1650:			; <UNDEFINED> instruction: 0x07dcf8df
    1654:			; <UNDEFINED> instruction: 0xf7ff4478
    1658:			; <UNDEFINED> instruction: 0xe713ec50
    165c:	stc	7, cr15, [r8], #-1020	; 0xfffffc04
    1660:	stmdacs	r4, {r1, r7, r9, sl, lr}
    1664:	addhi	pc, pc, r0, lsl #4
    1668:			; <UNDEFINED> instruction: 0xf000e8df
    166c:	stcllt	13, cr8, [fp], {149}	; 0x95
    1670:			; <UNDEFINED> instruction: 0x463000d1
    1674:	ldc	7, cr15, [lr], #1020	; 0x3fc
    1678:	orrcs	sl, r0, r3, lsl #21
    167c:	addlt	r4, r0, #5242880	; 0x500000
    1680:	mrrc	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
    1684:	strmi	fp, [r1], -sl, lsr #5
    1688:	sbfxeq	pc, pc, #17, #9
    168c:			; <UNDEFINED> instruction: 0xf7ff4478
    1690:	bvs	18fc768 <sg_get_command_name@plt+0x18fb654>
    1694:			; <UNDEFINED> instruction: 0xf43f2b00
    1698:	shasxmi	sl, r0, r6
    169c:	bl	ff33f6a0 <sg_get_command_name@plt+0xff33e58c>
    16a0:			; <UNDEFINED> instruction: 0xf8df4601
    16a4:	ldrbtmi	r0, [r8], #-1940	; 0xfffff86c
    16a8:	stc	7, cr15, [r6], #-1020	; 0xfffffc04
    16ac:			; <UNDEFINED> instruction: 0xf7ff4630
    16b0:	bvs	18fca30 <sg_get_command_name@plt+0x18fb91c>
    16b4:	strmi	r2, [r2], r1, lsl #22
    16b8:	stmdacs	r0, {r1, r8, sl, fp, ip, lr, pc}
    16bc:	ldrhi	pc, [r3], #768	; 0x300
    16c0:			; <UNDEFINED> instruction: 0xe79d2530
    16c4:			; <UNDEFINED> instruction: 0x0774f8df
    16c8:	ldrbtmi	r2, [r8], #-1379	; 0xfffffa9d
    16cc:	ldc	7, cr15, [r4], {255}	; 0xff
    16d0:			; <UNDEFINED> instruction: 0xf8dfe796
    16d4:	strcs	r0, [r1, #-1900]!	; 0xfffff894
    16d8:			; <UNDEFINED> instruction: 0xf7ff4478
    16dc:	str	lr, [pc, lr, lsl #24]
    16e0:	stmdbvs	r5!, {r4, r5, r9, sl, lr}
    16e4:	ldc	7, cr15, [r8], {255}	; 0xff
    16e8:	stmdbeq	r0, {r0, r2, r5, r7, r8, r9, fp, sp, lr, pc}
    16ec:			; <UNDEFINED> instruction: 0xf1b94645
    16f0:			; <UNDEFINED> instruction: 0xf0000f00
    16f4:			; <UNDEFINED> instruction: 0xf8d48361
    16f8:			; <UNDEFINED> instruction: 0xf1baa138
    16fc:			; <UNDEFINED> instruction: 0xf0000f00
    1700:	ldrbmi	r8, [r0], -r6, lsl #8
    1704:	mcrr	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
    1708:			; <UNDEFINED> instruction: 0xf0002801
    170c:			; <UNDEFINED> instruction: 0xf8df8453
    1710:			; <UNDEFINED> instruction: 0x46520734
    1714:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
    1718:	bl	ffbbf71c <sg_get_command_name@plt+0xffbbe608>
    171c:	teqge	r8, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
    1720:	svceq	0x0000f1ba
    1724:	strhi	pc, [r8], #-0
    1728:			; <UNDEFINED> instruction: 0xf7ff4650
    172c:	stmdacs	r1, {r1, r3, r4, r5, sl, fp, sp, lr, pc}
    1730:			; <UNDEFINED> instruction: 0xf89ad104
    1734:	blcs	b4d73c <sg_get_command_name@plt+0xb4c628>
    1738:	mvnshi	pc, #0
    173c:	bicsvc	pc, fp, pc, asr #8
    1740:			; <UNDEFINED> instruction: 0xf7ff4650
    1744:	cdpne	12, 0, cr14, cr3, cr4, {0}
    1748:	vsubw.s8	<illegal reg q12.5>, q0, d7
    174c:			; <UNDEFINED> instruction: 0xf7ff84e5
    1750:	stmdacs	r0, {r1, r2, r7, r8, r9, fp, sp, lr, pc}
    1754:	strbthi	pc, [fp], #704	; 0x2c0	; <UNPREDICTABLE>
    1758:	strbmi	r9, [sl], -r4, lsl #18
    175c:			; <UNDEFINED> instruction: 0xf7ff9807
    1760:	strbmi	lr, [r8, #-3158]	; 0xfffff3aa
    1764:	ldrthi	pc, [r0], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    1768:	blcs	6838c <sg_get_command_name@plt+0x67278>
    176c:	svcge	0x0048f43f
    1770:			; <UNDEFINED> instruction: 0xf7ff9807
    1774:			; <UNDEFINED> instruction: 0xf1b8ecb8
    1778:			; <UNDEFINED> instruction: 0xf43f0f00
    177c:	stccs	15, cr10, [r0, #-260]	; 0xfffffefc
    1780:	strbmi	fp, [r5], -r8, lsl #30
    1784:			; <UNDEFINED> instruction: 0x4601e73c
    1788:	ssateq	pc, #29, pc, asr #17	; <UNPREDICTABLE>
    178c:	beq	18fd8d0 <sg_get_command_name@plt+0x18fc7bc>
    1790:			; <UNDEFINED> instruction: 0xf7ff4478
    1794:			; <UNDEFINED> instruction: 0x4630ebb2
    1798:	stc	7, cr15, [ip], #-1020	; 0xfffffc04
    179c:			; <UNDEFINED> instruction: 0xf8df4605
    17a0:	ldrbtmi	r0, [r8], #-1708	; 0xfffff954
    17a4:	bl	fea3f7a8 <sg_get_command_name@plt+0xfea3e694>
    17a8:			; <UNDEFINED> instruction: 0xf7ff4628
    17ac:			; <UNDEFINED> instruction: 0xf8dfec5a
    17b0:	ldrbtmi	r0, [r8], #-1696	; 0xfffff960
    17b4:	bl	fe83f7b8 <sg_get_command_name@plt+0xfe83e6a4>
    17b8:			; <UNDEFINED> instruction: 0xf0002d02
    17bc:	ldfcsd	f0, [r8, #-432]	; 0xfffffe50
    17c0:	cmnhi	r3, r0, asr #32	; <UNPREDICTABLE>
    17c4:	blcs	1f958 <sg_get_command_name@plt+0x1e844>
    17c8:	svcge	0x001af43f
    17cc:			; <UNDEFINED> instruction: 0x46aa4630
    17d0:	stc	7, cr15, [r2], #-1020	; 0xfffffc04
    17d4:			; <UNDEFINED> instruction: 0x067cf8df
    17d8:			; <UNDEFINED> instruction: 0x46554651
    17dc:			; <UNDEFINED> instruction: 0xf7ff4478
    17e0:	str	lr, [sp, -ip, lsl #23]
    17e4:	orrcs	sl, r0, r3, lsl #27
    17e8:			; <UNDEFINED> instruction: 0xf04f4630
    17ec:	strtmi	r0, [sl], -r3, ror #20
    17f0:	bl	ff8bf7f4 <sg_get_command_name@plt+0xff8be6e0>
    17f4:			; <UNDEFINED> instruction: 0x0660f8df
    17f8:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    17fc:	bl	1f3f800 <sg_get_command_name@plt+0x1f3e6ec>
    1800:	stmdbls	r7, {r0, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    1804:			; <UNDEFINED> instruction: 0xf7ff4648
    1808:	pkhtbmi	lr, r2, r0, asr #24
    180c:	stcge	7, cr14, [r3, #780]	; 0x30c
    1810:	ldrtmi	r2, [r0], -r0, lsl #3
    1814:	beq	18fd958 <sg_get_command_name@plt+0x18fc844>
    1818:			; <UNDEFINED> instruction: 0xf7ff462a
    181c:			; <UNDEFINED> instruction: 0xf8dfeb50
    1820:			; <UNDEFINED> instruction: 0x4629063c
    1824:			; <UNDEFINED> instruction: 0xf7ff4478
    1828:	ldr	lr, [r4, r8, ror #22]!
    182c:	teqeq	ip, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
    1830:	andpl	pc, r0, fp, asr #17
    1834:			; <UNDEFINED> instruction: 0xf0002800
    1838:			; <UNDEFINED> instruction: 0x4629813e
    183c:	bl	fe33f840 <sg_get_command_name@plt+0xfe33e72c>
    1840:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    1844:	msrhi	(UNDEF: 96), r0
    1848:			; <UNDEFINED> instruction: 0xf7ff4640
    184c:	stmdacs	r0, {r3, r8, r9, fp, sp, lr, pc}
    1850:	smlalbthi	pc, r1, r0, r2	; <UNPREDICTABLE>
    1854:	movwcs	lr, #43476	; 0xa9d4
    1858:			; <UNDEFINED> instruction: 0xf1732a01
    185c:	blle	d81c64 <sg_get_command_name@plt+0xd80b50>
    1860:	strbmi	r2, [r0], -r0, lsl #2
    1864:	stmib	sp, {r8, ip, pc}^
    1868:			; <UNDEFINED> instruction: 0xf7ff2304
    186c:	stmdacs	r0, {r2, r5, r6, r8, r9, fp, sp, lr, pc}
    1870:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
    1874:			; <UNDEFINED> instruction: 0xf50dda2b
    1878:	vmla.f32	s14, s16, s6
    187c:	strls	r9, [r7, #-2576]	; 0xfffff5f0
    1880:			; <UNDEFINED> instruction: 0x46da46d1
    1884:	ldmib	sp, {r0, r1, r5, r7, r9, sl, lr}^
    1888:	vst3.8	{d20,d22,d24}, [pc], r4
    188c:	adcmi	r7, r0, #0
    1890:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    1894:	movweq	lr, #23409	; 0x5b71
    1898:	vst1.8	{d20-d22}, [pc :128], r2
    189c:	svclt	0x00b87300
    18a0:	andvc	pc, r0, #1325400064	; 0x4f000000
    18a4:	strbmi	r4, [r0], -r9, asr #12
    18a8:	b	fff3f8ac <sg_get_command_name@plt+0xfff3e798>
    18ac:	vmlal.s8	q9, d0, d0
    18b0:			; <UNDEFINED> instruction: 0xf0008311
    18b4:	bne	92254c <sg_get_command_name@plt+0x921438>
    18b8:	strbvc	lr, [r0, #2917]!	; 0xb65
    18bc:			; <UNDEFINED> instruction: 0xf1752c01
    18c0:	ble	ff8824c8 <sg_get_command_name@plt+0xff8813b4>
    18c4:	bls	43d12c <sg_get_command_name@plt+0x43c018>
    18c8:	stcls	6, cr4, [r7, #-368]	; 0xfffffe90
    18cc:	bvs	18d3420 <sg_get_command_name@plt+0x18d230c>
    18d0:	stmdbvs	r0!, {r1, r3, r4, r6, r9, sl, lr}^
    18d4:	blcs	c9cdc <sg_get_command_name@plt+0xc8bc8>
    18d8:	movwcs	fp, #4052	; 0xfd4
    18dc:			; <UNDEFINED> instruction: 0xf7ff2301
    18e0:			; <UNDEFINED> instruction: 0x4682ebf6
    18e4:			; <UNDEFINED> instruction: 0xf0002800
    18e8:			; <UNDEFINED> instruction: 0x4601831d
    18ec:	strbmi	r6, [r0], -r2, ror #18
    18f0:	b	ff4bf8f4 <sg_get_command_name@plt+0xff4be7e0>
    18f4:	vmlal.s8	q9, d0, d0
    18f8:	stmdbvs	r3!, {r0, r3, r4, r9, pc}^
    18fc:	vrshr.s64	d20, d8, #64
    1900:			; <UNDEFINED> instruction: 0xf1b88230
    1904:			; <UNDEFINED> instruction: 0xf0400f00
    1908:	bvs	18e2bec <sg_get_command_name@plt+0x18e1ad8>
    190c:			; <UNDEFINED> instruction: 0x8014f8d4
    1910:	vqrdmulh.s<illegal width 8>	d2, d0, d2
    1914:			; <UNDEFINED> instruction: 0x464280d9
    1918:			; <UNDEFINED> instruction: 0x46304651
    191c:	b	fedbf920 <sg_get_command_name@plt+0xfedbe80c>
    1920:	blcs	1f9b4 <sg_get_command_name@plt+0x1e8a0>
    1924:	cfldrdge	mvd15, [r5, #-252]!	; 0xffffff04
    1928:	teqeq	sl, sp	; <illegal shifter operand>
    192c:	mvnscc	pc, #79	; 0x4f
    1930:	andeq	pc, r2, #111	; 0x6f
    1934:	sfmvs	f4, 2, [r3, #-612]!	; 0xfffffd9c
    1938:	addsmi	fp, r0, #1, 30
    193c:	rscge	pc, r8, sp, asr #17
    1940:	teqls	fp, r0, lsl #2
    1944:	svclt	0x00083303
    1948:	subshi	pc, r4, r4, asr #17
    194c:	bvs	18faed8 <sg_get_command_name@plt+0x18f9dc4>
    1950:			; <UNDEFINED> instruction: 0xf8d42100
    1954:	blcs	e199c <sg_get_command_name@plt+0xe0888>
    1958:	strbmi	r9, [r0], -r3, lsl #20
    195c:	movwcs	fp, #4052	; 0xfd4
    1960:			; <UNDEFINED> instruction: 0xf7ff2301
    1964:			; <UNDEFINED> instruction: 0x9004ebb4
    1968:			; <UNDEFINED> instruction: 0xf0002800
    196c:	bvs	18e2174 <sg_get_command_name@plt+0x18e1060>
    1970:	vqrdmulh.s<illegal width 8>	d2, d0, d2
    1974:	stmdbls	r4, {r1, r5, r7, pc}
    1978:	ldrtmi	r4, [r0], -r2, asr #12
    197c:	b	fe03f980 <sg_get_command_name@plt+0xfe03e86c>
    1980:	blcs	1fa14 <sg_get_command_name@plt+0x1e900>
    1984:	cfstrdge	mvd15, [sl, #-252]	; 0xffffff04
    1988:	teqcs	sl, #3620864	; 0x374000
    198c:	mvnscc	pc, pc, asr #32
    1990:	andeq	pc, r1, pc, rrx
    1994:	sfmvs	f4, 2, [r3, #-556]!	; 0xfffffdd4
    1998:	addmi	fp, r2, #1, 30
    199c:	andcs	r9, r0, #4, 18	; 0x10000
    19a0:	eorsne	lr, sl, #3358720	; 0x334000
    19a4:			; <UNDEFINED> instruction: 0xf47f3302
    19a8:			; <UNDEFINED> instruction: 0xf8c4ad39
    19ac:	ldr	r8, [r5, #-84]!	; 0xffffffac
    19b0:	strteq	pc, [ip], #2271	; 0x8df
    19b4:	strbmi	r2, [r9], -r0, lsr #4
    19b8:			; <UNDEFINED> instruction: 0xf7ff4478
    19bc:	strb	lr, [ip, #-2718]!	; 0xfffff562
    19c0:	strteq	pc, [r0], #2271	; 0x8df
    19c4:	ldrbtmi	r2, [r8], #-1379	; 0xfffffa9d
    19c8:	b	fe5bf9cc <sg_get_command_name@plt+0xfe5be8b8>
    19cc:	bcs	1c35c <sg_get_command_name@plt+0x1b248>
    19d0:	cfldrdge	mvd15, [r9], #-508	; 0xfffffe04
    19d4:			; <UNDEFINED> instruction: 0xf8dfe43b
    19d8:	strcs	r0, [r1, #-1168]	; 0xfffffb70
    19dc:			; <UNDEFINED> instruction: 0xf7ff4478
    19e0:	ldr	lr, [sp], #-2700	; 0xfffff574
    19e4:	stmdaeq	r0, {r3, r6, r7, r8, ip, sp, lr, pc}
    19e8:			; <UNDEFINED> instruction: 0xf7ff4640
    19ec:			; <UNDEFINED> instruction: 0x4601eb34
    19f0:	ldrbteq	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    19f4:			; <UNDEFINED> instruction: 0xf7ff4478
    19f8:	ldrtmi	lr, [r0], -r0, lsl #21
    19fc:	b	a3fa00 <sg_get_command_name@plt+0xa3e8ec>
    1a00:	strmi	r4, [r5], -r0, asr #10
    1a04:			; <UNDEFINED> instruction: 0xf7ffd007
    1a08:	strmi	lr, [r1], -r6, lsr #22
    1a0c:	strbteq	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1a10:			; <UNDEFINED> instruction: 0xf7ff4478
    1a14:			; <UNDEFINED> instruction: 0x4628ea72
    1a18:	bl	13fa1c <sg_get_command_name@plt+0x13e908>
    1a1c:	strb	r4, [pc, #1541]!	; 2029 <sg_get_command_name@plt+0xf15>
    1a20:	movwls	r7, #18467	; 0x4823
    1a24:			; <UNDEFINED> instruction: 0xf0402b00
    1a28:	stmiavs	r1!, {r2, r5, r7, pc}^
    1a2c:	vmls.i8	d18, d0, d5
    1a30:	stmdbvc	r5!, {r3, r5, r7, r8, pc}
    1a34:	bvs	18efeb0 <sg_get_command_name@plt+0x18eed9c>
    1a38:			; <UNDEFINED> instruction: 0xf77f2b01
    1a3c:	ldmdage	r4!, {r0, r4, r5, r6, r7, r8, r9, fp, sp, pc}
    1a40:	bl	173fa44 <sg_get_command_name@plt+0x173e930>
    1a44:			; <UNDEFINED> instruction: 0xf0002800
    1a48:	stmiavs	r3!, {r0, r3, r5, r7, r8, pc}^
    1a4c:	vqrdmlah.s<illegal width 8>	d18, d0, d0
    1a50:			; <UNDEFINED> instruction: 0xf89481a0
    1a54:	svchi	0x00213030
    1a58:	blt	1250858 <sg_get_command_name@plt+0x124f744>
    1a5c:	addlt	r2, r9, #1024	; 0x400
    1a60:			; <UNDEFINED> instruction: 0xf8dfd906
    1a64:	tstls	r6, r0, lsl r4
    1a68:			; <UNDEFINED> instruction: 0xf7ff4478
    1a6c:	stmdbls	r6, {r2, r3, r4, r5, r6, r9, fp, sp, lr, pc}
    1a70:	bvc	feeac <sg_get_command_name@plt+0xfdd98>
    1a74:			; <UNDEFINED> instruction: 0xf8cd2200
    1a78:	cmpcs	r0, #0
    1a7c:	mlaseq	r0, r4, r8, pc	; <UNPREDICTABLE>
    1a80:	bl	3fa84 <sg_get_command_name@plt+0x3e970>
    1a84:			; <UNDEFINED> instruction: 0x465249fc
    1a88:	ldrbtmi	r2, [r9], #-1
    1a8c:	b	fee3fa90 <sg_get_command_name@plt+0xfee3e97c>
    1a90:			; <UNDEFINED> instruction: 0xf7ff2500
    1a94:	stmdbvc	r5!, {r0, r2, r6, r7, r8, r9, fp, ip, sp, pc}^
    1a98:	blls	1eff94 <sg_get_command_name@plt+0x1eee80>
    1a9c:			; <UNDEFINED> instruction: 0xf0402b00
    1aa0:	ldmmi	r6!, {r0, r3, r5, r6, r9, pc}^
    1aa4:			; <UNDEFINED> instruction: 0xf7ff4478
    1aa8:	stmdavc	r3!, {r3, r5, r9, fp, sp, lr, pc}^
    1aac:			; <UNDEFINED> instruction: 0xf0402b00
    1ab0:	ldrbmi	r8, [r5], -r8, asr #2
    1ab4:	strtmi	lr, [r8], r4, lsr #11
    1ab8:	ldmmi	r1!, {r1, r2, r6, r7, r9, sl, sp, lr, pc}^
    1abc:	stmdbls	r4, {r1, r6, r9, sl, lr}
    1ac0:			; <UNDEFINED> instruction: 0xf7ff4478
    1ac4:	smmla	r6, sl, sl, lr
    1ac8:	strbmi	r4, [r2], -lr, ror #17
    1acc:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
    1ad0:	b	4bfad4 <sg_get_command_name@plt+0x4be9c0>
    1ad4:			; <UNDEFINED> instruction: 0xf7ffe71f
    1ad8:			; <UNDEFINED> instruction: 0x4603ea76
    1adc:	ldmdavs	sp, {r1, r3, r5, r6, r7, fp, lr}
    1ae0:			; <UNDEFINED> instruction: 0xf7ff4478
    1ae4:			; <UNDEFINED> instruction: 0xf1b8ea1c
    1ae8:	andle	r0, r2, r0, lsl #30
    1aec:			; <UNDEFINED> instruction: 0xf7ff4640
    1af0:			; <UNDEFINED> instruction: 0xf8dbeafa
    1af4:	stmdacs	r0, {}	; <UNPREDICTABLE>
    1af8:	cfstrsge	mvf15, [r2, #252]	; 0xfc
    1afc:	stmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b00:			; <UNDEFINED> instruction: 0xf8cb2300
    1b04:	ldrb	r3, [fp, #-0]!
    1b08:	b	173fb0c <sg_get_command_name@plt+0x173e9f8>
    1b0c:			; <UNDEFINED> instruction: 0xf7ff6800
    1b10:	strmi	lr, [r5], -sl, lsl #21
    1b14:	teqeq	ip, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
    1b18:	b	3fb1c <sg_get_command_name@plt+0x3ea08>
    1b1c:	ldmmi	fp, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    1b20:	ldrbtmi	r4, [r8], #-1557	; 0xfffff9eb
    1b24:	stmib	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b28:	bllt	1ebfb2c <sg_get_command_name@plt+0x1ebea18>
    1b2c:			; <UNDEFINED> instruction: 0x461548d8
    1b30:			; <UNDEFINED> instruction: 0xf7ff4478
    1b34:			; <UNDEFINED> instruction: 0xf7ffe9e2
    1b38:	ldmmi	r6, {r0, r1, r4, r5, r6, r8, r9, fp, ip, sp, pc}^
    1b3c:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
    1b40:	ldmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b44:	bllt	1b3fb48 <sg_get_command_name@plt+0x1b3ea34>
    1b48:	ldrcs	r4, [pc, #-2259]	; 127d <sg_get_command_name@plt+0x169>
    1b4c:			; <UNDEFINED> instruction: 0xf7ff4478
    1b50:			; <UNDEFINED> instruction: 0xf7ffe9d4
    1b54:	ldmmi	r1, {r0, r2, r5, r6, r8, r9, fp, ip, sp, pc}^
    1b58:	ldrbtmi	r2, [r8], #-1311	; 0xfffffae1
    1b5c:	stmib	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b60:	bllt	17bfb64 <sg_get_command_name@plt+0x17bea50>
    1b64:	strcs	r4, [r1, #-2254]	; 0xfffff732
    1b68:			; <UNDEFINED> instruction: 0xf7ff4478
    1b6c:			; <UNDEFINED> instruction: 0xf7ffe9c6
    1b70:			; <UNDEFINED> instruction: 0xf8d4bb57
    1b74:	mcrcs	1, 0, r6, cr0, cr4, {1}
    1b78:	blge	147ec7c <sg_get_command_name@plt+0x147db68>
    1b7c:			; <UNDEFINED> instruction: 0xf7ff4630
    1b80:	stmdacs	r0, {r4, r9, fp, sp, lr, pc}
    1b84:	blge	12fec88 <sg_get_command_name@plt+0x12fdb74>
    1b88:	stmibvs	r3!, {r0, fp, sp}^
    1b8c:	eorshi	pc, ip, #0
    1b90:	vqrdmulh.s<illegal width 8>	d2, d0, d0
    1b94:	stmibmi	r3, {r4, r8, r9, pc}^
    1b98:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    1b9c:	b	1b3fba0 <sg_get_command_name@plt+0x1b3ea8c>
    1ba0:	beq	fe43d3c8 <sg_get_command_name@plt+0xfe43c2b4>
    1ba4:			; <UNDEFINED> instruction: 0xf0002800
    1ba8:	blmi	fefe2960 <sg_get_command_name@plt+0xfefe184c>
    1bac:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1bb0:	bmi	fefa67e4 <sg_get_command_name@plt+0xfefa56d0>
    1bb4:	ldmibvc	r6!, {r0, r2, r3, r8, sl, ip, sp, lr, pc}^
    1bb8:	movwcs	r4, #3773	; 0xebd
    1bbc:			; <UNDEFINED> instruction: 0xf50d447a
    1bc0:	ldrbtmi	r7, [lr], #-2563	; 0xfffff5fd
    1bc4:	bls	43d3ec <sg_get_command_name@plt+0x43c2d8>
    1bc8:	bcs	fe43d3f4 <sg_get_command_name@plt+0xfe43c2e0>
    1bcc:	movwls	r9, #37639	; 0x9307
    1bd0:	mvncc	pc, sp, lsl #17
    1bd4:	eorlt	pc, r8, sp, asr #17
    1bd8:	and	r9, sl, r8, lsl #8
    1bdc:	bcs	43d444 <sg_get_command_name@plt+0x43c330>
    1be0:	andsvc	r2, r3, r0, lsl #6
    1be4:	movwcc	r9, #6919	; 0x1b07
    1be8:			; <UNDEFINED> instruction: 0xf5b39307
    1bec:			; <UNDEFINED> instruction: 0xf0007f00
    1bf0:	mrc	2, 0, r8, cr8, cr11, {7}
    1bf4:	vst1.32	{d18-d19}, [pc :64], r0
    1bf8:	ldrbmi	r7, [r0], -r0, lsl #2
    1bfc:	stmdb	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c00:			; <UNDEFINED> instruction: 0xf0002800
    1c04:			; <UNDEFINED> instruction: 0x465082f1
    1c08:	stmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c0c:	rscle	r2, r5, r0, lsl #16
    1c10:	strmi	r1, [r4], -r3, asr #28
    1c14:	andcs	pc, r3, sl, lsl r8	; <UNPREDICTABLE>
    1c18:			; <UNDEFINED> instruction: 0xf0002a0a
    1c1c:	blls	122324 <sg_get_command_name@plt+0x121210>
    1c20:	cdp	3, 1, cr9, cr8, cr6, {0}
    1c24:	ldmdavc	fp, {r4, r9, fp, ip, sp}
    1c28:			; <UNDEFINED> instruction: 0xf0002b00
    1c2c:			; <UNDEFINED> instruction: 0xf7ff81b6
    1c30:			; <UNDEFINED> instruction: 0xf89ae9b2
    1c34:	strmi	r1, [sl], -r0
    1c38:			; <UNDEFINED> instruction: 0xf8336803
    1c3c:	ldrbeq	r3, [fp], #17
    1c40:	subshi	pc, r1, #0, 2
    1c44:	mrc	6, 0, r4, cr8, cr1, {6}
    1c48:	movwcs	r2, #2576	; 0xa10
    1c4c:	mrc	0, 0, r7, cr9, cr3, {0}
    1c50:			; <UNDEFINED> instruction: 0x46481a90
    1c54:	b	133fc58 <sg_get_command_name@plt+0x133eb44>
    1c58:	strmi	r4, [r5], -r0, lsr #5
    1c5c:			; <UNDEFINED> instruction: 0xf819d0c2
    1c60:	bne	909c68 <sg_get_command_name@plt+0x908b54>
    1c64:	bcs	8d2e70 <sg_get_command_name@plt+0x8d1d5c>
    1c68:	ldmibmi	r2, {r2, r3, r4, r5, r7, ip, lr, pc}
    1c6c:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    1c70:	b	fbfc74 <sg_get_command_name@plt+0xfbeb60>
    1c74:	sfmle	f4, 4, [r6, #-528]	; 0xfffffdf0
    1c78:	andcs	pc, r0, r9, lsl r8	; <UNPREDICTABLE>
    1c7c:	andle	r2, r2, sp, lsl #20
    1c80:			; <UNDEFINED> instruction: 0xf0402a23
    1c84:	sfmls	f0, 1, [r9], {235}	; 0xeb
    1c88:	bge	43d4b4 <sg_get_command_name@plt+0x43c3a0>
    1c8c:	eorhi	pc, r8, #14614528	; 0xdf0000
    1c90:	blls	22d8d0 <sg_get_command_name@plt+0x22c7bc>
    1c94:	ldreq	pc, [r0, #-260]!	; 0xfffffefc
    1c98:			; <UNDEFINED> instruction: 0xf04f44f8
    1c9c:	ldrmi	r0, [sp], #-2816	; 0xfffff500
    1ca0:	eor	r4, lr, sl, asr #13
    1ca4:	ldrdls	pc, [r0], -r7
    1ca8:	svceq	0x00fff1b9
    1cac:	rsbhi	pc, r0, #0, 4
    1cb0:	cmplt	fp, r6, lsl #22
    1cb4:			; <UNDEFINED> instruction: 0xf7ff4650
    1cb8:	stmdacs	r1, {r2, r4, r5, r6, r8, fp, sp, lr, pc}
    1cbc:	cdp	15, 1, cr11, cr8, cr2, {0}
    1cc0:			; <UNDEFINED> instruction: 0xf89a3a10
    1cc4:	andsvc	r2, sl, r0
    1cc8:	andeq	lr, r4, #11264	; 0x2c00
    1ccc:	svcvc	0x0082f5b2
    1cd0:	eorshi	pc, r9, #128, 4
    1cd4:	blls	7fcf0 <sg_get_command_name@plt+0x7ebdc>
    1cd8:			; <UNDEFINED> instruction: 0x46314650
    1cdc:	stmdbeq	r1, {r0, r1, r3, r8, ip, sp, lr, pc}
    1ce0:	ldmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ce4:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    1ce8:	orrhi	pc, sl, r0
    1cec:			; <UNDEFINED> instruction: 0xf7ff4631
    1cf0:			; <UNDEFINED> instruction: 0xf81bea00
    1cf4:	bl	2c9cfc <sg_get_command_name@plt+0x2c8be8>
    1cf8:	bcs	4500 <sg_get_command_name@plt+0x33ec>
    1cfc:	orrhi	pc, r0, r0
    1d00:	ldrtmi	r4, [sl], -fp, asr #13
    1d04:	ldrbmi	r4, [r0], -r1, asr #12
    1d08:	stmdb	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d0c:	sbcle	r2, r9, r1, lsl #16
    1d10:	mrc	6, 0, r4, cr9, cr1, {6}
    1d14:			; <UNDEFINED> instruction: 0xf899aa10
    1d18:	bcs	8c9d20 <sg_get_command_name@plt+0x8c8c0c>
    1d1c:	bcs	375d2c <sg_get_command_name@plt+0x374c18>
    1d20:	addhi	pc, sp, #64	; 0x40
    1d24:	ldrbmi	r9, [fp], #-2825	; 0xfffff4f7
    1d28:	ldrb	r9, [fp, -r9, lsl #6]
    1d2c:	stmdb	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d30:			; <UNDEFINED> instruction: 0xf7ff6800
    1d34:			; <UNDEFINED> instruction: 0x4605e978
    1d38:	ldrbtmi	r4, [r8], #-2144	; 0xfffff7a0
    1d3c:	stmia	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d40:			; <UNDEFINED> instruction: 0x4630e6d1
    1d44:			; <UNDEFINED> instruction: 0xf7ff6925
    1d48:			; <UNDEFINED> instruction: 0xf1aae968
    1d4c:	blcs	429a4 <sg_get_command_name@plt+0x41890>
    1d50:			; <UNDEFINED> instruction: 0xf1bad903
    1d54:			; <UNDEFINED> instruction: 0xf47f0f00
    1d58:	bl	fe96d254 <sg_get_command_name@plt+0xfe96c140>
    1d5c:	ldrbmi	r0, [r5], -r0, lsl #18
    1d60:	ldmdami	r7, {r0, r2, r6, r7, sl, sp, lr, pc}^
    1d64:	ldrbtmi	r2, [r8], #-1295	; 0xfffffaf1
    1d68:	stmia	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d6c:	ldmdami	r5, {r0, r1, r3, r4, r5, r7, r9, sl, sp, lr, pc}^
    1d70:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
    1d74:	stmia	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d78:			; <UNDEFINED> instruction: 0xf7ff200c
    1d7c:			; <UNDEFINED> instruction: 0x4605e954
    1d80:	ldmdami	r1, {r1, r2, r3, r4, r5, sl, sp, lr, pc}^
    1d84:	strcs	r2, [r1, #-262]	; 0xfffffefa
    1d88:			; <UNDEFINED> instruction: 0xf7ff4478
    1d8c:			; <UNDEFINED> instruction: 0xf7ffe8b6
    1d90:			; <UNDEFINED> instruction: 0xf894ba47
    1d94:			; <UNDEFINED> instruction: 0xf0011031
    1d98:			; <UNDEFINED> instruction: 0xe669011f
    1d9c:	mlaseq	r0, r4, r8, pc	; <UNPREDICTABLE>
    1da0:	subscs	sl, r0, #134144	; 0x20c00
    1da4:			; <UNDEFINED> instruction: 0xf7ff2101
    1da8:	stmdbmi	r8, {r1, r2, r3, r6, fp, sp, lr, pc}^
    1dac:			; <UNDEFINED> instruction: 0x46024479
    1db0:			; <UNDEFINED> instruction: 0xf7ff2001
    1db4:	strbt	lr, [fp], -r6, lsr #18
    1db8:	ldrbtmi	r4, [r8], #-2117	; 0xfffff7bb
    1dbc:	ldm	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1dc0:	svclt	0x0000e41e
    1dc4:	muleq	r1, r4, sp
    1dc8:	andeq	r0, r0, r0, lsl r1
    1dcc:	andeq	r2, r1, r4, lsr #29
    1dd0:	andeq	r1, r0, r2, lsl #6
    1dd4:	andeq	r2, r1, r8, asr sp
    1dd8:	andeq	r1, r0, ip, ror #6
    1ddc:	andeq	r2, r1, lr, asr #24
    1de0:	andeq	r1, r0, r8, lsl #11
    1de4:	andeq	r1, r0, ip, lsr #11
    1de8:	andeq	r1, r0, sl, lsr #10
    1dec:	andeq	r0, r0, ip, lsr #2
    1df0:	andeq	r1, r0, lr, asr #29
    1df4:			; <UNDEFINED> instruction: 0x00001eb8
    1df8:	andeq	r1, r0, r6, lsr ip
    1dfc:	andeq	r1, r0, ip, lsl #2
    1e00:	andeq	r1, r0, r2, lsl #24
    1e04:	andeq	r1, r0, r0, asr #24
    1e08:	andeq	r1, r0, r0, asr #24
    1e0c:	andeq	r1, r0, ip, asr sl
    1e10:	andeq	r1, r0, lr, lsr r4
    1e14:	andeq	r0, r0, r4, lsl r1
    1e18:	andeq	r0, r0, r4, lsr #31
    1e1c:	andeq	r1, r0, ip, lsr #7
    1e20:	andeq	r1, r0, r6, ror #22
    1e24:	ldrdeq	r1, [r0], -r2
    1e28:	ldrdeq	r1, [r0], -r4
    1e2c:	andeq	r0, r0, lr, lsr pc
    1e30:	andeq	r1, r0, r0, asr #20
    1e34:	andeq	r1, r0, r4, ror sl
    1e38:	andeq	r1, r0, r2, ror sl
    1e3c:	strdeq	r1, [r0], -sl
    1e40:	andeq	r1, r0, r0, lsl sl
    1e44:			; <UNDEFINED> instruction: 0x00001bb6
    1e48:	andeq	r1, r0, r8, asr #20
    1e4c:	andeq	r1, r0, r6, ror #20
    1e50:	andeq	r1, r0, r6, ror #20
    1e54:	muleq	r0, r8, sl
    1e58:	andeq	r1, r0, lr, lsr #19
    1e5c:	andeq	r1, r0, r0, lsr #19
    1e60:	strdeq	r1, [r0], -r0
    1e64:			; <UNDEFINED> instruction: 0x000015be
    1e68:	andeq	r0, r0, r4, ror fp
    1e6c:	andeq	r1, r0, ip, lsl #15
    1e70:	andeq	r1, r0, r0, lsl #15
    1e74:	andeq	r0, r0, r4, lsr #26
    1e78:	andeq	r0, r0, lr, asr sp
    1e7c:	andeq	r1, r0, r8, ror r7
    1e80:	muleq	r0, r4, r5
    1e84:	andeq	r1, r0, r6, ror #10
    1e88:			; <UNDEFINED> instruction: 0x000014b4
    1e8c:	andeq	r0, r0, sl, ror #19
    1e90:			; <UNDEFINED> instruction: 0x000009b8
    1e94:	andeq	r0, r0, lr, ror #19
    1e98:	andeq	r0, r0, ip, lsr r9
    1e9c:	andeq	r0, r0, lr, ror #18
    1ea0:	andeq	r0, r0, r0, asr #18
    1ea4:	muleq	r0, r2, sl
    1ea8:	andeq	r0, r0, ip, lsl r1
    1eac:	andeq	r0, r0, r4, asr #21
    1eb0:	andeq	r0, r0, lr, asr fp
    1eb4:	andeq	r0, r0, r6, lsl sl
    1eb8:	andeq	r0, r0, r0, lsr sl
    1ebc:	ldrdeq	r1, [r0], -lr
    1ec0:	andeq	r1, r0, r6, ror #4
    1ec4:	andeq	r1, r0, r6, ror r2
    1ec8:	andeq	r0, r0, r4, ror #19
    1ecc:	andeq	r0, r0, ip, asr sl
    1ed0:	andeq	r1, r0, r2, ror #9
    1ed4:	ldmda	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ed8:			; <UNDEFINED> instruction: 0x46d3465c
    1edc:	cdp	13, 1, cr9, cr8, cr7, {0}
    1ee0:			; <UNDEFINED> instruction: 0xf8d09a10
    1ee4:	stmiami	fp!, {sp, pc}^
    1ee8:			; <UNDEFINED> instruction: 0xf7ff4478
    1eec:			; <UNDEFINED> instruction: 0x4650e818
    1ef0:	ldm	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1ef4:			; <UNDEFINED> instruction: 0xf43f2800
    1ef8:	strmi	sl, [r5], -sl, ror #25
    1efc:	stmiami	r6!, {r0, r1, r4, r5, r6, r7, r8, sl, sp, lr, pc}^
    1f00:	strcs	r4, [pc, #-1628]	; 18ac <sg_get_command_name@plt+0x798>
    1f04:	ldrbtmi	r4, [r8], #-1747	; 0xfffff92d
    1f08:	svc	0x00f6f7fe
    1f0c:			; <UNDEFINED> instruction: 0xf894e5eb
    1f10:			; <UNDEFINED> instruction: 0xf1baa002
    1f14:			; <UNDEFINED> instruction: 0xf0000f00
    1f18:			; <UNDEFINED> instruction: 0xf8df80da
    1f1c:	ldrbtmi	sl, [sl], #896	; 0x380
    1f20:	bllt	ffd7ff24 <sg_get_command_name@plt+0xffd7ee10>
    1f24:	stmdbvs	r1!, {r1, r2, r3, r4, r6, r7, fp, lr}^
    1f28:			; <UNDEFINED> instruction: 0xf7fe4478
    1f2c:	andcs	lr, ip, r6, ror #31
    1f30:	ldmda	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1f34:	ldrb	r4, [r6, #1541]	; 0x605
    1f38:			; <UNDEFINED> instruction: 0xf7fe2001
    1f3c:	stmdacs	r0, {r4, r7, r8, r9, sl, fp, sp, lr, pc}
    1f40:	teqhi	r1, r0, asr #5	; <UNPREDICTABLE>
    1f44:	strbmi	r9, [sl], -r4, lsl #18
    1f48:			; <UNDEFINED> instruction: 0xf7ff2001
    1f4c:	strbmi	lr, [r8, #-2144]	; 0xfffff7a0
    1f50:	blge	15bf054 <sg_get_command_name@plt+0x15bdf40>
    1f54:	ldmda	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f58:			; <UNDEFINED> instruction: 0xf7ff6800
    1f5c:	strmi	lr, [r0], r4, ror #16
    1f60:	svceq	0x0000f1ba
    1f64:			; <UNDEFINED> instruction: 0xf8dfd102
    1f68:	ldrbtmi	sl, [sl], #828	; 0x33c
    1f6c:			; <UNDEFINED> instruction: 0xf7fe4650
    1f70:	str	lr, [r0], #-4054	; 0xfffff02a
    1f74:	ldrbtmi	r4, [r8], #-2252	; 0xfffff734
    1f78:	svc	0x00bef7fe
    1f7c:	strtmi	r6, [r8], -r3, ror #20
    1f80:	blcs	287a4 <sg_get_command_name@plt+0x27690>
    1f84:	svclt	0x00d44649
    1f88:	movwcs	r2, #4864	; 0x1300
    1f8c:	svc	0x00baf7fe
    1f90:	ldrbtmi	r4, [r8], #-2246	; 0xfffff73a
    1f94:	svc	0x00b0f7fe
    1f98:	ldrbmi	lr, [r1], r7, lsl #11
    1f9c:			; <UNDEFINED> instruction: 0xf04fe657
    1fa0:			; <UNDEFINED> instruction: 0xf80a0900
    1fa4:	blcs	25fb8 <sg_get_command_name@plt+0x24ea4>
    1fa8:	mrcge	4, 0, APSR_nzcv, cr8, cr15, {1}
    1fac:			; <UNDEFINED> instruction: 0xf8cd461c
    1fb0:			; <UNDEFINED> instruction: 0xe6369018
    1fb4:	mulcc	r0, sl, r8
    1fb8:			; <UNDEFINED> instruction: 0xf47f2b2d
    1fbc:			; <UNDEFINED> instruction: 0xf8dfaba8
    1fc0:	ldrbtmi	sl, [sl], #752	; 0x2f0
    1fc4:	bllt	fe8fffc8 <sg_get_command_name@plt+0xfe8feeb4>
    1fc8:	svc	0x00fcf7fe
    1fcc:			; <UNDEFINED> instruction: 0xf7ff6800
    1fd0:	strmi	lr, [r0], sl, lsr #16
    1fd4:			; <UNDEFINED> instruction: 0xf7fe4650
    1fd8:	blls	1fde68 <sg_get_command_name@plt+0x1fcd54>
    1fdc:			; <UNDEFINED> instruction: 0xf47f2b01
    1fe0:			; <UNDEFINED> instruction: 0xf7ffabc7
    1fe4:	ldmmi	r3!, {r3, r6, r7, r8, r9, fp, ip, sp, pc}
    1fe8:	ldrbtmi	r4, [r8], #-1605	; 0xfffff9bb
    1fec:	svc	0x0084f7fe
    1ff0:			; <UNDEFINED> instruction: 0x46484651
    1ff4:	rscscc	pc, pc, #79	; 0x4f
    1ff8:	stmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ffc:	bllt	40000 <sg_get_command_name@plt+0x3eeec>
    2000:	bge	43d86c <sg_get_command_name@plt+0x43c758>
    2004:	str	r4, [sp], fp, asr #13
    2008:	bcs	b600d8 <sg_get_command_name@plt+0xb5efc4>
    200c:	cfstrdge	mvd15, [r0, #508]	; 0x1fc
    2010:	vldrle	d18, [r4, #-0]
    2014:			; <UNDEFINED> instruction: 0xf04f4605
    2018:			; <UNDEFINED> instruction: 0xf10d0800
    201c:	vst2.<illegal width 64>	{d16,d18}, [pc :64], r0
    2020:	strbmi	r7, [r0], -r2, lsl #5
    2024:			; <UNDEFINED> instruction: 0xf7fe4649
    2028:	mcrne	15, 0, lr, cr7, cr8, {1}
    202c:	adcshi	pc, r2, r0, asr #6
    2030:	beq	e3e46c <sg_get_command_name@plt+0xe3d358>
    2034:	andcs	r4, r3, r1, asr #12
    2038:			; <UNDEFINED> instruction: 0xf7fe4652
    203c:	ldmdblt	r0!, {r1, r2, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    2040:			; <UNDEFINED> instruction: 0x3010f8da
    2044:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    2048:	svcpl	0x0080f5b3
    204c:	rscvs	sp, r7, r6, lsl r0
    2050:			; <UNDEFINED> instruction: 0xf0002d00
    2054:	bvs	18e2370 <sg_get_command_name@plt+0x18e125c>
    2058:			; <UNDEFINED> instruction: 0xf77f2b02
    205c:	ldmmi	r6, {r1, r2, r5, r6, r7, sl, fp, sp, pc}
    2060:	teqcs	r4, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
    2064:	ldrbtmi	r6, [r8], #-2273	; 0xfffff71f
    2068:	svc	0x0046f7fe
    206c:	ldmdage	r4!, {r0, r5, r6, r7, fp, sp, lr}
    2070:	rscscc	pc, pc, #79	; 0x4f
    2074:	stmda	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2078:	strmi	lr, [r7], #-1239	; 0xfffffb29
    207c:	svcvc	0x0082f5b7
    2080:			; <UNDEFINED> instruction: 0xf5c7dae5
    2084:	bl	25ea94 <sg_get_command_name@plt+0x25d980>
    2088:	strbmi	r0, [r0], -r7, lsl #2
    208c:	svc	0x0004f7fe
    2090:	sbcsle	r2, ip, r0, lsl #16
    2094:			; <UNDEFINED> instruction: 0xf7fedaf1
    2098:	stmdavs	r0, {r1, r2, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    209c:	svc	0x00daf7fe
    20a0:			; <UNDEFINED> instruction: 0x46024631
    20a4:	ldrbtmi	r4, [r8], #-2181	; 0xfffff77b
    20a8:	svc	0x0026f7fe
    20ac:			; <UNDEFINED> instruction: 0xf47f2d00
    20b0:			; <UNDEFINED> instruction: 0x4640a8b6
    20b4:			; <UNDEFINED> instruction: 0xf7ff2501
    20b8:			; <UNDEFINED> instruction: 0xf7ffe816
    20bc:	blmi	fe030388 <sg_get_command_name@plt+0xfe02f274>
    20c0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    20c4:	ldmdavs	fp, {r0, r1, r3, r8, r9, ip, pc}
    20c8:	bcc	fe43d8f0 <sg_get_command_name@plt+0xfe43c7dc>
    20cc:	ldmdami	sp!, {r0, r4, r5, r6, r8, sl, sp, lr, pc}^
    20d0:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
    20d4:	svc	0x0010f7fe
    20d8:	ldrbmi	r9, [r2], -r4, lsl #16
    20dc:			; <UNDEFINED> instruction: 0xf7fe4649
    20e0:			; <UNDEFINED> instruction: 0xf7ffeff0
    20e4:	vnmls.f32	s22, s17, s26
    20e8:	svcge	0x000e5a10
    20ec:	movwcs	r4, #2422	; 0x976
    20f0:	beq	43d958 <sg_get_command_name@plt+0x43c844>
    20f4:	rsbvc	r4, sl, r9, ror r4
    20f8:	adcvc	r4, fp, sl, lsr r6
    20fc:	svc	0x0068f7fe
    2100:			; <UNDEFINED> instruction: 0xf0402801
    2104:	ldmdavs	sl!, {r1, r2, r3, r7, pc}
    2108:	biceq	pc, pc, #1073741827	; 0x40000003
    210c:			; <UNDEFINED> instruction: 0x3c019909
    2110:	stmdbcs	sp, {r0, r2, r3, r9, ip, sp, lr, pc}
    2114:	ldr	r5, [r6, #1114]	; 0x45a
    2118:	svc	0x0054f7fe
    211c:			; <UNDEFINED> instruction: 0xf7fe6800
    2120:	strmi	lr, [r0], r2, lsl #31
    2124:			; <UNDEFINED> instruction: 0xf7fe4650
    2128:			; <UNDEFINED> instruction: 0xf7ffeefa
    212c:	stmdami	r7!, {r2, r5, r8, r9, fp, ip, sp, pc}^
    2130:	stmdaeq	pc, {r0, r1, r2, r3, r6, ip, sp, lr, pc}	; <UNPREDICTABLE>
    2134:			; <UNDEFINED> instruction: 0xf7fe4478
    2138:	blls	1fdd08 <sg_get_command_name@plt+0x1fcbf4>
    213c:			; <UNDEFINED> instruction: 0xf47f2b01
    2140:			; <UNDEFINED> instruction: 0xf7ffab17
    2144:	stmdbmi	r2!, {r2, r3, r4, r8, r9, fp, ip, sp, pc}^
    2148:	ldrbtmi	r4, [r9], #-2146	; 0xfffff79e
    214c:	ldrdlt	pc, [r8], -sp	; <UNPREDICTABLE>
    2150:	cfstrsls	mvf4, [r8], {120}	; 0x78
    2154:	mrc	7, 6, APSR_nzcv, cr0, cr14, {7}
    2158:	beq	fe43d9c0 <sg_get_command_name@plt+0xfe43c8ac>
    215c:	ldmdavs	fp, {r0, r1, r3, r8, r9, fp, ip, pc}
    2160:			; <UNDEFINED> instruction: 0xf43f4298
    2164:	strcs	sl, [r1, #-2140]	; 0xfffff7a4
    2168:	svc	0x0062f7fe
    216c:	ldmdalt	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2170:	mrc	6, 0, r4, cr9, cr0, {6}
    2174:	bls	1ec9bc <sg_get_command_name@plt+0x1eb8a8>
    2178:	ldmdami	r8, {r0, r1, r2, r4, r6, r8, fp, lr}^
    217c:	ldrbtmi	r3, [r9], #-513	; 0xfffffdff
    2180:	ldrdlt	pc, [r8], -sp	; <UNPREDICTABLE>
    2184:	cfstrsls	mvf4, [r8], {120}	; 0x78
    2188:	movweq	lr, #43944	; 0xaba8
    218c:			; <UNDEFINED> instruction: 0xf7fe3301
    2190:			; <UNDEFINED> instruction: 0xe7e1eeb4
    2194:	ldmdami	r2, {r3, r4, r8, ip, lr, pc}^
    2198:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    219c:	mcr	7, 5, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    21a0:			; <UNDEFINED> instruction: 0xf7fee784
    21a4:	stmdami	pc, {r2, r5, r7, r9, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    21a8:	stmdaeq	pc, {r0, r1, r2, r3, r6, ip, sp, lr, pc}	; <UNPREDICTABLE>
    21ac:			; <UNDEFINED> instruction: 0xf7fe4478
    21b0:			; <UNDEFINED> instruction: 0xf7ffeeb6
    21b4:	smlattcs	r0, r4, sl, fp
    21b8:			; <UNDEFINED> instruction: 0xf7fe4630
    21bc:			; <UNDEFINED> instruction: 0xf1b0eece
    21c0:	blle	8041c8 <sg_get_command_name@plt+0x8030b4>
    21c4:	str	r2, [r8, -r0, lsl #10]!
    21c8:	mrc	7, 7, APSR_nzcv, cr12, cr14, {7}
    21cc:			; <UNDEFINED> instruction: 0xf7fe6800
    21d0:	ldrtmi	lr, [r1], -r2, asr #30
    21d4:	stmdami	r4, {r1, r9, sl, lr}^
    21d8:			; <UNDEFINED> instruction: 0xf7fe4478
    21dc:	strb	lr, [r5, -lr, lsl #29]!
    21e0:			; <UNDEFINED> instruction: 0xf7fe4640
    21e4:	ldr	lr, [r6, -r0, lsl #31]!
    21e8:	beq	fe43da50 <sg_get_command_name@plt+0xfe43c93c>
    21ec:			; <UNDEFINED> instruction: 0x9c089b0b
    21f0:	ldmdavs	fp, {r0, r3, r9, fp, ip, pc}
    21f4:	ldrdlt	pc, [r8], -sp	; <UNPREDICTABLE>
    21f8:	addsmi	r6, r8, #226	; 0xe2
    21fc:	svcge	0x002bf43f
    2200:	svc	0x0016f7fe
    2204:			; <UNDEFINED> instruction: 0xf7fee727
    2208:	strcs	lr, [r1, #-3806]	; 0xfffff122
    220c:			; <UNDEFINED> instruction: 0xf7fe6800
    2210:	ldrtmi	lr, [r1], -r2, lsr #30
    2214:	ldmdami	r5!, {r1, r9, sl, lr}
    2218:			; <UNDEFINED> instruction: 0xf7fe4478
    221c:			; <UNDEFINED> instruction: 0xf7feee6e
    2220:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, pc}^
    2224:	ldmdbmi	r2!, {r0, r1, r2, sl, ip, sp}
    2228:	movwcc	r4, #6194	; 0x1832
    222c:	bcs	43da94 <sg_get_command_name@plt+0x43c980>
    2230:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    2234:	ldrdlt	pc, [r8], -sp	; <UNPREDICTABLE>
    2238:	mrc	7, 2, APSR_nzcv, cr14, cr14, {7}
    223c:	bls	1fc074 <sg_get_command_name@plt+0x1faf60>
    2240:	movweq	lr, #43945	; 0xaba9
    2244:	movwcc	r4, #6444	; 0x192c
    2248:	andcc	r4, r1, #44, 16	; 0x2c0000
    224c:			; <UNDEFINED> instruction: 0xf8dd4479
    2250:	ldrbtmi	fp, [r8], #-40	; 0xffffffd8
    2254:			; <UNDEFINED> instruction: 0xf7fe9c08
    2258:			; <UNDEFINED> instruction: 0xe77dee50
    225c:	bls	1c8310 <sg_get_command_name@plt+0x1c71fc>
    2260:	movwcc	r4, #6439	; 0x1927
    2264:	andcc	r4, r1, #2555904	; 0x270000
    2268:			; <UNDEFINED> instruction: 0xf8dd4479
    226c:	ldrbtmi	fp, [r8], #-40	; 0xffffffd8
    2270:			; <UNDEFINED> instruction: 0xf7fe9c08
    2274:	strb	lr, [pc, -r2, asr #28]!
    2278:			; <UNDEFINED> instruction: 0xf7fe4640
    227c:			; <UNDEFINED> instruction: 0xf7ffef34
    2280:	stmdami	r1!, {r2, r6, r8, r9, fp, ip, sp, pc}
    2284:	strcs	r4, [r1, #-1585]	; 0xfffff9cf
    2288:			; <UNDEFINED> instruction: 0xf7fe4478
    228c:			; <UNDEFINED> instruction: 0xf7feee36
    2290:	svclt	0x0000bfc7
    2294:	andeq	r1, r0, r0, asr #1
    2298:	andeq	r1, r0, r6, asr #1
    229c:	andeq	r0, r0, sl, asr #10
    22a0:	andeq	r1, r0, r0, asr #1
    22a4:	strdeq	r0, [r0], -lr
    22a8:	andeq	r1, r0, sl, ror #5
    22ac:	ldrdeq	r0, [r0], -r2
    22b0:	andeq	r0, r0, r6, lsr #9
    22b4:	andeq	r1, r0, r2, asr #2
    22b8:	andeq	r0, r0, r2, ror #13
    22bc:	andeq	r0, r0, r6, ror #10
    22c0:	andeq	r0, r0, ip, lsl r1
    22c4:	ldrdeq	r1, [r0], -lr
    22c8:	andeq	r0, r0, ip, asr r5
    22cc:	andeq	r0, r0, r0, ror #28
    22d0:	andeq	r1, r0, r2, lsr r2
    22d4:			; <UNDEFINED> instruction: 0x000005b4
    22d8:	strdeq	r1, [r0], -lr
    22dc:	andeq	r0, r0, ip, asr #10
    22e0:	andeq	r0, r0, lr, lsr #8
    22e4:	andeq	r0, r0, r8, ror #27
    22e8:	andeq	r0, r0, r4, lsl r4
    22ec:	andeq	r0, r0, ip, lsl #7
    22f0:	andeq	r1, r0, ip, asr #2
    22f4:	andeq	r0, r0, r2, lsr #8
    22f8:	andeq	r1, r0, r0, lsr r1
    22fc:	ldrdeq	r0, [r0], -r2
    2300:	andeq	r1, r0, r4, lsl r1
    2304:	andeq	r0, r0, r2, lsr r4
    2308:	andeq	r0, r0, r8, lsr #7
    230c:	bleq	3e450 <sg_get_command_name@plt+0x3d33c>
    2310:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    2314:	strbtmi	fp, [sl], -r2, lsl #24
    2318:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    231c:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    2320:	ldrmi	sl, [sl], #776	; 0x308
    2324:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    2328:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    232c:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    2330:			; <UNDEFINED> instruction: 0xf85a4b06
    2334:	stmdami	r6, {r0, r1, ip, sp}
    2338:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    233c:	mrc	7, 0, APSR_nzcv, cr8, cr14, {7}
    2340:	mcr	7, 6, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    2344:	andeq	r1, r1, ip, lsl #23
    2348:	andeq	r0, r0, r4, lsl #2
    234c:	andeq	r0, r0, r0, lsr #2
    2350:	andeq	r0, r0, r4, lsr #2
    2354:	ldr	r3, [pc, #20]	; 2370 <sg_get_command_name@plt+0x125c>
    2358:	ldr	r2, [pc, #20]	; 2374 <sg_get_command_name@plt+0x1260>
    235c:	add	r3, pc, r3
    2360:	ldr	r2, [r3, r2]
    2364:	cmp	r2, #0
    2368:	bxeq	lr
    236c:	b	f7c <__gmon_start__@plt>
    2370:	andeq	r1, r1, ip, ror #22
    2374:	andeq	r0, r0, r8, lsl r1
    2378:	blmi	1d4398 <sg_get_command_name@plt+0x1d3284>
    237c:	bmi	1d3564 <sg_get_command_name@plt+0x1d2450>
    2380:	addmi	r4, r3, #2063597568	; 0x7b000000
    2384:	andle	r4, r3, sl, ror r4
    2388:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    238c:	ldrmi	fp, [r8, -r3, lsl #2]
    2390:	svclt	0x00004770
    2394:	andeq	r1, r1, r8, lsl #27
    2398:	andeq	r1, r1, r4, lsl #27
    239c:	andeq	r1, r1, r8, asr #22
    23a0:	andeq	r0, r0, ip, lsl #2
    23a4:	stmdbmi	r9, {r3, fp, lr}
    23a8:	bmi	253590 <sg_get_command_name@plt+0x25247c>
    23ac:	bne	253598 <sg_get_command_name@plt+0x252484>
    23b0:	svceq	0x00cb447a
    23b4:			; <UNDEFINED> instruction: 0x01a1eb03
    23b8:	andle	r1, r3, r9, asr #32
    23bc:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    23c0:	ldrmi	fp, [r8, -r3, lsl #2]
    23c4:	svclt	0x00004770
    23c8:	andeq	r1, r1, ip, asr sp
    23cc:	andeq	r1, r1, r8, asr sp
    23d0:	andeq	r1, r1, ip, lsl fp
    23d4:	andeq	r0, r0, r8, lsr #2
    23d8:	blmi	2af800 <sg_get_command_name@plt+0x2ae6ec>
    23dc:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    23e0:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    23e4:	blmi	270998 <sg_get_command_name@plt+0x26f884>
    23e8:	ldrdlt	r5, [r3, -r3]!
    23ec:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    23f0:			; <UNDEFINED> instruction: 0xf7fe6818
    23f4:			; <UNDEFINED> instruction: 0xf7ffed3a
    23f8:	blmi	1c22fc <sg_get_command_name@plt+0x1c11e8>
    23fc:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2400:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    2404:	andeq	r1, r1, r6, lsr #26
    2408:	andeq	r1, r1, ip, ror #21
    240c:	andeq	r0, r0, r8, lsl #2
    2410:	andeq	r1, r1, r2, lsl ip
    2414:	andeq	r1, r1, r6, lsl #26
    2418:	svclt	0x0000e7c4
    241c:	mvnsmi	lr, #737280	; 0xb4000
    2420:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    2424:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    2428:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    242c:	ldcl	7, cr15, [r4], #1016	; 0x3f8
    2430:	blne	1d9362c <sg_get_command_name@plt+0x1d92518>
    2434:	strhle	r1, [sl], -r6
    2438:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    243c:	svccc	0x0004f855
    2440:	strbmi	r3, [sl], -r1, lsl #8
    2444:	ldrtmi	r4, [r8], -r1, asr #12
    2448:	adcmi	r4, r6, #152, 14	; 0x2600000
    244c:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    2450:	svclt	0x000083f8
    2454:	muleq	r1, r6, r9
    2458:	andeq	r1, r1, ip, lsl #19
    245c:	svclt	0x00004770

Disassembly of section .fini:

00002460 <.fini>:
    2460:	push	{r3, lr}
    2464:	pop	{r3, pc}
