{"file":{"path":"E:\\Noah4\\PDF1\\dsp_books\\Programmable Digital Signal Processors Architecture Programming, and Applications\\dk1874_02.pdf","name":"dk1874_02.pdf","ext":".pdf","length":1617019,"dir":"E:\\Noah4\\PDF1\\dsp_books\\Programmable Digital Signal Processors Architecture Programming, and Applications","creation":"2018-03-20T07:55:24","lastaccess":"2021-05-12T12:37:48","lastwrite":"2018-03-20T08:29:29"},"hash":{"md5":"8DEB402CE74295849E1EB720096F82B7","sha1":"093111917BE8FD60B340375EF8DC258D29E8EF9A"},"tika":{"content-type":"application/pdf","creation-date":"2002-08-14T05:46:11","last-modified":"2005-10-05T19:49:19Z","last-save-date":"2005-10-05T19:49:19Z","x-parsed-by":["org.apache.tika.parser.DefaultParser","org.apache.tika.parser.pdf.PDFParser"],"access_permission.assemble_document":true,"access_permission.can_modify":true,"access_permission.can_print":true,"access_permission.can_print_degraded":true,"access_permission.extract_content":true,"access_permission.extract_for_accessibility":true,"access_permission.fill_in_form":true,"access_permission.modify_annotations":true,"cp.subject":"Chapter 2 VLIW Processor Architectures and Algorithm Mappings for DSP Applications","created":"2002-08-14T05:46:11","date":"2005-10-05T19:49:19Z","dc.description":"Chapter 2 VLIW Processor Architectures and Algorithm Mappings for DSP Applications","dc.format":"application/pdf; version=1.5","dcterms.created":"2002-08-14T05:46:11Z","dcterms.modified":"2005-10-05T19:49:19Z","description":"Chapter 2 VLIW Processor Architectures and Algorithm Mappings for DSP Applications","meta.creation-date":"2002-08-14T05:46:11Z","meta.save-date":"2005-10-05T19:49:19Z","modified":"2005-10-05T19:49:19Z","pdf.pdfversion":"1.5","pdf.charsperpage":["1389","2364","849","1094","1449","1593","1104","2262","1333","1638","1295","1234","1431","2503","957","1155","902","2539","2398","1410","1573","1367","1264","2235","1728","2045","997","1476","680","2232","1145","1421","1901","1201","919","2194","2240","1302","83","2173","2101","2313","816"],"pdf.docinfo.created":"2002-08-14T05:46:11Z","pdf.docinfo.modified":"2005-10-05T19:49:19Z","pdf.docinfo.producer":"Acrobat Distiller 5.0 (Windows)","pdf.docinfo.subject":"Chapter 2 VLIW Processor Architectures and Algorithm Mappings for DSP Applications","pdf.encrypted":false,"pdf.hasacroformfields":true,"pdf.hasmarkedcontent":false,"pdf.hasxfa":false,"pdf.hasxmp":true,"pdf.producer":"Acrobat Distiller 5.0 (Windows)","pdf.unmappedunicodecharsperpage":["0","0","3","0","11","11","0","0","0","0","0","4","0","3","0","5","0","0","0","5","0","0","0","13","33","27","5","1","4","12","0","0","23","4","70","9","11","13","0","1","2","0","0"],"producer":"Acrobat Distiller 5.0 (Windows)","subject":"Chapter 2 VLIW Processor Architectures and Algorithm Mappings for DSP Applications","xmp.about":"uuid:02a9c83f-b0e4-4bd3-bb34-c883823647dc","xmp.createdate":"2002-08-14T05:46:11Z","xmp.metadatadate":"2005-10-05T15:49:19Z","xmp.modifydate":"2005-10-05T15:49:19Z","xmpmm.documentid":"uuid:7b20ca54-a8aa-4681-be4d-aa662d33fe61"},"pdf":{"info":{"moddate":"D:20051005154919-04'00'","creationdate_error":"D:20020814054611Z","subject":"Chapter 2 VLIW Processor Architectures and Algorithm Mappings for DSP Applications","producer":"Acrobat Distiller 5.0 (Windows)"},"pdfversion":"5","metadata":{"x__x":["XMP toolkit 2.9.1-13, framework 1.6"],"about":["uuid:02a9c83f-b0e4-4bd3-bb34-c883823647dc"],"producer":["Acrobat Distiller 5.0 (Windows)"],"createdate":["8/14/2002 5:46:11 AM"],"modifydate":["10/6/2005 12:49:19 AM"],"metadatadate":["10/6/2005 12:49:19 AM"],"documentid":["uuid:7b20ca54-a8aa-4681-be4d-aa662d33fe61"],"format":["application/pdf"],"text":["Programmable Digital Signal Processors Architecture, Programming, and Applications","Chapter 2 VLIW Processor Architectures and Algorithm Mappings for DSP Applications"],"seq":["Ravi A. Managuli and Yongmin Kim"]},"tampered":false,"appendable":false,"cryptomode":-1},"sha256":"9BFCED0609CF1CE8AA3E9331B0E3DEB2AF0AEBAA9714711C6529C1E67906A857","clean.language":"en","clean.title":"programmable digital signal processors architecture, programming, and applications","clean.pageCount":"43","clean.author":"ravi a. managuli and yongmin kim","clean.creator":"ravi a. managuli and yongmin kim"}