<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE gowin-synthesis-project>
<Project>
    <Version>beta</Version>
    <Device id="GW2AR-18C" package="QFN88" speed="8" partNumber="GW2AR-LV18QN88C8/I7"/>
    <FileList>
        <File path="/home/justinshin/RISC_V_SP_TN/risc_v_sp_tn/rtl/data_mem.sv" type="verilog"/>
        <File path="/home/justinshin/RISC_V_SP_TN/risc_v_sp_tn/rtl/decode_execute.sv" type="verilog"/>
        <File path="/home/justinshin/RISC_V_SP_TN/risc_v_sp_tn/rtl/execute_mem.sv" type="verilog"/>
        <File path="/home/justinshin/RISC_V_SP_TN/risc_v_sp_tn/rtl/fetch_decode.sv" type="verilog"/>
        <File path="/home/justinshin/RISC_V_SP_TN/risc_v_sp_tn/rtl/immGen.sv" type="verilog"/>
        <File path="/home/justinshin/RISC_V_SP_TN/risc_v_sp_tn/rtl/inst_mem.sv" type="verilog"/>
        <File path="/home/justinshin/RISC_V_SP_TN/risc_v_sp_tn/rtl/mem_wb.sv" type="verilog"/>
        <File path="/home/justinshin/RISC_V_SP_TN/risc_v_sp_tn/rtl/program_counter.sv" type="verilog"/>
        <File path="/home/justinshin/RISC_V_SP_TN/risc_v_sp_tn/rtl/reg_file.sv" type="verilog"/>
        <File path="/home/justinshin/RISC_V_SP_TN/risc_v_sp_tn/rtl/topmodule.sv" type="verilog"/>
    </FileList>
    <OptionList>
        <Option type="disable_insert_pad" value="0"/>
        <Option type="global_freq" value="100.000"/>
        <Option type="include_path" value="/home/justinshin/RISC_V_SP_TN/risc_v_sp_tn/rtl"/>
        <Option type="looplimit" value="2000"/>
        <Option type="output_file" value="/home/justinshin/RISC_V_SP_TN/risc_v_sp_tn/impl/gwsynthesis/risc_v_sp_tn.vg"/>
        <Option type="print_all_synthesis_warning" value="0"/>
        <Option type="ram_rw_check" value="0"/>
        <Option type="top_module" value="topmodule.sv"/>
        <Option type="vcc" value="1.0"/>
        <Option type="verilog_language" value="sysv-2017"/>
        <Option type="vhdl_language" value="vhdl-1993"/>
    </OptionList>
</Project>
