// Seed: 3513687595
program module_0 ();
  logic id_1;
  assign module_1.id_9 = 0;
  assign id_1 = 1'b0;
  assign id_1 = 1;
  always if (1) $clog2(70);
  ;
  tri id_2 = id_1;
  assign id_2 = -1;
endprogram
module module_1 #(
    parameter id_8 = 32'd60
) (
    output uwire id_0,
    input tri1 id_1,
    input tri id_2,
    input tri0 id_3,
    input tri id_4,
    input wire id_5,
    input tri0 id_6,
    output supply1 id_7,
    input tri0 _id_8,
    output wor id_9,
    input wire id_10,
    input wand id_11,
    output tri0 id_12,
    input wand id_13,
    output tri0 id_14,
    output uwire id_15,
    output tri id_16,
    input tri1 id_17,
    output wire id_18#(
        .id_25(-1),
        .id_26(-1)
    ),
    input wand id_19,
    input tri id_20,
    input tri id_21,
    input wire id_22,
    output uwire id_23
);
  wire [1 : 1 'h0] id_27;
  module_0 modCall_1 ();
  logic [7:0][{  id_8  }] id_28, id_29;
endmodule
