;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -17, <-20
	DJN -1, @-20
	SUB @-1, <-0
	SUB 810, 211
	SUB @-1, <-0
	JMZ <-1, -0
	SUB 181, 121
	CMP #0, -2
	ADD @1, <-1
	CMP 181, 121
	CMP 181, 121
	SUB 181, 23
	JMZ <-1, -0
	ADD @1, <-1
	SUB -0, 0
	MOV -1, <-20
	SLT 100, 10
	CMP 181, 121
	ADD 210, 31
	CMP 181, 121
	SUB 181, 23
	ADD 210, 31
	ADD 210, 31
	SLT 100, 10
	SUB 181, 823
	SPL 8, <-12
	DJN <150, 6
	SLT @130, 9
	CMP #0, -2
	CMP @-127, 100
	CMP #0, -2
	SPL @0, -2
	SPL @0, -2
	CMP #0, -2
	CMP #0, -2
	CMP #0, -2
	CMP #0, -2
	SPL 0, <-22
	SPL 0, <-22
	CMP @-127, 100
	DJN -1, @-20
	CMP -207, <-120
	SPL 0, <-22
	SPL 0, <-22
	CMP -207, <-120
	SPL 0, <-22
	SPL 0, <-22
	CMP -207, <-120
