{"Source Block": ["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@299:310@HdlStmAssign", "  assign up_data_delay = data_delay_control[4:0];\n  assign rate_gen_select = data_delay_control[8];\n\n  // select if the delay taps number is chosen by the user or automatically\n  assign master_delay_ctrl = data_delay_control[9];\n  assign in_data_delay = master_delay_ctrl ? up_data_delay :\n                         external_decimation_en ? 5'd0 : adc_data_delay;\n\n  always @(posedge clk_out) begin\n    if (sample_valid_la == 1'b1) begin\n      adc_data <= adc_data_mn;\n    end\n"], "Clone Blocks": [["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@302:316", "  // select if the delay taps number is chosen by the user or automatically\n  assign master_delay_ctrl = data_delay_control[9];\n  assign in_data_delay = master_delay_ctrl ? up_data_delay :\n                         external_decimation_en ? 5'd0 : adc_data_delay;\n\n  always @(posedge clk_out) begin\n    if (sample_valid_la == 1'b1) begin\n      adc_data <= adc_data_mn;\n    end\n  end\n\n  assign adc_valid = sample_valid_la;\n\n  always @(posedge clk_out) begin\n    trigger_m1 <= trigger_i;\n"], ["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@294:304", "      3'd1:    adc_data_delay <= 5'd3; // 10MSPS\n      default: adc_data_delay <= 5'd1; // <= 1MSPS\n    endcase\n  end\n\n  assign up_data_delay = data_delay_control[4:0];\n  assign rate_gen_select = data_delay_control[8];\n\n  // select if the delay taps number is chosen by the user or automatically\n  assign master_delay_ctrl = data_delay_control[9];\n  assign in_data_delay = master_delay_ctrl ? up_data_delay :\n"], ["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@298:308", "\n  assign up_data_delay = data_delay_control[4:0];\n  assign rate_gen_select = data_delay_control[8];\n\n  // select if the delay taps number is chosen by the user or automatically\n  assign master_delay_ctrl = data_delay_control[9];\n  assign in_data_delay = master_delay_ctrl ? up_data_delay :\n                         external_decimation_en ? 5'd0 : adc_data_delay;\n\n  always @(posedge clk_out) begin\n    if (sample_valid_la == 1'b1) begin\n"], ["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@295:305", "      default: adc_data_delay <= 5'd1; // <= 1MSPS\n    endcase\n  end\n\n  assign up_data_delay = data_delay_control[4:0];\n  assign rate_gen_select = data_delay_control[8];\n\n  // select if the delay taps number is chosen by the user or automatically\n  assign master_delay_ctrl = data_delay_control[9];\n  assign in_data_delay = master_delay_ctrl ? up_data_delay :\n                         external_decimation_en ? 5'd0 : adc_data_delay;\n"]], "Diff Content": {"Delete": [[305, "                         external_decimation_en ? 5'd0 : adc_data_delay;\n"]], "Add": [[305, "                         external_decimation_en ? 4'd0 : adc_data_delay;\n"]]}}