digraph logic1D3CA2301CB17650 {
graph [label="logic1D3CA2301CB17650", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D3CA2301CB17650_sr_awready [label="sr_awready", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D3CA2301CB17650_m_valid_i1 [label="m_valid_i1", shape=house, color="#e4f1b2"];
}
N_19193180 [label="N_19193180\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_valid_i1\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_valid_i1 ]\n\n#0:1\n", color="#bbebff"];
logic1D3CA2301CB17650_sr_awready -> N_19193180 [label="1", taillabel=<sr_awready>, headlabel=<in>, headlabel=<#0:1>];
N_19193180 -> logic1D3CA2301CB17650_m_valid_i1 [label="1", taillabel=<out[m_valid_i1]>, headlabel=<m_valid_i1>, headlabel=<#0:1>];
}
