# Reading pref.tcl
# do segmentos_7_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/sofia/universidad/cuarto/LogicaProgramable/sieteSegmentos {C:/Users/sofia/universidad/cuarto/LogicaProgramable/sieteSegmentos/segmentos_7.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:29:40 on Feb 16,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sofia/universidad/cuarto/LogicaProgramable/sieteSegmentos" C:/Users/sofia/universidad/cuarto/LogicaProgramable/sieteSegmentos/segmentos_7.v 
# -- Compiling module segmentos_7
# 
# Top level modules:
# 	segmentos_7
# End time: 09:29:40 on Feb 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/sofia/universidad/cuarto/LogicaProgramable/sieteSegmentos {C:/Users/sofia/universidad/cuarto/LogicaProgramable/sieteSegmentos/segmentos_7_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:29:40 on Feb 16,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sofia/universidad/cuarto/LogicaProgramable/sieteSegmentos" C:/Users/sofia/universidad/cuarto/LogicaProgramable/sieteSegmentos/segmentos_7_tb.v 
# -- Compiling module segmentos_7_tb
# 
# Top level modules:
# 	segmentos_7_tb
# End time: 09:29:40 on Feb 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  segmentos_7_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" segmentos_7_tb 
# Start time: 09:29:41 on Feb 16,2024
# Loading work.segmentos_7_tb
# Loading work.segmentos_7
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/sofia/universidad/cuarto/LogicaProgramable/sieteSegmentos/segmentos_7_tb.v(41)
#    Time: 110 ns  Iteration: 0  Instance: /segmentos_7_tb
# Break in Module segmentos_7_tb at C:/Users/sofia/universidad/cuarto/LogicaProgramable/sieteSegmentos/segmentos_7_tb.v line 41
# End time: 09:42:10 on Feb 16,2024, Elapsed time: 0:12:29
# Errors: 0, Warnings: 0
