============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = E:/work/anlogic/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     DELL
   Run Date =   Sun Jul  7 22:10:51 2024

   Run on =     DESKTOP-JE5465V
============================================================
RUN-1002 : start command "open_project fpga.prj"
RUN-6001 WARNING: Load IPC file error: ., this IP's generated file D:/anlu/xuezhang/fpga_Runs/phy_1/../../al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: ., this IP's generated file D:/anlu/xuezhang/fpga_Runs/phy_1/../../al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/clk_wizz_0.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wizz_0.v(86)
HDL-1007 : analyze verilog file ../../al_ip/clk_wiz_1.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wiz_1.v(72)
HDL-1007 : analyze verilog file ../../al_ip/blk_mem_gen_0.v
HDL-1007 : analyze verilog file ../../al_ip/clk_wiz_2.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wiz_2.v(65)
HDL-1007 : analyze verilog file ../../ADC_get_module.v
HDL-1007 : analyze verilog file ../../SPI_slave_module.v
HDL-1007 : analyze verilog file ../../ad_delay_module.v
HDL-1007 : analyze verilog file ../../detect_module.v
HDL-1007 : analyze verilog file ../../f_div10_module.v
HDL-1007 : analyze verilog file ../../fifo_module.v
HDL-1007 : analyze verilog file ../../mux2_module.v
HDL-1007 : analyze verilog file ../../top_module.v
HDL-5007 WARNING: redeclaration of ANSI port 'PULSE_G' is not allowed in ../../top_module.v(83)
HDL-1007 : analyze verilog file ../../transfer_module.v
HDL-1007 : analyze verilog file ../../DA_module.v
HDL-1007 : analyze verilog file ../../DA_top_module.v
HDL-1007 : analyze verilog file ../../get_fre.v
HDL-1007 : analyze verilog file ../../pulse.v
RUN-1001 : Project manager successfully analyzed 18 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/fpga_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/fpga_gate.db" in  1.452914s wall, 1.375000s user + 0.078125s system = 1.453125s CPU (100.0%)

RUN-1004 : used memory is 292 MB, reserved memory is 268 MB, peak memory is 298 MB
RUN-1002 : start command "read_sdc -ip FIFO ../../al_ip/FIFO.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 137438953472"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 6004364279808"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/work/anlogic/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top_module
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net ad_delay/clk_20b is clkc2 of pll ad_delay/instance_name_my/pll_inst.
SYN-4019 : Net fx_clk_dup_1 is refclk of pll ad_delay/instance_name_my/pll_inst.
SYN-4027 : Net dac/u_rom_256x8b/clka is clkc0 of pll dac/instance_name_da/pll_inst.
SYN-4019 : Net dac/u_da_wave_send/clk is refclk of pll dac/instance_name_da/pll_inst.
SYN-4027 : Net fifo/fifo_generator_0_u/clkr is clkc0 of pll pll_clk/pll_inst.
SYN-4027 : Net dac/u_da_wave_send/clk is clkc1 of pll pll_clk/pll_inst.
SYN-4027 : Net ad1_clk_dup_1 is clkc2 of pll pll_clk/pll_inst.
SYN-4027 : Net clk_30m is clkc3 of pll pll_clk/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll pll_clk/pll_inst.
SYN-4024 : Net "ad0_clk_dup_1" drives clk pins.
SYN-4024 : Net "csget/mcu_write_start_n" drives clk pins.
SYN-4024 : Net "PULSE_G_dup_1" drives clk pins.
SYN-4024 : Net "f_div2/clk" drives clk pins.
SYN-4025 : Tag rtl::Net PULSE_G_dup_1 as clock net
SYN-4025 : Tag rtl::Net ad0_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net ad1_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net ad_delay/clk_20b as clock net
SYN-4025 : Tag rtl::Net clk_30m as clock net
SYN-4025 : Tag rtl::Net csget/mcu_write_start_n as clock net
SYN-4025 : Tag rtl::Net dac/u_da_wave_send/clk as clock net
SYN-4025 : Tag rtl::Net dac/u_rom_256x8b/clka as clock net
SYN-4025 : Tag rtl::Net f_div2/clk as clock net
SYN-4025 : Tag rtl::Net fifo/fifo_generator_0_u/clkr as clock net
SYN-4025 : Tag rtl::Net fx_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4026 : Tagged 12 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net ad0_clk_dup_1 to drive 77 clock pins.
SYN-4015 : Create BUFG instance for clk Net csget/mcu_write_start_n to drive 74 clock pins.
SYN-4015 : Create BUFG instance for clk Net PULSE_G_dup_1 to drive 56 clock pins.
SYN-4015 : Create BUFG instance for clk Net f_div2/clk to drive 5 clock pins.
PHY-1001 : Populate physical database on model top_module.
RUN-1001 : There are total 6098 instances
RUN-0007 : 2366 luts, 1106 seqs, 1686 mslices, 884 lslices, 30 pads, 9 brams, 7 dsps
RUN-1001 : There are total 8612 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 6036 nets have 2 pins
RUN-1001 : 2395 nets have [3 - 5] pins
RUN-1001 : 15 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 91 nets have [21 - 99] pins
RUN-1001 : 35 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      0      
RUN-1001 :   No   |  No   |  Yes  |     985     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     121     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    8    |   4   |     8      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 15
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6096 instances, 2366 luts, 1106 seqs, 2570 slices, 145 macros(2570 instances: 1686 mslices 884 lslices)
PHY-0007 : Cell area utilization is 38%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 32780, tnet num: 8610, tinst num: 6096, tnode num: 36594, tedge num: 57101.
TMR-2508 : Levelizing timing graph completed, there are 2703 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8610 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.711264s wall, 0.656250s user + 0.046875s system = 0.703125s CPU (98.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.12144e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6096.
PHY-3001 : End clustering;  0.000087s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.29052e+06, overlap = 214.219
PHY-3002 : Step(2): len = 1.16038e+06, overlap = 314.5
PHY-3002 : Step(3): len = 670044, overlap = 560.031
PHY-3002 : Step(4): len = 614470, overlap = 621.781
PHY-3002 : Step(5): len = 403160, overlap = 712.281
PHY-3002 : Step(6): len = 388444, overlap = 735.062
PHY-3002 : Step(7): len = 318169, overlap = 747.781
PHY-3002 : Step(8): len = 300097, overlap = 768.219
PHY-3002 : Step(9): len = 261822, overlap = 807.594
PHY-3002 : Step(10): len = 243831, overlap = 867.156
PHY-3002 : Step(11): len = 218461, overlap = 925.062
PHY-3002 : Step(12): len = 204961, overlap = 957.875
PHY-3002 : Step(13): len = 188494, overlap = 974.344
PHY-3002 : Step(14): len = 184033, overlap = 995.344
PHY-3002 : Step(15): len = 169881, overlap = 997.594
PHY-3002 : Step(16): len = 165967, overlap = 1013.78
PHY-3002 : Step(17): len = 158406, overlap = 1027.75
PHY-3002 : Step(18): len = 154480, overlap = 1038.44
PHY-3002 : Step(19): len = 147372, overlap = 1045.22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.91454e-06
PHY-3002 : Step(20): len = 168401, overlap = 961.969
PHY-3002 : Step(21): len = 176534, overlap = 949.094
PHY-3002 : Step(22): len = 171204, overlap = 866.25
PHY-3002 : Step(23): len = 177358, overlap = 839.938
PHY-3002 : Step(24): len = 223324, overlap = 700.5
PHY-3002 : Step(25): len = 250542, overlap = 559.344
PHY-3002 : Step(26): len = 229241, overlap = 552.656
PHY-3002 : Step(27): len = 221964, overlap = 538.125
PHY-3002 : Step(28): len = 201680, overlap = 525.062
PHY-3002 : Step(29): len = 191998, overlap = 520.719
PHY-3002 : Step(30): len = 190242, overlap = 513.406
PHY-3002 : Step(31): len = 184378, overlap = 515.969
PHY-3002 : Step(32): len = 182563, overlap = 527.5
PHY-3002 : Step(33): len = 181856, overlap = 530.312
PHY-3002 : Step(34): len = 180226, overlap = 512.375
PHY-3002 : Step(35): len = 179628, overlap = 478.906
PHY-3002 : Step(36): len = 179223, overlap = 472.688
PHY-3002 : Step(37): len = 180202, overlap = 471.062
PHY-3002 : Step(38): len = 180501, overlap = 465.188
PHY-3002 : Step(39): len = 181031, overlap = 454.531
PHY-3002 : Step(40): len = 181421, overlap = 435.594
PHY-3002 : Step(41): len = 181653, overlap = 410.375
PHY-3002 : Step(42): len = 182506, overlap = 371.25
PHY-3002 : Step(43): len = 181051, overlap = 357.344
PHY-3002 : Step(44): len = 180527, overlap = 312.25
PHY-3002 : Step(45): len = 180840, overlap = 303.844
PHY-3002 : Step(46): len = 180943, overlap = 284.406
PHY-3002 : Step(47): len = 180728, overlap = 262.625
PHY-3002 : Step(48): len = 181558, overlap = 262.594
PHY-3002 : Step(49): len = 180770, overlap = 247.906
PHY-3002 : Step(50): len = 180541, overlap = 248.406
PHY-3002 : Step(51): len = 180320, overlap = 235.438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.82908e-06
PHY-3002 : Step(52): len = 179952, overlap = 234.5
PHY-3002 : Step(53): len = 180254, overlap = 234.344
PHY-3002 : Step(54): len = 180254, overlap = 234.344
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.65816e-06
PHY-3002 : Step(55): len = 194028, overlap = 214.625
PHY-3002 : Step(56): len = 194738, overlap = 214.156
PHY-3002 : Step(57): len = 192609, overlap = 193.031
PHY-3002 : Step(58): len = 194776, overlap = 200.344
PHY-3002 : Step(59): len = 196701, overlap = 195.375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.32176e-05
PHY-3002 : Step(60): len = 206210, overlap = 193.156
PHY-3002 : Step(61): len = 209064, overlap = 190.875
PHY-3002 : Step(62): len = 232576, overlap = 140.219
PHY-3002 : Step(63): len = 249306, overlap = 109.094
PHY-3002 : Step(64): len = 247799, overlap = 91.0625
PHY-3002 : Step(65): len = 249886, overlap = 84.75
PHY-3002 : Step(66): len = 243548, overlap = 73.0938
PHY-3002 : Step(67): len = 243455, overlap = 73
PHY-3002 : Step(68): len = 237826, overlap = 64.3438
PHY-3002 : Step(69): len = 236322, overlap = 46.25
PHY-3002 : Step(70): len = 235392, overlap = 51.7188
PHY-3002 : Step(71): len = 235767, overlap = 42.375
PHY-3002 : Step(72): len = 236990, overlap = 42.5
PHY-3002 : Step(73): len = 239127, overlap = 37.125
PHY-3002 : Step(74): len = 241140, overlap = 38.375
PHY-3002 : Step(75): len = 241333, overlap = 35.125
PHY-3002 : Step(76): len = 240684, overlap = 39.0938
PHY-3002 : Step(77): len = 241250, overlap = 45.9375
PHY-3002 : Step(78): len = 243447, overlap = 43
PHY-3002 : Step(79): len = 245114, overlap = 37.2812
PHY-3002 : Step(80): len = 244911, overlap = 34.5312
PHY-3002 : Step(81): len = 244994, overlap = 37.5938
PHY-3002 : Step(82): len = 244512, overlap = 43.1875
PHY-3002 : Step(83): len = 244259, overlap = 42.0938
PHY-3002 : Step(84): len = 245235, overlap = 38.625
PHY-3002 : Step(85): len = 244338, overlap = 40
PHY-3002 : Step(86): len = 243415, overlap = 58.9375
PHY-3002 : Step(87): len = 242875, overlap = 56.4688
PHY-3002 : Step(88): len = 241603, overlap = 53.4688
PHY-3002 : Step(89): len = 241413, overlap = 48.7812
PHY-3002 : Step(90): len = 240224, overlap = 42.5
PHY-3002 : Step(91): len = 240347, overlap = 43.125
PHY-3002 : Step(92): len = 239010, overlap = 35.9688
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.64353e-05
PHY-3002 : Step(93): len = 239135, overlap = 29.125
PHY-3002 : Step(94): len = 239369, overlap = 26.875
PHY-3002 : Step(95): len = 239584, overlap = 26.7812
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.68552e-05
PHY-3002 : Step(96): len = 242776, overlap = 37.5312
PHY-3002 : Step(97): len = 243311, overlap = 37.4688
PHY-3002 : Step(98): len = 258136, overlap = 29.3438
PHY-3002 : Step(99): len = 263212, overlap = 26.5312
PHY-3002 : Step(100): len = 263733, overlap = 30.4375
PHY-3002 : Step(101): len = 264860, overlap = 27.6875
PHY-3002 : Step(102): len = 265891, overlap = 24.6562
PHY-3002 : Step(103): len = 264091, overlap = 20.625
PHY-3002 : Step(104): len = 265107, overlap = 22.625
PHY-3002 : Step(105): len = 266353, overlap = 29.375
PHY-3002 : Step(106): len = 265400, overlap = 29.4375
PHY-3002 : Step(107): len = 265524, overlap = 27.1875
PHY-3002 : Step(108): len = 264801, overlap = 25.125
PHY-3002 : Step(109): len = 263993, overlap = 22.625
PHY-3002 : Step(110): len = 264536, overlap = 20.4375
PHY-3002 : Step(111): len = 265346, overlap = 19.1875
PHY-3002 : Step(112): len = 265178, overlap = 23.6875
PHY-3002 : Step(113): len = 266080, overlap = 21.3125
PHY-3002 : Step(114): len = 265258, overlap = 13.875
PHY-3002 : Step(115): len = 264988, overlap = 13.75
PHY-3002 : Step(116): len = 266024, overlap = 15.875
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 9.37104e-05
PHY-3002 : Step(117): len = 266286, overlap = 11.6875
PHY-3002 : Step(118): len = 266599, overlap = 11.6875
PHY-3002 : Step(119): len = 267927, overlap = 18.4375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012255s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (127.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/8612.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 465296, over cnt = 1936(5%), over = 8027, worst = 26
PHY-1001 : End global iterations;  0.668393s wall, 0.812500s user + 0.015625s system = 0.828125s CPU (123.9%)

PHY-1001 : Congestion index: top1 = 83.38, top5 = 60.78, top10 = 51.10, top15 = 45.51.
PHY-3001 : End congestion estimation;  0.785733s wall, 0.921875s user + 0.015625s system = 0.937500s CPU (119.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8610 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.161522s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (106.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.24851e-06
PHY-3002 : Step(120): len = 256486, overlap = 41.5
PHY-3002 : Step(121): len = 256863, overlap = 44.75
PHY-3002 : Step(122): len = 241454, overlap = 50.1875
PHY-3002 : Step(123): len = 241589, overlap = 47.875
PHY-3002 : Step(124): len = 237668, overlap = 48.0938
PHY-3002 : Step(125): len = 236842, overlap = 51.5
PHY-3002 : Step(126): len = 232822, overlap = 56.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.49702e-06
PHY-3002 : Step(127): len = 231050, overlap = 53.25
PHY-3002 : Step(128): len = 230947, overlap = 54
PHY-3002 : Step(129): len = 230947, overlap = 54
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.2994e-05
PHY-3002 : Step(130): len = 237178, overlap = 43.5938
PHY-3002 : Step(131): len = 237178, overlap = 43.5938
PHY-3002 : Step(132): len = 236826, overlap = 38.1562
PHY-3002 : Step(133): len = 236968, overlap = 37.6875
PHY-3002 : Step(134): len = 237071, overlap = 37.625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 392/8612.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 402232, over cnt = 1834(5%), over = 8051, worst = 25
PHY-1001 : End global iterations;  0.651002s wall, 0.765625s user + 0.109375s system = 0.875000s CPU (134.4%)

PHY-1001 : Congestion index: top1 = 85.78, top5 = 65.17, top10 = 54.04, top15 = 47.58.
PHY-3001 : End congestion estimation;  0.780985s wall, 0.890625s user + 0.109375s system = 1.000000s CPU (128.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8610 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.161949s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (106.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.43298e-05
PHY-3002 : Step(135): len = 235329, overlap = 182.875
PHY-3002 : Step(136): len = 235372, overlap = 182.594
PHY-3002 : Step(137): len = 235898, overlap = 180.75
PHY-3002 : Step(138): len = 234506, overlap = 191.812
PHY-3002 : Step(139): len = 234809, overlap = 187.062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.86596e-05
PHY-3002 : Step(140): len = 236834, overlap = 152.594
PHY-3002 : Step(141): len = 236834, overlap = 152.594
PHY-3002 : Step(142): len = 237593, overlap = 149.781
PHY-3002 : Step(143): len = 237716, overlap = 149.469
PHY-3002 : Step(144): len = 238421, overlap = 127.688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.73191e-05
PHY-3002 : Step(145): len = 247296, overlap = 112.75
PHY-3002 : Step(146): len = 248294, overlap = 110.969
PHY-3002 : Step(147): len = 257178, overlap = 102.906
PHY-3002 : Step(148): len = 259650, overlap = 105.281
PHY-3002 : Step(149): len = 263469, overlap = 96.6875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000114638
PHY-3002 : Step(150): len = 266926, overlap = 99.8125
PHY-3002 : Step(151): len = 267846, overlap = 99.4375
PHY-3002 : Step(152): len = 275600, overlap = 83.625
PHY-3002 : Step(153): len = 273631, overlap = 97.4062
PHY-3002 : Step(154): len = 273360, overlap = 96
PHY-3002 : Step(155): len = 273548, overlap = 94.8438
PHY-3002 : Step(156): len = 273821, overlap = 98.0312
PHY-3002 : Step(157): len = 273591, overlap = 93.5
PHY-3002 : Step(158): len = 273761, overlap = 101.156
PHY-3002 : Step(159): len = 274180, overlap = 97.4062
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000209082
PHY-3002 : Step(160): len = 277963, overlap = 86.75
PHY-3002 : Step(161): len = 283094, overlap = 84.6875
PHY-3002 : Step(162): len = 292505, overlap = 76.1562
PHY-3002 : Step(163): len = 300395, overlap = 71.0312
PHY-3002 : Step(164): len = 302461, overlap = 68.875
PHY-3002 : Step(165): len = 301510, overlap = 64.4375
PHY-3002 : Step(166): len = 300741, overlap = 63.5625
PHY-3002 : Step(167): len = 301272, overlap = 60.25
PHY-3002 : Step(168): len = 301695, overlap = 60.7812
PHY-3002 : Step(169): len = 300338, overlap = 57.375
PHY-3002 : Step(170): len = 299907, overlap = 59.0625
PHY-3002 : Step(171): len = 299971, overlap = 50.1562
PHY-3002 : Step(172): len = 300073, overlap = 51.9062
PHY-3002 : Step(173): len = 300381, overlap = 55.8438
PHY-3002 : Step(174): len = 300660, overlap = 55.1875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000418165
PHY-3002 : Step(175): len = 303499, overlap = 49.5938
PHY-3002 : Step(176): len = 307732, overlap = 45.2188
PHY-3002 : Step(177): len = 313785, overlap = 41.3438
PHY-3002 : Step(178): len = 317914, overlap = 42.3125
PHY-3002 : Step(179): len = 320111, overlap = 44.4375
PHY-3002 : Step(180): len = 320284, overlap = 44.9688
PHY-3002 : Step(181): len = 320124, overlap = 43.0625
PHY-3002 : Step(182): len = 320030, overlap = 38.7812
PHY-3002 : Step(183): len = 319653, overlap = 38.4375
PHY-3002 : Step(184): len = 319207, overlap = 39.1562
PHY-3002 : Step(185): len = 318664, overlap = 39.1562
PHY-3002 : Step(186): len = 318696, overlap = 38.4062
PHY-3002 : Step(187): len = 319209, overlap = 41
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000832386
PHY-3002 : Step(188): len = 321662, overlap = 37.0312
PHY-3002 : Step(189): len = 325868, overlap = 37.625
PHY-3002 : Step(190): len = 327307, overlap = 36.9688
PHY-3002 : Step(191): len = 328931, overlap = 41.7188
PHY-3002 : Step(192): len = 331084, overlap = 38.7188
PHY-3002 : Step(193): len = 332821, overlap = 39.125
PHY-3002 : Step(194): len = 335316, overlap = 42.0938
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00158646
PHY-3002 : Step(195): len = 336532, overlap = 39.3125
PHY-3002 : Step(196): len = 338110, overlap = 41.7812
PHY-3002 : Step(197): len = 340875, overlap = 41.3125
PHY-3002 : Step(198): len = 344926, overlap = 41.3438
PHY-3002 : Step(199): len = 348615, overlap = 35.75
PHY-3002 : Step(200): len = 350568, overlap = 35.375
PHY-3002 : Step(201): len = 352178, overlap = 35.6875
PHY-3002 : Step(202): len = 353932, overlap = 33.5625
PHY-3002 : Step(203): len = 356250, overlap = 33.1875
PHY-3002 : Step(204): len = 357827, overlap = 33.4375
PHY-3002 : Step(205): len = 359084, overlap = 33
PHY-3002 : Step(206): len = 360018, overlap = 33.0625
PHY-3002 : Step(207): len = 361665, overlap = 31.5
PHY-3002 : Step(208): len = 362828, overlap = 33.125
PHY-3002 : Step(209): len = 362844, overlap = 33.0312
PHY-3002 : Step(210): len = 362501, overlap = 32.7188
PHY-3002 : Step(211): len = 362002, overlap = 29.5
PHY-3002 : Step(212): len = 361336, overlap = 31.6875
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00289449
PHY-3002 : Step(213): len = 362030, overlap = 30
PHY-3002 : Step(214): len = 364556, overlap = 33.1875
PHY-3002 : Step(215): len = 365640, overlap = 31.3125
PHY-3002 : Step(216): len = 367504, overlap = 33.3125
PHY-3002 : Step(217): len = 370235, overlap = 32.0938
PHY-3002 : Step(218): len = 371985, overlap = 31.7188
PHY-3002 : Step(219): len = 372893, overlap = 32.6562
PHY-3002 : Step(220): len = 372951, overlap = 32.875
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00555246
PHY-3002 : Step(221): len = 373393, overlap = 32.5312
PHY-3002 : Step(222): len = 374741, overlap = 31.5
PHY-3002 : Step(223): len = 376743, overlap = 35.7812
PHY-3002 : Step(224): len = 377973, overlap = 35.875
PHY-3002 : Step(225): len = 379213, overlap = 36.5938
PHY-3002 : Step(226): len = 379756, overlap = 36.5938
PHY-3002 : Step(227): len = 380984, overlap = 36.875
PHY-3002 : Step(228): len = 381553, overlap = 35.625
PHY-3002 : Step(229): len = 382757, overlap = 35.8438
PHY-3002 : Step(230): len = 383799, overlap = 35.125
PHY-3002 : Step(231): len = 385675, overlap = 36.4062
PHY-3002 : Step(232): len = 386598, overlap = 31.875
PHY-3002 : Step(233): len = 388005, overlap = 36.0938
PHY-3002 : Step(234): len = 388957, overlap = 32.125
PHY-3002 : Step(235): len = 389687, overlap = 31.875
PHY-3002 : Step(236): len = 390422, overlap = 31.75
PHY-3002 : Step(237): len = 390796, overlap = 32.625
PHY-3002 : Step(238): len = 391037, overlap = 32.8125
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00898389
PHY-3002 : Step(239): len = 391332, overlap = 32.875
PHY-3002 : Step(240): len = 392010, overlap = 29.875
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 32780, tnet num: 8610, tinst num: 6096, tnode num: 36594, tedge num: 57101.
TMR-2508 : Levelizing timing graph completed, there are 2703 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 266.47 peak overflow 1.88
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 40/8612.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 644944, over cnt = 1904(5%), over = 6576, worst = 18
PHY-1001 : End global iterations;  0.760528s wall, 0.921875s user + 0.046875s system = 0.968750s CPU (127.4%)

PHY-1001 : Congestion index: top1 = 64.63, top5 = 52.69, top10 = 46.57, top15 = 42.71.
PHY-1001 : End incremental global routing;  0.886971s wall, 1.046875s user + 0.046875s system = 1.093750s CPU (123.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8610 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.194208s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (104.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.183202s wall, 1.343750s user + 0.046875s system = 1.390625s CPU (117.5%)

OPT-1001 : Current memory(MB): used = 432, reserve = 413, peak = 437.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7079/8612.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 644944, over cnt = 1904(5%), over = 6576, worst = 18
PHY-1002 : len = 668536, over cnt = 1170(3%), over = 2985, worst = 16
PHY-1002 : len = 682984, over cnt = 534(1%), over = 1254, worst = 11
PHY-1002 : len = 686528, over cnt = 263(0%), over = 599, worst = 11
PHY-1002 : len = 689272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.671221s wall, 1.046875s user + 0.000000s system = 1.046875s CPU (156.0%)

PHY-1001 : Congestion index: top1 = 50.88, top5 = 43.24, top10 = 39.55, top15 = 37.17.
OPT-1001 : End congestion update;  0.807612s wall, 1.187500s user + 0.000000s system = 1.187500s CPU (147.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8610 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.144260s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (97.5%)

OPT-0007 : Start: WNS 999170 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.951965s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (139.5%)

OPT-1001 : Current memory(MB): used = 436, reserve = 416, peak = 437.
OPT-1001 : End physical optimization;  2.775804s wall, 3.296875s user + 0.062500s system = 3.359375s CPU (121.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2366 LUT to BLE ...
SYN-4008 : Packed 2366 LUT and 269 SEQ to BLE.
SYN-4003 : Packing 837 remaining SEQ's ...
SYN-4005 : Packed 339 SEQ with LUT/SLICE
SYN-4006 : 1804 single LUT's are left
SYN-4006 : 498 single SEQ's are left
SYN-4011 : Packing model "top_module" (AL_USER_NORMAL) with 2864/5582 primitive instances ...
PHY-3001 : End packing;  0.183989s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (101.9%)

PHY-1001 : Populate physical database on model top_module.
RUN-1001 : There are total 4127 instances
RUN-1001 : 2036 mslices, 2035 lslices, 30 pads, 9 brams, 7 dsps
RUN-1001 : There are total 8361 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 5803 nets have 2 pins
RUN-1001 : 2378 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 92 nets have [21 - 99] pins
RUN-1001 : 34 nets have 100+ pins
PHY-3001 : design contains 4125 instances, 4071 slices, 145 macros(2570 instances: 1686 mslices 884 lslices)
PHY-3001 : Cell area utilization is 48%
PHY-3001 : After packing: Len = 393433, Over = 75.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 48%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5485/8361.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 675920, over cnt = 539(1%), over = 666, worst = 4
PHY-1002 : len = 676800, over cnt = 321(0%), over = 360, worst = 3
PHY-1002 : len = 678248, over cnt = 186(0%), over = 206, worst = 3
PHY-1002 : len = 680016, over cnt = 61(0%), over = 65, worst = 3
PHY-1002 : len = 680752, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End global iterations;  0.642022s wall, 0.734375s user + 0.015625s system = 0.750000s CPU (116.8%)

PHY-1001 : Congestion index: top1 = 50.62, top5 = 43.55, top10 = 39.58, top15 = 36.90.
PHY-3001 : End congestion estimation;  0.788080s wall, 0.890625s user + 0.015625s system = 0.906250s CPU (115.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 31240, tnet num: 8359, tinst num: 4125, tnode num: 34034, tedge num: 55043.
TMR-2508 : Levelizing timing graph completed, there are 2703 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8359 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.864582s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (99.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.47646e-05
PHY-3002 : Step(241): len = 347987, overlap = 72.75
PHY-3002 : Step(242): len = 340082, overlap = 75.5
PHY-3002 : Step(243): len = 332442, overlap = 76.5
PHY-3002 : Step(244): len = 330863, overlap = 76.25
PHY-3002 : Step(245): len = 325411, overlap = 73.5
PHY-3002 : Step(246): len = 322094, overlap = 68.75
PHY-3002 : Step(247): len = 319049, overlap = 65.75
PHY-3002 : Step(248): len = 316926, overlap = 69.5
PHY-3002 : Step(249): len = 313046, overlap = 71.5
PHY-3002 : Step(250): len = 311576, overlap = 73.5
PHY-3002 : Step(251): len = 308889, overlap = 75
PHY-3002 : Step(252): len = 307049, overlap = 73
PHY-3002 : Step(253): len = 305269, overlap = 84
PHY-3002 : Step(254): len = 304708, overlap = 85.25
PHY-3002 : Step(255): len = 303765, overlap = 93
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000109529
PHY-3002 : Step(256): len = 310506, overlap = 86.25
PHY-3002 : Step(257): len = 312331, overlap = 83.5
PHY-3002 : Step(258): len = 320398, overlap = 73.25
PHY-3002 : Step(259): len = 324219, overlap = 71.5
PHY-3002 : Step(260): len = 327960, overlap = 67.25
PHY-3002 : Step(261): len = 327743, overlap = 62
PHY-3002 : Step(262): len = 327716, overlap = 62.5
PHY-3002 : Step(263): len = 325669, overlap = 63.5
PHY-3002 : Step(264): len = 324754, overlap = 62
PHY-3002 : Step(265): len = 324362, overlap = 59.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000217411
PHY-3002 : Step(266): len = 334475, overlap = 58.5
PHY-3002 : Step(267): len = 339303, overlap = 57.5
PHY-3002 : Step(268): len = 345068, overlap = 55.25
PHY-3002 : Step(269): len = 345603, overlap = 46.5
PHY-3002 : Step(270): len = 345603, overlap = 46.5
PHY-3002 : Step(271): len = 345035, overlap = 49.5
PHY-3002 : Step(272): len = 344912, overlap = 49.75
PHY-3002 : Step(273): len = 344912, overlap = 49.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000434823
PHY-3002 : Step(274): len = 358033, overlap = 49.75
PHY-3002 : Step(275): len = 367775, overlap = 46.25
PHY-3002 : Step(276): len = 376355, overlap = 42.5
PHY-3002 : Step(277): len = 376870, overlap = 43
PHY-3002 : Step(278): len = 377725, overlap = 43.5
PHY-3002 : Step(279): len = 379350, overlap = 43.5
PHY-3002 : Step(280): len = 380388, overlap = 42
PHY-3002 : Step(281): len = 380598, overlap = 39.5
PHY-3002 : Step(282): len = 379793, overlap = 39.75
PHY-3002 : Step(283): len = 379256, overlap = 40.5
PHY-3002 : Step(284): len = 378808, overlap = 39.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000805119
PHY-3002 : Step(285): len = 384500, overlap = 39.75
PHY-3002 : Step(286): len = 390674, overlap = 36.25
PHY-3002 : Step(287): len = 396797, overlap = 37.75
PHY-3002 : Step(288): len = 399001, overlap = 39
PHY-3002 : Step(289): len = 399361, overlap = 39
PHY-3002 : Step(290): len = 399620, overlap = 41.5
PHY-3002 : Step(291): len = 400023, overlap = 41
PHY-3002 : Step(292): len = 401152, overlap = 42.25
PHY-3002 : Step(293): len = 402275, overlap = 40.75
PHY-3002 : Step(294): len = 403208, overlap = 40.75
PHY-3002 : Step(295): len = 403257, overlap = 41.25
PHY-3002 : Step(296): len = 403257, overlap = 42
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00138405
PHY-3002 : Step(297): len = 406152, overlap = 40.5
PHY-3002 : Step(298): len = 409729, overlap = 41.75
PHY-3002 : Step(299): len = 415140, overlap = 41.75
PHY-3002 : Step(300): len = 419828, overlap = 43.5
PHY-3002 : Step(301): len = 420417, overlap = 42.25
PHY-3002 : Step(302): len = 420472, overlap = 41.5
PHY-3002 : Step(303): len = 420541, overlap = 42
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.0022394
PHY-3002 : Step(304): len = 422491, overlap = 42.5
PHY-3002 : Step(305): len = 423754, overlap = 41.75
PHY-3002 : Step(306): len = 428152, overlap = 40.5
PHY-3002 : Step(307): len = 432604, overlap = 41
PHY-3002 : Step(308): len = 433778, overlap = 40.5
PHY-3002 : Step(309): len = 433620, overlap = 40.5
PHY-3002 : Step(310): len = 433392, overlap = 41
PHY-3002 : Step(311): len = 433530, overlap = 40.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.570658s wall, 0.468750s user + 1.062500s system = 1.531250s CPU (268.3%)

PHY-3001 : Trial Legalized: Len = 445114
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 260/8361.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 664480, over cnt = 1079(3%), over = 1983, worst = 8
PHY-1002 : len = 670696, over cnt = 671(1%), over = 1071, worst = 7
PHY-1002 : len = 676368, over cnt = 347(0%), over = 514, worst = 7
PHY-1002 : len = 679992, over cnt = 126(0%), over = 174, worst = 5
PHY-1002 : len = 682152, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.155821s wall, 1.484375s user + 0.093750s system = 1.578125s CPU (136.5%)

PHY-1001 : Congestion index: top1 = 47.07, top5 = 41.70, top10 = 38.20, top15 = 35.89.
PHY-3001 : End congestion estimation;  1.337914s wall, 1.671875s user + 0.093750s system = 1.765625s CPU (132.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8359 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.184305s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (93.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000134162
PHY-3002 : Step(312): len = 410524, overlap = 10
PHY-3002 : Step(313): len = 394813, overlap = 11.5
PHY-3002 : Step(314): len = 390263, overlap = 12.75
PHY-3002 : Step(315): len = 388956, overlap = 10.75
PHY-3002 : Step(316): len = 386556, overlap = 10.5
PHY-3002 : Step(317): len = 385381, overlap = 9.5
PHY-3002 : Step(318): len = 383079, overlap = 10.75
PHY-3002 : Step(319): len = 382626, overlap = 10.5
PHY-3002 : Step(320): len = 380804, overlap = 10.25
PHY-3002 : Step(321): len = 380559, overlap = 10.75
PHY-3002 : Step(322): len = 379692, overlap = 11
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007640s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 384898, Over = 0
PHY-3001 : Spreading special nets. 24 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.015244s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (102.5%)

PHY-3001 : 33 instances has been re-located, deltaX = 9, deltaY = 18, maxDist = 1.
PHY-3001 : Final: Len = 385270, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 31240, tnet num: 8359, tinst num: 4125, tnode num: 34034, tedge num: 55043.
TMR-2508 : Levelizing timing graph completed, there are 2703 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2170/8361.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 612984, over cnt = 978(2%), over = 1718, worst = 8
PHY-1002 : len = 618944, over cnt = 619(1%), over = 905, worst = 7
PHY-1002 : len = 625064, over cnt = 233(0%), over = 335, worst = 6
PHY-1002 : len = 627056, over cnt = 104(0%), over = 141, worst = 5
PHY-1002 : len = 629024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.013153s wall, 1.390625s user + 0.078125s system = 1.468750s CPU (145.0%)

PHY-1001 : Congestion index: top1 = 46.42, top5 = 40.76, top10 = 37.44, top15 = 35.12.
PHY-1001 : End incremental global routing;  1.177320s wall, 1.546875s user + 0.078125s system = 1.625000s CPU (138.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8359 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.177396s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (96.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.494961s wall, 1.843750s user + 0.078125s system = 1.921875s CPU (128.6%)

OPT-1001 : Current memory(MB): used = 451, reserve = 434, peak = 457.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6837/8361.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 629024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.055269s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (113.1%)

PHY-1001 : Congestion index: top1 = 46.42, top5 = 40.76, top10 = 37.44, top15 = 35.12.
OPT-1001 : End congestion update;  0.236473s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (99.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8359 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.118585s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (105.4%)

OPT-0007 : Start: WNS 999045 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.355163s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (101.2%)

OPT-1001 : Current memory(MB): used = 454, reserve = 436, peak = 457.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8359 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.121623s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (89.9%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6837/8361.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 629024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.055910s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (111.8%)

PHY-1001 : Congestion index: top1 = 46.42, top5 = 40.76, top10 = 37.44, top15 = 35.12.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8359 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.111755s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (111.9%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 999045 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 46.034483
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.018024s wall, 3.359375s user + 0.078125s system = 3.437500s CPU (113.9%)

RUN-1003 : finish command "place" in  22.019383s wall, 49.312500s user + 11.203125s system = 60.515625s CPU (274.8%)

RUN-1004 : used memory is 426 MB, reserved memory is 407 MB, peak memory is 457 MB
RUN-1002 : start command "export_db fpga_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db fpga_place.db" in  1.343046s wall, 2.250000s user + 0.000000s system = 2.250000s CPU (167.5%)

RUN-1004 : used memory is 439 MB, reserved memory is 423 MB, peak memory is 495 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/work/anlogic/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 4127 instances
RUN-1001 : 2036 mslices, 2035 lslices, 30 pads, 9 brams, 7 dsps
RUN-1001 : There are total 8361 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 5803 nets have 2 pins
RUN-1001 : 2378 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 92 nets have [21 - 99] pins
RUN-1001 : 34 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 31240, tnet num: 8359, tinst num: 4125, tnode num: 34034, tedge num: 55043.
TMR-2508 : Levelizing timing graph completed, there are 2703 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2036 mslices, 2035 lslices, 30 pads, 9 brams, 7 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8359 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 600000, over cnt = 1083(3%), over = 2075, worst = 8
PHY-1002 : len = 608080, over cnt = 727(2%), over = 1202, worst = 7
PHY-1002 : len = 617208, over cnt = 270(0%), over = 444, worst = 7
PHY-1002 : len = 621456, over cnt = 52(0%), over = 95, worst = 7
PHY-1002 : len = 622720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.080319s wall, 1.484375s user + 0.031250s system = 1.515625s CPU (140.3%)

PHY-1001 : Congestion index: top1 = 47.18, top5 = 40.57, top10 = 37.31, top15 = 34.97.
PHY-1001 : End global routing;  1.236247s wall, 1.640625s user + 0.031250s system = 1.671875s CPU (135.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 475, reserve = 458, peak = 495.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net PULSE_G_syn_5 will be merged with clock PULSE_G_dup_1
PHY-1001 : clock net ad0_clk_syn_6 will be merged with clock ad0_clk_dup_1
PHY-1001 : net ad1_clk_dup_1 will be routed on clock mesh
PHY-1001 : net clk_30m will be routed on clock mesh
PHY-1001 : net fx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : net ad_delay/clk_20b will be routed on clock mesh
PHY-1001 : clock net csget/mcu_write_start_n_syn_2 will be merged with clock csget/mcu_write_start_n
PHY-1001 : net dac/u_da_wave_send/clk will be routed on clock mesh
PHY-1001 : net dac/u_rom_256x8b/clka will be routed on clock mesh
PHY-1001 : clock net f_div2/clk_syn_4 will be merged with clock f_div2/clk
PHY-1001 : net fifo/fifo_generator_0_u/clkr will be routed on clock mesh
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 719, reserve = 705, peak = 719.
PHY-1001 : End build detailed router design. 3.597806s wall, 3.531250s user + 0.046875s system = 3.578125s CPU (99.5%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 55256, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End initial clock net routed; 2.832417s wall, 2.796875s user + 0.015625s system = 2.812500s CPU (99.3%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 55272, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.026363s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.3%)

PHY-1001 : Current memory(MB): used = 753, reserve = 739, peak = 753.
PHY-1001 : End phase 1; 2.868154s wall, 2.828125s user + 0.015625s system = 2.843750s CPU (99.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 70% nets.
PHY-1022 : len = 1.99214e+06, over cnt = 98(0%), over = 98, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 761, reserve = 747, peak = 761.
PHY-1001 : End initial routed; 29.996160s wall, 40.640625s user + 0.218750s system = 40.859375s CPU (136.2%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5901(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.027119s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (98.9%)

PHY-1001 : Current memory(MB): used = 768, reserve = 754, peak = 768.
PHY-1001 : End phase 2; 31.023333s wall, 41.656250s user + 0.218750s system = 41.875000s CPU (135.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.99214e+06, over cnt = 98(0%), over = 98, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.024175s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (129.3%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.98934e+06, over cnt = 32(0%), over = 32, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.321740s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (102.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.989e+06, over cnt = 12(0%), over = 12, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.152980s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (91.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.98874e+06, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.100532s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (93.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.9885e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.124128s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (100.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5901(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.004427s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (99.6%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for ad_delay/instance_name_my/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for dac/instance_name_da/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for pll_clk/pll_inst.fbclk[0]
PHY-1001 : 20 feed throughs used by 18 nets
PHY-1001 : End commit to database; 1.268730s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (99.8%)

PHY-1001 : Current memory(MB): used = 815, reserve = 802, peak = 815.
PHY-1001 : End phase 3; 3.152841s wall, 3.140625s user + 0.000000s system = 3.140625s CPU (99.6%)

PHY-1003 : Routed, final wirelength = 1.9885e+06
PHY-1001 : Current memory(MB): used = 817, reserve = 804, peak = 817.
PHY-1001 : End export database. 0.023842s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (131.1%)

PHY-1001 : End detail routing;  40.939191s wall, 51.421875s user + 0.312500s system = 51.734375s CPU (126.4%)

RUN-1003 : finish command "route" in  43.122482s wall, 54.015625s user + 0.343750s system = 54.359375s CPU (126.1%)

RUN-1004 : used memory is 764 MB, reserved memory is 750 MB, peak memory is 817 MB
RUN-1002 : start command "report_area -io_info -file fpga_phy.area"
RUN-1001 : standard
***Report Model: top_module Device: EG4X20BG256***

IO Statistics
#IO                        30
  #input                   17
  #output                  13
  #inout                    0

Utilization Statistics
#lut                     7506   out of  19600   38.30%
#reg                     1203   out of  19600    6.14%
#le                      8004
  #lut only              6801   out of   8004   84.97%
  #reg only               498   out of   8004    6.22%
  #lut&reg                705   out of   8004    8.81%
#dsp                        7   out of     29   24.14%
#bram                       9   out of     64   14.06%
  #bram9k                   9
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       30   out of    188   15.96%
  #ireg                    10
  #oreg                     1
  #treg                     0
#pll                        3   out of      4   75.00%
#gclk                       4   out of     16   25.00%

Clock Resource Statistics
Index     ClockNet                        Type               DriverType         Driver                                      Fanout
#1        fifo/fifo_generator_0_u/clkr    GCLK               pll                pll_clk/pll_inst.clkc0                      552
#2        ad0_clk_dup_1                   GCLK               lslice             ad0_clk_syn_13.f1                           58
#3        csget/mcu_write_start_n         GCLK               mslice             spi_slave/tx_flag_n_syn_23.f0               48
#4        PULSE_G_dup_1                   GCLK               lslice             PULSE_G_syn_9.f1                            29
#5        ad_delay/clk_20b                GCLK               pll                ad_delay/instance_name_my/pll_inst.clkc2    21
#6        dac/u_da_wave_send/clk          GCLK               pll                pll_clk/pll_inst.clkc1                      7
#7        ad1_clk_dup_1                   GCLK               pll                pll_clk/pll_inst.clkc2                      4
#8        f_div2/clk                      GCLK               lslice             fre/data_fx_b_n4100_syn_172.q0              4
#9        dac/u_rom_256x8b/clka           GCLK               pll                dac/instance_name_da/pll_inst.clkc0         1
#10       fx_clk_dup_1                    GeneralRouting     io                 fx_clk_syn_2.di                             1
#11       sys_clk_dup_1                   GeneralRouting     io                 sys_clk_syn_2.di                            1
#12       clk_30m                         GCLK               pll                pll_clk/pll_inst.clkc3                      0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ad0_data[7]      INPUT        G16        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[6]      INPUT        F15        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[5]      INPUT        D11        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[4]      INPUT        E11        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[3]      INPUT        E15        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[2]      INPUT        C16        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[1]      INPUT        B16        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[0]      INPUT        B14        LVCMOS25          N/A          PULLUP      IREG    
    cs_n_i         INPUT        J16        LVCMOS25          N/A          PULLUP      IREG    
  fifo_rst_n       INPUT        B12        LVCMOS25          N/A          PULLUP      NONE    
    fx_clk         INPUT        A11        LVCMOS25          N/A          PULLUP      NONE    
    mosi_i         INPUT        M16        LVCMOS25          N/A          PULLUP      NONE    
    sclk_i         INPUT        N16        LVCMOS25          N/A          PULLUP      IREG    
      sel          INPUT        P15        LVCMOS25          N/A          PULLUP      NONE    
     sel1          INPUT        R15        LVCMOS25          N/A          PULLUP      NONE    
    sys_clk        INPUT         T8        LVCMOS25          N/A          PULLUP      NONE    
   sys_rst_n       INPUT        A12        LVCMOS25          N/A          PULLUP      NONE    
    PULSE_G       OUTPUT        C13        LVCMOS25           8            N/A        NONE    
    ad0_clk       OUTPUT        H16        LVCMOS25           8            NONE       NONE    
    ad1_clk       OUTPUT        A13        LVCMOS25           8            NONE       NONE    
    da_clk        OUTPUT        H15        LVCMOS25           8            NONE       NONE    
  da_data[7]      OUTPUT        F16        LVCMOS25           8            NONE       NONE    
  da_data[6]      OUTPUT        E16        LVCMOS25           8            NONE       NONE    
  da_data[5]      OUTPUT        C10        LVCMOS25           8            NONE       NONE    
  da_data[4]      OUTPUT         C9        LVCMOS25           8            NONE       NONE    
  da_data[3]      OUTPUT        D16        LVCMOS25           8            NONE       NONE    
  da_data[2]      OUTPUT        C15        LVCMOS25           8            NONE       NONE    
  da_data[1]      OUTPUT        B15        LVCMOS25           8            NONE       NONE    
  da_data[0]      OUTPUT        A14        LVCMOS25           8            NONE       NONE    
    miso_o        OUTPUT        K15        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+-----------------------------------------------------------------------------------------------------------------------+
|Instance                  |Module                                 |le     |lut     |ripple  |seq     |bram    |dsp     |
+-----------------------------------------------------------------------------------------------------------------------+
|top                       |top_module                             |8004   |4936    |2570    |1214    |9       |7       |
|  ad_delay                |ad_delay_module                        |53     |34      |19      |36      |0       |0       |
|    instance_name_my      |clk_wiz_1                              |0      |0       |0       |0       |0       |0       |
|  adget                   |ADC_get_module                         |4      |4       |0       |4       |0       |0       |
|  csget                   |detect_module                          |0      |0       |0       |0       |0       |0       |
|  dac                     |DA_top_module                          |11     |6       |5       |9       |1       |0       |
|    instance_name_da      |clk_wiz_2                              |0      |0       |0       |0       |0       |0       |
|    u_da_wave_send        |DA_module                              |11     |6       |5       |9       |0       |0       |
|    u_rom_256x8b          |blk_mem_gen_0                          |0      |0       |0       |0       |1       |0       |
|  f_div                   |f_div10_module                         |2      |2       |0       |2       |0       |0       |
|  f_div2                  |f_div10_module                         |3      |3       |0       |3       |0       |0       |
|  fifo                    |fifo_module                            |208    |98      |32      |171     |8       |0       |
|    fifo_generator_0_u    |FIFO                                   |144    |83      |32      |107     |8       |0       |
|      ram_inst            |ram_infer_FIFO                         |0      |0       |0       |0       |8       |0       |
|      rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_FIFO |34     |20      |0       |34      |0       |0       |
|      wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_FIFO |42     |29      |0       |42      |0       |0       |
|  fre                     |get_fre                                |6764   |4267    |2078    |896     |0       |7       |
|  mux                     |mux2_module                            |83     |76      |6       |74      |0       |0       |
|  pll_clk                 |clk_wizz_0                             |0      |0       |0       |0       |0       |0       |
|  pulse_get               |pulse                                  |18     |9       |9       |0       |0       |0       |
|  spi_slave               |SPI_slave_module                       |27     |19      |8       |5       |0       |0       |
+-----------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5769  
    #2          2       345   
    #3          3       2018  
    #4          4        14   
    #5        5-10       15   
    #6        11-50      70   
    #7       51-100      54   
    #8       101-500     29   
  Average     2.66            

RUN-1002 : start command "export_db fpga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db fpga_pr.db" in  1.513725s wall, 2.406250s user + 0.015625s system = 2.421875s CPU (160.0%)

RUN-1004 : used memory is 766 MB, reserved memory is 755 MB, peak memory is 823 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 31240, tnet num: 8359, tinst num: 4125, tnode num: 34034, tedge num: 55043.
TMR-2508 : Levelizing timing graph completed, there are 2703 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file fpga_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 8359 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 12 (12 unconstrainted).
TMR-5009 WARNING: No clock constraint on 12 clock net(s): 
		PULSE_G_syn_5
		ad0_clk_syn_6
		ad1_clk_dup_1
		ad_delay/clk_20b
		clk_30m
		csget/mcu_write_start_n_syn_2
		dac/u_da_wave_send/clk
		dac/u_rom_256x8b/clka
		f_div2/clk_syn_4
		fifo/fifo_generator_0_u/clkr
		fx_clk_dup_1
		sys_clk_dup_1
USR-6122 CRITICAL-WARNING: No clock constraint on PLL ad_delay/instance_name_my/pll_inst
USR-6122 CRITICAL-WARNING: No clock constraint on PLL pll_clk/pll_inst
USR-6122 CRITICAL-WARNING: No clock constraint on PLL dac/instance_name_da/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in fpga_phy.timing, timing summary in fpga_phy.tsm.
RUN-1002 : start command "export_bid fpga_inst.bid"
PRG-1000 : <!-- HMAC is: fbad60c6debaf2a743d62dceaacd744ca2dc3b60e5cee8ed4abf5abb98f9b79e -->
RUN-1002 : start command "bitgen -bit fpga.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 4125
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 8361, pip num: 91832
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 20
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3140 valid insts, and 280808 bits set as '1'.
BIT-1004 : the usercode register value: 00000000111111000000000000000000
BIT-1004 : PLL setting string = 0111
BIT-1004 : Generate bits file fpga.bit.
RUN-1003 : finish command "bitgen -bit fpga.bit" in  8.925106s wall, 115.375000s user + 0.109375s system = 115.484375s CPU (1293.9%)

RUN-1004 : used memory is 824 MB, reserved memory is 824 MB, peak memory is 988 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240707_221051.log"
