Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu May 09 12:35:55 2024
| Host         : DESKTOP-NNNNE7H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file test_env_timing_summary_routed.rpt -rpx test_env_timing_summary_routed.rpx
| Design       : test_env
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.369        0.000                      0                  305        0.324        0.000                      0                  305        3.750        0.000                       0                   146  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.369        0.000                      0                  305        0.324        0.000                      0                  305        3.750        0.000                       0                   146  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.369ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.369ns  (required time - arrival time)
  Source:                 inst_ID/reg_file_reg_r2_0_31_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r2_0_31_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.291ns  (logic 2.725ns (43.313%)  route 3.566ns (56.687%))
  Logic Levels:           3  (CARRY4=2 RAMS64E=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.722     5.325    inst_ID/reg_file_reg_r2_0_31_0_5/WCLK
    SLICE_X6Y90          RAMD32                                       r  inst_ID/reg_file_reg_r2_0_31_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     6.669 r  inst_ID/reg_file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.446     7.115    inst_ID/RD1[0]
    SLICE_X5Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     7.975 r  inst_ID/MEM_reg_0_63_0_0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.975    inst_ID/MEM_reg_0_63_0_0_i_7_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.197 r  inst_ID/MEM_reg_0_63_0_0_i_8/O[0]
                         net (fo=33, routed)          2.576    10.773    inst_MEM/MEM_reg_0_63_20_20/A2
    SLICE_X8Y94          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.299    11.072 r  inst_MEM/MEM_reg_0_63_20_20/SP/O
                         net (fo=3, routed)           0.544    11.616    inst_ID/reg_file_reg_r2_0_31_18_23/DIB0
    SLICE_X8Y95          RAMD32                                       r  inst_ID/reg_file_reg_r2_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.524    14.947    inst_ID/reg_file_reg_r2_0_31_18_23/WCLK
    SLICE_X8Y95          RAMD32                                       r  inst_ID/reg_file_reg_r2_0_31_18_23/RAMB/CLK
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X8Y95          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.985    inst_ID/reg_file_reg_r2_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                         -11.616    
  -------------------------------------------------------------------
                         slack                                  3.369    

Slack (MET) :             3.383ns  (required time - arrival time)
  Source:                 inst_ID/reg_file_reg_r2_0_31_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r1_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.217ns  (logic 2.716ns (43.688%)  route 3.501ns (56.312%))
  Logic Levels:           3  (CARRY4=2 RAMS64E=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.722     5.325    inst_ID/reg_file_reg_r2_0_31_0_5/WCLK
    SLICE_X6Y90          RAMD32                                       r  inst_ID/reg_file_reg_r2_0_31_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     6.669 r  inst_ID/reg_file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.446     7.115    inst_ID/RD1[0]
    SLICE_X5Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     7.975 r  inst_ID/MEM_reg_0_63_0_0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.975    inst_ID/MEM_reg_0_63_0_0_i_7_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.197 r  inst_ID/MEM_reg_0_63_0_0_i_8/O[0]
                         net (fo=33, routed)          2.576    10.773    inst_MEM/MEM_reg_0_63_23_23/A2
    SLICE_X8Y94          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.290    11.063 r  inst_MEM/MEM_reg_0_63_23_23/SP/O
                         net (fo=3, routed)           0.479    11.542    inst_ID/reg_file_reg_r1_0_31_18_23/DIC1
    SLICE_X10Y94         RAMD32                                       r  inst_ID/reg_file_reg_r1_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.527    14.950    inst_ID/reg_file_reg_r1_0_31_18_23/WCLK
    SLICE_X10Y94         RAMD32                                       r  inst_ID/reg_file_reg_r1_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.259    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X10Y94         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.924    inst_ID/reg_file_reg_r1_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                         -11.542    
  -------------------------------------------------------------------
                         slack                                  3.383    

Slack (MET) :             3.413ns  (required time - arrival time)
  Source:                 inst_ID/reg_file_reg_r2_0_31_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r1_0_31_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.251ns  (logic 2.725ns (43.594%)  route 3.526ns (56.406%))
  Logic Levels:           3  (CARRY4=2 RAMS64E=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.722     5.325    inst_ID/reg_file_reg_r2_0_31_0_5/WCLK
    SLICE_X6Y90          RAMD32                                       r  inst_ID/reg_file_reg_r2_0_31_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     6.669 r  inst_ID/reg_file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.446     7.115    inst_ID/RD1[0]
    SLICE_X5Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     7.975 r  inst_ID/MEM_reg_0_63_0_0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.975    inst_ID/MEM_reg_0_63_0_0_i_7_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.197 r  inst_ID/MEM_reg_0_63_0_0_i_8/O[0]
                         net (fo=33, routed)          2.576    10.773    inst_MEM/MEM_reg_0_63_20_20/A2
    SLICE_X8Y94          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.299    11.072 r  inst_MEM/MEM_reg_0_63_20_20/SP/O
                         net (fo=3, routed)           0.504    11.575    inst_ID/reg_file_reg_r1_0_31_18_23/DIB0
    SLICE_X10Y94         RAMD32                                       r  inst_ID/reg_file_reg_r1_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.527    14.950    inst_ID/reg_file_reg_r1_0_31_18_23/WCLK
    SLICE_X10Y94         RAMD32                                       r  inst_ID/reg_file_reg_r1_0_31_18_23/RAMB/CLK
                         clock pessimism              0.259    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X10Y94         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.988    inst_ID/reg_file_reg_r1_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                         -11.575    
  -------------------------------------------------------------------
                         slack                                  3.413    

Slack (MET) :             3.506ns  (required time - arrival time)
  Source:                 inst_ID/reg_file_reg_r2_0_31_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r2_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.091ns  (logic 2.716ns (44.593%)  route 3.375ns (55.407%))
  Logic Levels:           3  (CARRY4=2 RAMS64E=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.722     5.325    inst_ID/reg_file_reg_r2_0_31_0_5/WCLK
    SLICE_X6Y90          RAMD32                                       r  inst_ID/reg_file_reg_r2_0_31_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     6.669 r  inst_ID/reg_file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.446     7.115    inst_ID/RD1[0]
    SLICE_X5Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     7.975 r  inst_ID/MEM_reg_0_63_0_0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.975    inst_ID/MEM_reg_0_63_0_0_i_7_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.197 r  inst_ID/MEM_reg_0_63_0_0_i_8/O[0]
                         net (fo=33, routed)          2.576    10.773    inst_MEM/MEM_reg_0_63_23_23/A2
    SLICE_X8Y94          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.290    11.063 r  inst_MEM/MEM_reg_0_63_23_23/SP/O
                         net (fo=3, routed)           0.353    11.415    inst_ID/reg_file_reg_r2_0_31_18_23/DIC1
    SLICE_X8Y95          RAMD32                                       r  inst_ID/reg_file_reg_r2_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.524    14.947    inst_ID/reg_file_reg_r2_0_31_18_23/WCLK
    SLICE_X8Y95          RAMD32                                       r  inst_ID/reg_file_reg_r2_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X8Y95          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.921    inst_ID/reg_file_reg_r2_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.921    
                         arrival time                         -11.415    
  -------------------------------------------------------------------
                         slack                                  3.506    

Slack (MET) :             3.525ns  (required time - arrival time)
  Source:                 inst_ID/reg_file_reg_r2_0_31_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r2_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.092ns  (logic 2.571ns (42.200%)  route 3.521ns (57.800%))
  Logic Levels:           3  (CARRY4=2 RAMS64E=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.722     5.325    inst_ID/reg_file_reg_r2_0_31_0_5/WCLK
    SLICE_X6Y90          RAMD32                                       r  inst_ID/reg_file_reg_r2_0_31_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     6.669 r  inst_ID/reg_file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.446     7.115    inst_ID/RD1[0]
    SLICE_X5Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     7.975 r  inst_ID/MEM_reg_0_63_0_0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.975    inst_ID/MEM_reg_0_63_0_0_i_7_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.197 r  inst_ID/MEM_reg_0_63_0_0_i_8/O[0]
                         net (fo=33, routed)          2.576    10.773    inst_MEM/MEM_reg_0_63_21_21/A2
    SLICE_X8Y94          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.145    10.918 r  inst_MEM/MEM_reg_0_63_21_21/SP/O
                         net (fo=3, routed)           0.499    11.417    inst_ID/reg_file_reg_r2_0_31_18_23/DIB1
    SLICE_X8Y95          RAMD32                                       r  inst_ID/reg_file_reg_r2_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.524    14.947    inst_ID/reg_file_reg_r2_0_31_18_23/WCLK
    SLICE_X8Y95          RAMD32                                       r  inst_ID/reg_file_reg_r2_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X8Y95          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.942    inst_ID/reg_file_reg_r2_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                         -11.417    
  -------------------------------------------------------------------
                         slack                                  3.525    

Slack (MET) :             3.558ns  (required time - arrival time)
  Source:                 inst_ID/reg_file_reg_r2_0_31_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r2_0_31_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.113ns  (logic 2.569ns (42.027%)  route 3.544ns (57.973%))
  Logic Levels:           3  (CARRY4=2 RAMS64E=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.722     5.325    inst_ID/reg_file_reg_r2_0_31_0_5/WCLK
    SLICE_X6Y90          RAMD32                                       r  inst_ID/reg_file_reg_r2_0_31_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     6.669 r  inst_ID/reg_file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.446     7.115    inst_ID/RD1[0]
    SLICE_X5Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     7.975 r  inst_ID/MEM_reg_0_63_0_0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.975    inst_ID/MEM_reg_0_63_0_0_i_7_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.197 r  inst_ID/MEM_reg_0_63_0_0_i_8/O[0]
                         net (fo=33, routed)          2.576    10.773    inst_MEM/MEM_reg_0_63_22_22/A2
    SLICE_X8Y94          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.143    10.916 r  inst_MEM/MEM_reg_0_63_22_22/SP/O
                         net (fo=3, routed)           0.522    11.437    inst_ID/reg_file_reg_r2_0_31_18_23/DIC0
    SLICE_X8Y95          RAMD32                                       r  inst_ID/reg_file_reg_r2_0_31_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.524    14.947    inst_ID/reg_file_reg_r2_0_31_18_23/WCLK
    SLICE_X8Y95          RAMD32                                       r  inst_ID/reg_file_reg_r2_0_31_18_23/RAMC/CLK
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X8Y95          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.995    inst_ID/reg_file_reg_r2_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                         -11.437    
  -------------------------------------------------------------------
                         slack                                  3.558    

Slack (MET) :             3.664ns  (required time - arrival time)
  Source:                 inst_ID/reg_file_reg_r2_0_31_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r1_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.957ns  (logic 2.571ns (43.158%)  route 3.386ns (56.842%))
  Logic Levels:           3  (CARRY4=2 RAMS64E=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.722     5.325    inst_ID/reg_file_reg_r2_0_31_0_5/WCLK
    SLICE_X6Y90          RAMD32                                       r  inst_ID/reg_file_reg_r2_0_31_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     6.669 r  inst_ID/reg_file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.446     7.115    inst_ID/RD1[0]
    SLICE_X5Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     7.975 r  inst_ID/MEM_reg_0_63_0_0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.975    inst_ID/MEM_reg_0_63_0_0_i_7_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.197 r  inst_ID/MEM_reg_0_63_0_0_i_8/O[0]
                         net (fo=33, routed)          2.576    10.773    inst_MEM/MEM_reg_0_63_21_21/A2
    SLICE_X8Y94          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.145    10.918 r  inst_MEM/MEM_reg_0_63_21_21/SP/O
                         net (fo=3, routed)           0.364    11.282    inst_ID/reg_file_reg_r1_0_31_18_23/DIB1
    SLICE_X10Y94         RAMD32                                       r  inst_ID/reg_file_reg_r1_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.527    14.950    inst_ID/reg_file_reg_r1_0_31_18_23/WCLK
    SLICE_X10Y94         RAMD32                                       r  inst_ID/reg_file_reg_r1_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.259    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X10Y94         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.945    inst_ID/reg_file_reg_r1_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                         -11.282    
  -------------------------------------------------------------------
                         slack                                  3.664    

Slack (MET) :             3.722ns  (required time - arrival time)
  Source:                 inst_ID/reg_file_reg_r2_0_31_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r1_0_31_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.952ns  (logic 2.569ns (43.163%)  route 3.383ns (56.837%))
  Logic Levels:           3  (CARRY4=2 RAMS64E=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.722     5.325    inst_ID/reg_file_reg_r2_0_31_0_5/WCLK
    SLICE_X6Y90          RAMD32                                       r  inst_ID/reg_file_reg_r2_0_31_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     6.669 r  inst_ID/reg_file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.446     7.115    inst_ID/RD1[0]
    SLICE_X5Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     7.975 r  inst_ID/MEM_reg_0_63_0_0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.975    inst_ID/MEM_reg_0_63_0_0_i_7_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.197 r  inst_ID/MEM_reg_0_63_0_0_i_8/O[0]
                         net (fo=33, routed)          2.576    10.773    inst_MEM/MEM_reg_0_63_22_22/A2
    SLICE_X8Y94          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.143    10.916 r  inst_MEM/MEM_reg_0_63_22_22/SP/O
                         net (fo=3, routed)           0.361    11.276    inst_ID/reg_file_reg_r1_0_31_18_23/DIC0
    SLICE_X10Y94         RAMD32                                       r  inst_ID/reg_file_reg_r1_0_31_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.527    14.950    inst_ID/reg_file_reg_r1_0_31_18_23/WCLK
    SLICE_X10Y94         RAMD32                                       r  inst_ID/reg_file_reg_r1_0_31_18_23/RAMC/CLK
                         clock pessimism              0.259    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X10Y94         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.998    inst_ID/reg_file_reg_r1_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                         -11.276    
  -------------------------------------------------------------------
                         slack                                  3.722    

Slack (MET) :             3.885ns  (required time - arrival time)
  Source:                 inst_ID/reg_file_reg_r2_0_31_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r1_0_31_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.803ns  (logic 2.502ns (43.115%)  route 3.301ns (56.885%))
  Logic Levels:           2  (CARRY4=1 RAMS64E=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.722     5.325    inst_ID/reg_file_reg_r2_0_31_0_5/WCLK
    SLICE_X6Y90          RAMD32                                       r  inst_ID/reg_file_reg_r2_0_31_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     6.669 r  inst_ID/reg_file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.446     7.115    inst_ID/RD1[0]
    SLICE_X5Y91          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.875     7.990 r  inst_ID/MEM_reg_0_63_0_0_i_7/O[2]
                         net (fo=33, routed)          1.901     9.891    inst_MEM/MEM_reg_0_63_30_30/A0
    SLICE_X6Y95          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.283    10.174 r  inst_MEM/MEM_reg_0_63_30_30/SP/O
                         net (fo=3, routed)           0.954    11.128    inst_ID/reg_file_reg_r1_0_31_30_31/DIA0
    SLICE_X10Y95         RAMD32                                       r  inst_ID/reg_file_reg_r1_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.527    14.950    inst_ID/reg_file_reg_r1_0_31_30_31/WCLK
    SLICE_X10Y95         RAMD32                                       r  inst_ID/reg_file_reg_r1_0_31_30_31/RAMA/CLK
                         clock pessimism              0.259    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X10Y95         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    15.012    inst_ID/reg_file_reg_r1_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                         -11.128    
  -------------------------------------------------------------------
                         slack                                  3.885    

Slack (MET) :             3.901ns  (required time - arrival time)
  Source:                 inst_ID/reg_file_reg_r2_0_31_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r2_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.836ns  (logic 3.355ns (57.491%)  route 2.481ns (42.509%))
  Logic Levels:           3  (CARRY4=2 RAMS64E=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.722     5.325    inst_ID/reg_file_reg_r2_0_31_0_5/WCLK
    SLICE_X6Y90          RAMD32                                       r  inst_ID/reg_file_reg_r2_0_31_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     6.669 r  inst_ID/reg_file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.446     7.115    inst_ID/RD1[0]
    SLICE_X5Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     7.975 r  inst_ID/MEM_reg_0_63_0_0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.975    inst_ID/MEM_reg_0_63_0_0_i_7_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.197 r  inst_ID/MEM_reg_0_63_0_0_i_8/O[0]
                         net (fo=33, routed)          1.399     9.596    inst_MEM/MEM_reg_0_63_3_3/A2
    SLICE_X6Y93          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.929    10.525 r  inst_MEM/MEM_reg_0_63_3_3/SP/O
                         net (fo=3, routed)           0.635    11.161    inst_ID/reg_file_reg_r2_0_31_0_5/DIB1
    SLICE_X6Y90          RAMD32                                       r  inst_ID/reg_file_reg_r2_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.601    15.024    inst_ID/reg_file_reg_r2_0_31_0_5/WCLK
    SLICE_X6Y90          RAMD32                                       r  inst_ID/reg_file_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.301    15.325    
                         clock uncertainty           -0.035    15.289    
    SLICE_X6Y90          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    15.061    inst_ID/reg_file_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -11.161    
  -------------------------------------------------------------------
                         slack                                  3.901    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 display/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.602     1.521    display/clk_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  display/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  display/cnt_reg[0]/Q
                         net (fo=1, routed)           0.173     1.835    display/cnt_reg_n_0_[0]
    SLICE_X0Y88          LUT1 (Prop_lut1_I0_O)        0.045     1.880 r  display/cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     1.880    display/cnt[0]_i_5_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.950 r  display/cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.950    display/cnt_reg[0]_i_1_n_7
    SLICE_X0Y88          FDRE                                         r  display/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.875     2.040    display/clk_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  display/cnt_reg[0]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.105     1.626    display/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 display/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.602     1.521    display/clk_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  display/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  display/cnt_reg[3]/Q
                         net (fo=1, routed)           0.183     1.845    display/cnt_reg_n_0_[3]
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.953 r  display/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.953    display/cnt_reg[0]_i_1_n_4
    SLICE_X0Y88          FDRE                                         r  display/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.875     2.040    display/clk_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  display/cnt_reg[3]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.105     1.626    display/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 display/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.603     1.522    display/clk_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  display/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  display/cnt_reg[11]/Q
                         net (fo=1, routed)           0.183     1.846    display/cnt_reg_n_0_[11]
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.954 r  display/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.954    display/cnt_reg[8]_i_1_n_4
    SLICE_X0Y90          FDRE                                         r  display/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.876     2.041    display/clk_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  display/cnt_reg[11]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y90          FDRE (Hold_fdre_C_D)         0.105     1.627    display/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 display/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.602     1.521    display/clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  display/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  display/cnt_reg[4]/Q
                         net (fo=1, routed)           0.176     1.839    display/cnt_reg_n_0_[4]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.954 r  display/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.954    display/cnt_reg[4]_i_1_n_7
    SLICE_X0Y89          FDRE                                         r  display/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.875     2.040    display/clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  display/cnt_reg[4]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y89          FDRE (Hold_fdre_C_D)         0.105     1.626    display/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 inst_MEM/MEM_reg_0_63_8_8/SP/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r1_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.388ns (76.421%)  route 0.120ns (23.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.604     1.523    inst_MEM/MEM_reg_0_63_8_8/WCLK
    SLICE_X2Y93          RAMS64E                                      r  inst_MEM/MEM_reg_0_63_8_8/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388     1.911 r  inst_MEM/MEM_reg_0_63_8_8/SP/O
                         net (fo=3, routed)           0.120     2.031    inst_ID/reg_file_reg_r1_0_31_6_11/DIB0
    SLICE_X2Y92          RAMD32                                       r  inst_ID/reg_file_reg_r1_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.876     2.041    inst_ID/reg_file_reg_r1_0_31_6_11/WCLK
    SLICE_X2Y92          RAMD32                                       r  inst_ID/reg_file_reg_r1_0_31_6_11/RAMB/CLK
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y92          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.684    inst_ID/reg_file_reg_r1_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 inst_ID/reg_file_reg_r1_0_31_12_17/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_MEM/MEM_reg_0_63_15_15/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.388ns (76.247%)  route 0.121ns (23.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.604     1.523    inst_ID/reg_file_reg_r1_0_31_12_17/WCLK
    SLICE_X2Y95          RAMD32                                       r  inst_ID/reg_file_reg_r1_0_31_12_17/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.911 r  inst_ID/reg_file_reg_r1_0_31_12_17/RAMB_D1/O
                         net (fo=2, routed)           0.121     2.032    inst_MEM/MEM_reg_0_63_15_15/D
    SLICE_X2Y96          RAMS64E                                      r  inst_MEM/MEM_reg_0_63_15_15/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.877     2.042    inst_MEM/MEM_reg_0_63_15_15/WCLK
    SLICE_X2Y96          RAMS64E                                      r  inst_MEM/MEM_reg_0_63_15_15/SP/CLK
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y96          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.146     1.685    inst_MEM/MEM_reg_0_63_15_15/SP
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 inst_MEM/MEM_reg_0_63_22_22/SP/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r1_0_31_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.388ns (73.384%)  route 0.141ns (26.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.575     1.494    inst_MEM/MEM_reg_0_63_22_22/WCLK
    SLICE_X8Y94          RAMS64E                                      r  inst_MEM/MEM_reg_0_63_22_22/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388     1.882 r  inst_MEM/MEM_reg_0_63_22_22/SP/O
                         net (fo=3, routed)           0.141     2.023    inst_ID/reg_file_reg_r1_0_31_18_23/DIC0
    SLICE_X10Y94         RAMD32                                       r  inst_ID/reg_file_reg_r1_0_31_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.846     2.011    inst_ID/reg_file_reg_r1_0_31_18_23/WCLK
    SLICE_X10Y94         RAMD32                                       r  inst_ID/reg_file_reg_r1_0_31_18_23/RAMC/CLK
                         clock pessimism             -0.479     1.531    
    SLICE_X10Y94         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.675    inst_ID/reg_file_reg_r1_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 inst_MEM/MEM_reg_0_63_16_16/SP/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r1_0_31_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.386ns (76.022%)  route 0.122ns (23.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.604     1.523    inst_MEM/MEM_reg_0_63_16_16/WCLK
    SLICE_X2Y96          RAMS64E                                      r  inst_MEM/MEM_reg_0_63_16_16/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          RAMS64E (Prop_rams64e_CLK_O)
                                                      0.386     1.909 r  inst_MEM/MEM_reg_0_63_16_16/SP/O
                         net (fo=3, routed)           0.122     2.031    inst_ID/reg_file_reg_r1_0_31_12_17/DIC0
    SLICE_X2Y95          RAMD32                                       r  inst_ID/reg_file_reg_r1_0_31_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.877     2.042    inst_ID/reg_file_reg_r1_0_31_12_17/WCLK
    SLICE_X2Y95          RAMD32                                       r  inst_ID/reg_file_reg_r1_0_31_12_17/RAMC/CLK
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y95          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.683    inst_ID/reg_file_reg_r1_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 inst_ID/reg_file_reg_r1_0_31_24_29/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_MEM/MEM_reg_0_63_27_27/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.388ns (75.972%)  route 0.123ns (24.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.604     1.523    inst_ID/reg_file_reg_r1_0_31_24_29/WCLK
    SLICE_X6Y97          RAMD32                                       r  inst_ID/reg_file_reg_r1_0_31_24_29/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y97          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.911 r  inst_ID/reg_file_reg_r1_0_31_24_29/RAMB_D1/O
                         net (fo=2, routed)           0.123     2.034    inst_MEM/MEM_reg_0_63_27_27/D
    SLICE_X6Y96          RAMS64E                                      r  inst_MEM/MEM_reg_0_63_27_27/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.874     2.039    inst_MEM/MEM_reg_0_63_27_27/WCLK
    SLICE_X6Y96          RAMS64E                                      r  inst_MEM/MEM_reg_0_63_27_27/SP/CLK
                         clock pessimism             -0.500     1.538    
    SLICE_X6Y96          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.682    inst_MEM/MEM_reg_0_63_27_27/SP
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 inst_ID/reg_file_reg_r1_0_31_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_MEM/MEM_reg_0_63_5_5/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.386ns (75.109%)  route 0.128ns (24.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.602     1.521    inst_ID/reg_file_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y91          RAMD32                                       r  inst_ID/reg_file_reg_r1_0_31_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.907 r  inst_ID/reg_file_reg_r1_0_31_0_5/RAMC_D1/O
                         net (fo=2, routed)           0.128     2.035    inst_MEM/MEM_reg_0_63_5_5/D
    SLICE_X6Y93          RAMS64E                                      r  inst_MEM/MEM_reg_0_63_5_5/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.874     2.039    inst_MEM/MEM_reg_0_63_5_5/WCLK
    SLICE_X6Y93          RAMS64E                                      r  inst_MEM/MEM_reg_0_63_5_5/SP/CLK
                         clock pessimism             -0.500     1.538    
    SLICE_X6Y93          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.682    inst_MEM/MEM_reg_0_63_5_5/SP
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.353    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y91     display/cnt_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y91     display/cnt_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y91     display/cnt_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y92     display/cnt_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y88     display/cnt_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y88     display/cnt_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y88     display/cnt_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y89     display/cnt_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y89     display/cnt_reg[5]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y94    inst_ID/reg_file_reg_r1_0_31_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y94    inst_ID/reg_file_reg_r1_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y94    inst_ID/reg_file_reg_r1_0_31_18_23/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y94    inst_ID/reg_file_reg_r1_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y94    inst_ID/reg_file_reg_r1_0_31_18_23/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y95    inst_ID/reg_file_reg_r1_0_31_30_31/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y95    inst_ID/reg_file_reg_r1_0_31_30_31/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y95    inst_ID/reg_file_reg_r1_0_31_30_31/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y94    inst_ID/reg_file_reg_r1_0_31_18_23/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y94    inst_ID/reg_file_reg_r1_0_31_18_23/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y91     inst_ID/reg_file_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y91     inst_ID/reg_file_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y91     inst_ID/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y91     inst_ID/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y91     inst_ID/reg_file_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y91     inst_ID/reg_file_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y91     inst_ID/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y91     inst_ID/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y91     inst_ID/reg_file_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y91     inst_ID/reg_file_reg_r1_0_31_0_5/RAMC/CLK



