// Seed: 1975456447
module module_0;
  wire id_1;
endmodule
module module_1 (
    input uwire id_0,
    output wand id_1,
    output supply1 id_2,
    output wand id_3
);
  `define pp_5 0
  module_0 modCall_1 ();
  always @(posedge 1 && `pp_5) `pp_5 <= (-1) & `pp_5[`pp_5[1'b0] :-1];
  wire  id_6  ,  \id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ;
  assign {(id_6), id_17} = id_8;
  wire [`pp_5 : -1] id_36;
endmodule
