# //  Questa Sim-64
# //  Version 2024.1 win64 Feb  1 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# do {.\run.do}
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# ** Note: Multiple occurrences of ini variable 220model_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable 220model_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_lnsim_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_lnsim_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable arriav_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable arriav_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cyclone10lp_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cyclone10lp_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cycloneiv_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cycloneiv_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cyclonev_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cyclonev_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable lpm_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable lpm_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable maxv_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable maxv_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable stratixv_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable stratixv_ver are found, only first occurence will be considered.
# QuestaSim-64 vmap 2024.1 Lib Mapping Utility 2024.02 Feb  1 2024
# vmap work work 
# Modifying C:/questasim64_2024.1/win64/../modelsim.ini
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 00:30:35 on Feb 20,2026
# vlog -reportprogress 300 -f sourcefile.txt 
# -- Compiling package myPkg
# -- Compiling package ALU_sv_unit
# -- Importing package myPkg
# -- Compiling module ALU
# -- Compiling module Asynchronous_FIFO
# -- Compiling module DF_Sync
# -- Compiling module FIFO_empty
# -- Compiling module FIFO_full
# -- Compiling module FIFO_MEM
# -- Compiling module clk_div
# -- Compiling module clk_div_tb
# -- Compiling module clock_gating
# -- Compiling module Data_sync
# ** Error: ../Final_System/Final_system.sv(61): (vlog-2730) Undefined variable: 'DIV_RATIO_WIDTH'.
# End time: 00:30:35 on Feb 20,2026, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/questasim64_2024.1/win64/vlog failed.
# Error in macro ././run.do line 3
# C:/questasim64_2024.1/win64/vlog failed.
#     while executing
# "vlog -f sourcefile.txt"
do {.\run.do}
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# ** Note: Multiple occurrences of ini variable 220model_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable 220model_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_lnsim_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_lnsim_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable arriav_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable arriav_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cyclone10lp_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cyclone10lp_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cycloneiv_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cycloneiv_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cyclonev_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cyclonev_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable lpm_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable lpm_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable maxv_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable maxv_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable stratixv_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable stratixv_ver are found, only first occurence will be considered.
# QuestaSim-64 vmap 2024.1 Lib Mapping Utility 2024.02 Feb  1 2024
# vmap work work 
# Modifying C:/questasim64_2024.1/win64/../modelsim.ini
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 00:30:53 on Feb 20,2026
# vlog -reportprogress 300 -f sourcefile.txt 
# -- Compiling package myPkg
# -- Compiling package ALU_sv_unit
# -- Importing package myPkg
# -- Compiling module ALU
# -- Compiling module Asynchronous_FIFO
# -- Compiling module DF_Sync
# -- Compiling module FIFO_empty
# -- Compiling module FIFO_full
# -- Compiling module FIFO_MEM
# -- Compiling module clk_div
# -- Compiling module clk_div_tb
# -- Compiling module clock_gating
# -- Compiling module Data_sync
# -- Compiling package Final_system_sv_unit
# -- Compiling module Final_system
# -- Compiling module Pulse_GEN
# -- Compiling module RegFile
# -- Compiling module Reset_sync
# -- Compiling package Pkg_sys_ctrl
# -- Compiling package SYS_CTRL_sv_unit
# -- Importing package Pkg_sys_ctrl
# -- Compiling module SYS_CTRL
# -- Compiling module SYS_TOP_TB
# -- Compiling module UART_RX_DEV_ratio
# -- Compiling module data_sampling
# -- Compiling module deserializer
# -- Compiling module edge_bit_cnt
# -- Compiling module parity_check
# -- Compiling module Stop_check
# -- Compiling module strt_check
# -- Compiling module UART_RX
# -- Compiling module UART_RX_FSM
# -- Compiling module FSM
# -- Compiling module MUX
# -- Compiling module Parity_check
# -- Compiling module serializer
# -- Compiling module UART_TX
# 
# Top level modules:
# 	clk_div_tb
# 	SYS_TOP_TB
# End time: 00:30:53 on Feb 20,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.SYS_TOP_TB 
# Start time: 00:30:53 on Feb 20,2026
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Note: (vopt-143) Recognized 1 FSM in module "SYS_CTRL(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "UART_RX_FSM(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "FSM(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.SYS_TOP_TB(fast)
# Loading work.myPkg(fast)
# Loading work.Final_system_sv_unit(fast)
# Loading work.Final_system(fast)
# Loading work.Reset_sync(fast)
# Loading work.Pkg_sys_ctrl(fast)
# Loading work.SYS_CTRL_sv_unit(fast)
# Loading work.SYS_CTRL(fast)
# Loading work.UART_RX_DEV_ratio(fast)
# Loading work.clk_div(fast)
# Loading work.UART_RX(fast)
# Loading work.UART_RX_FSM(fast)
# Loading work.edge_bit_cnt(fast)
# Loading work.data_sampling(fast)
# Loading work.deserializer(fast)
# Loading work.parity_check(fast)
# Loading work.strt_check(fast)
# Loading work.Stop_check(fast)
# Loading work.UART_TX(fast)
# Loading work.FSM(fast)
# Loading work.Parity_check(fast)
# Loading work.serializer(fast)
# Loading work.MUX(fast)
# Loading work.Pulse_GEN(fast)
# Loading work.Asynchronous_FIFO(fast)
# Loading work.FIFO_full(fast)
# Loading work.FIFO_empty(fast)
# Loading work.DF_Sync(fast)
# Loading work.DF_Sync(fast__1)
# Loading work.FIFO_MEM(fast)
# Loading work.Data_sync(fast)
# Loading work.Pulse_GEN(fast__1)
# Loading work.RegFile(fast)
# Loading work.clock_gating(fast)
# Loading work.ALU_sv_unit(fast)
# Loading work.ALU(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'i_prescale'. The port definition is at: ../SYSTEM_TOP/UART_RX_DEV_ratio.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /SYS_TOP_TB/DUT/u_UART_RX_DEV_ratio File: ../Final_System/Final_system.sv Line: 112
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: yahia khaled  Hostname: YAHIA  ProcessID: 5636
#           Attempting to use alternate WLF file "./wlftyaeig1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftyaeig1
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/SYS_TOP_TB/DUT/u_UART_RX/i_stp_chk_en'.
# Executing ONERROR command at macro ./wave.do line 154
# Break key hit
# Break in Module SYS_TOP_TB at ../SYSTEM_TOP/SYS_TOP_TB.sv line 757
do {.\run.do}
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# ** Note: Multiple occurrences of ini variable 220model_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable 220model_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_lnsim_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_lnsim_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable arriav_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable arriav_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cyclone10lp_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cyclone10lp_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cycloneiv_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cycloneiv_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cyclonev_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cyclonev_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable lpm_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable lpm_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable maxv_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable maxv_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable stratixv_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable stratixv_ver are found, only first occurence will be considered.
# QuestaSim-64 vmap 2024.1 Lib Mapping Utility 2024.02 Feb  1 2024
# vmap work work 
# Modifying C:/questasim64_2024.1/win64/../modelsim.ini
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 00:32:19 on Feb 20,2026
# vlog -reportprogress 300 -f sourcefile.txt 
# -- Compiling package myPkg
# -- Compiling package ALU_sv_unit
# -- Importing package myPkg
# -- Compiling module ALU
# -- Compiling module Asynchronous_FIFO
# -- Compiling module DF_Sync
# -- Compiling module FIFO_empty
# -- Compiling module FIFO_full
# -- Compiling module FIFO_MEM
# -- Compiling module clk_div
# -- Compiling module clk_div_tb
# -- Compiling module clock_gating
# -- Compiling module Data_sync
# -- Compiling package Final_system_sv_unit
# -- Compiling module Final_system
# -- Compiling module Pulse_GEN
# -- Compiling module RegFile
# -- Compiling module Reset_sync
# -- Compiling package Pkg_sys_ctrl
# -- Compiling package SYS_CTRL_sv_unit
# -- Importing package Pkg_sys_ctrl
# -- Compiling module SYS_CTRL
# -- Compiling module SYS_TOP_TB
# -- Compiling module UART_RX_DEV_ratio
# -- Compiling module data_sampling
# -- Compiling module deserializer
# -- Compiling module edge_bit_cnt
# -- Compiling module parity_check
# -- Compiling module Stop_check
# -- Compiling module strt_check
# -- Compiling module UART_RX
# -- Compiling module UART_RX_FSM
# -- Compiling module FSM
# -- Compiling module MUX
# -- Compiling module Parity_check
# -- Compiling module serializer
# -- Compiling module UART_TX
# 
# Top level modules:
# 	clk_div_tb
# 	SYS_TOP_TB
# End time: 00:32:19 on Feb 20,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:32:22 on Feb 20,2026, Elapsed time: 0:01:29
# Errors: 0, Warnings: 4
# vsim -voptargs="+acc" work.SYS_TOP_TB 
# Start time: 00:32:22 on Feb 20,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.SYS_TOP_TB(fast)
# Loading work.myPkg(fast)
# Loading work.Final_system_sv_unit(fast)
# Loading work.Final_system(fast)
# Loading work.Reset_sync(fast)
# Loading work.Pkg_sys_ctrl(fast)
# Loading work.SYS_CTRL_sv_unit(fast)
# Loading work.SYS_CTRL(fast)
# Loading work.UART_RX_DEV_ratio(fast)
# Loading work.clk_div(fast)
# Loading work.UART_RX(fast)
# Loading work.UART_RX_FSM(fast)
# Loading work.edge_bit_cnt(fast)
# Loading work.data_sampling(fast)
# Loading work.deserializer(fast)
# Loading work.parity_check(fast)
# Loading work.strt_check(fast)
# Loading work.Stop_check(fast)
# Loading work.UART_TX(fast)
# Loading work.FSM(fast)
# Loading work.Parity_check(fast)
# Loading work.serializer(fast)
# Loading work.MUX(fast)
# Loading work.Pulse_GEN(fast)
# Loading work.Asynchronous_FIFO(fast)
# Loading work.FIFO_full(fast)
# Loading work.FIFO_empty(fast)
# Loading work.DF_Sync(fast)
# Loading work.DF_Sync(fast__1)
# Loading work.FIFO_MEM(fast)
# Loading work.Data_sync(fast)
# Loading work.Pulse_GEN(fast__1)
# Loading work.RegFile(fast)
# Loading work.clock_gating(fast)
# Loading work.ALU_sv_unit(fast)
# Loading work.ALU(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: yahia khaled  Hostname: YAHIA  ProcessID: 5636
#           Attempting to use alternate WLF file "./wlftcwbmg8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftcwbmg8
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/SYS_TOP_TB/DUT/u_UART_RX/i_stp_chk_en'.
# Executing ONERROR command at macro ./wave.do line 154
# Break key hit
# Break in Module SYS_TOP_TB at ../SYSTEM_TOP/SYS_TOP_TB.sv line 757
do {.\run.do}
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# ** Note: Multiple occurrences of ini variable 220model_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable 220model_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_lnsim_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_lnsim_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable arriav_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable arriav_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cyclone10lp_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cyclone10lp_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cycloneiv_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cycloneiv_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cyclonev_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cyclonev_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable lpm_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable lpm_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable maxv_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable maxv_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable stratixv_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable stratixv_ver are found, only first occurence will be considered.
# QuestaSim-64 vmap 2024.1 Lib Mapping Utility 2024.02 Feb  1 2024
# vmap work work 
# Modifying C:/questasim64_2024.1/win64/../modelsim.ini
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 00:32:51 on Feb 20,2026
# vlog -reportprogress 300 -f sourcefile.txt 
# -- Compiling package myPkg
# -- Compiling package ALU_sv_unit
# -- Importing package myPkg
# -- Compiling module ALU
# -- Compiling module Asynchronous_FIFO
# -- Compiling module DF_Sync
# -- Compiling module FIFO_empty
# -- Compiling module FIFO_full
# -- Compiling module FIFO_MEM
# -- Compiling module clk_div
# -- Compiling module clk_div_tb
# -- Compiling module clock_gating
# -- Compiling module Data_sync
# -- Compiling package Final_system_sv_unit
# -- Compiling module Final_system
# -- Compiling module Pulse_GEN
# -- Compiling module RegFile
# -- Compiling module Reset_sync
# -- Compiling package Pkg_sys_ctrl
# -- Compiling package SYS_CTRL_sv_unit
# -- Importing package Pkg_sys_ctrl
# -- Compiling module SYS_CTRL
# -- Compiling module SYS_TOP_TB
# -- Compiling module UART_RX_DEV_ratio
# -- Compiling module data_sampling
# -- Compiling module deserializer
# -- Compiling module edge_bit_cnt
# -- Compiling module parity_check
# -- Compiling module Stop_check
# -- Compiling module strt_check
# -- Compiling module UART_RX
# -- Compiling module UART_RX_FSM
# -- Compiling module FSM
# -- Compiling module MUX
# -- Compiling module Parity_check
# -- Compiling module serializer
# -- Compiling module UART_TX
# 
# Top level modules:
# 	clk_div_tb
# 	SYS_TOP_TB
# End time: 00:32:51 on Feb 20,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:32:54 on Feb 20,2026, Elapsed time: 0:00:32
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc" work.SYS_TOP_TB 
# Start time: 00:32:54 on Feb 20,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.SYS_TOP_TB(fast)
# Loading work.myPkg(fast)
# Loading work.Final_system_sv_unit(fast)
# Loading work.Final_system(fast)
# Loading work.Reset_sync(fast)
# Loading work.Pkg_sys_ctrl(fast)
# Loading work.SYS_CTRL_sv_unit(fast)
# Loading work.SYS_CTRL(fast)
# Loading work.UART_RX_DEV_ratio(fast)
# Loading work.clk_div(fast)
# Loading work.UART_RX(fast)
# Loading work.UART_RX_FSM(fast)
# Loading work.edge_bit_cnt(fast)
# Loading work.data_sampling(fast)
# Loading work.deserializer(fast)
# Loading work.parity_check(fast)
# Loading work.strt_check(fast)
# Loading work.Stop_check(fast)
# Loading work.UART_TX(fast)
# Loading work.FSM(fast)
# Loading work.Parity_check(fast)
# Loading work.serializer(fast)
# Loading work.MUX(fast)
# Loading work.Pulse_GEN(fast)
# Loading work.Asynchronous_FIFO(fast)
# Loading work.FIFO_full(fast)
# Loading work.FIFO_empty(fast)
# Loading work.DF_Sync(fast)
# Loading work.DF_Sync(fast__1)
# Loading work.FIFO_MEM(fast)
# Loading work.Data_sync(fast)
# Loading work.Pulse_GEN(fast__1)
# Loading work.RegFile(fast)
# Loading work.clock_gating(fast)
# Loading work.ALU_sv_unit(fast)
# Loading work.ALU(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: yahia khaled  Hostname: YAHIA  ProcessID: 5636
#           Attempting to use alternate WLF file "./wlftri433t".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftri433t
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/SYS_TOP_TB/DUT/u_UART_RX/i_stp_chk_en'.
# Executing ONERROR command at macro ./wave.do line 154
# Break key hit
# Break in Module SYS_TOP_TB at ../SYSTEM_TOP/SYS_TOP_TB.sv line 757
do {.\run.do}
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# ** Note: Multiple occurrences of ini variable 220model_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable 220model_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_lnsim_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_lnsim_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable arriav_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable arriav_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cyclone10lp_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cyclone10lp_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cycloneiv_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cycloneiv_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cyclonev_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cyclonev_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable lpm_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable lpm_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable maxv_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable maxv_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable stratixv_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable stratixv_ver are found, only first occurence will be considered.
# QuestaSim-64 vmap 2024.1 Lib Mapping Utility 2024.02 Feb  1 2024
# vmap work work 
# Modifying C:/questasim64_2024.1/win64/../modelsim.ini
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 00:35:30 on Feb 20,2026
# vlog -reportprogress 300 -f sourcefile.txt 
# -- Compiling package myPkg
# -- Compiling package ALU_sv_unit
# -- Importing package myPkg
# -- Compiling module ALU
# -- Compiling module Asynchronous_FIFO
# -- Compiling module DF_Sync
# -- Compiling module FIFO_empty
# -- Compiling module FIFO_full
# -- Compiling module FIFO_MEM
# -- Compiling module clk_div
# -- Compiling module clk_div_tb
# -- Compiling module clock_gating
# -- Compiling module Data_sync
# -- Compiling package Final_system_sv_unit
# -- Compiling module Final_system
# -- Compiling module Pulse_GEN
# -- Compiling module RegFile
# -- Compiling module Reset_sync
# -- Compiling package Pkg_sys_ctrl
# -- Compiling package SYS_CTRL_sv_unit
# -- Importing package Pkg_sys_ctrl
# -- Compiling module SYS_CTRL
# -- Compiling module SYS_TOP_TB
# -- Compiling module UART_RX_DEV_ratio
# -- Compiling module data_sampling
# -- Compiling module deserializer
# -- Compiling module edge_bit_cnt
# -- Compiling module parity_check
# -- Compiling module Stop_check
# -- Compiling module strt_check
# -- Compiling module UART_RX
# -- Compiling module UART_RX_FSM
# -- Compiling module FSM
# -- Compiling module MUX
# -- Compiling module Parity_check
# -- Compiling module serializer
# -- Compiling module UART_TX
# 
# Top level modules:
# 	clk_div_tb
# 	SYS_TOP_TB
# End time: 00:35:30 on Feb 20,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:35:33 on Feb 20,2026, Elapsed time: 0:02:39
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc" work.SYS_TOP_TB 
# Start time: 00:35:33 on Feb 20,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.SYS_TOP_TB(fast)
# Loading work.myPkg(fast)
# Loading work.Final_system_sv_unit(fast)
# Loading work.Final_system(fast)
# Loading work.Reset_sync(fast)
# Loading work.Pkg_sys_ctrl(fast)
# Loading work.SYS_CTRL_sv_unit(fast)
# Loading work.SYS_CTRL(fast)
# Loading work.UART_RX_DEV_ratio(fast)
# Loading work.clk_div(fast)
# Loading work.UART_RX(fast)
# Loading work.UART_RX_FSM(fast)
# Loading work.edge_bit_cnt(fast)
# Loading work.data_sampling(fast)
# Loading work.deserializer(fast)
# Loading work.parity_check(fast)
# Loading work.strt_check(fast)
# Loading work.Stop_check(fast)
# Loading work.UART_TX(fast)
# Loading work.FSM(fast)
# Loading work.Parity_check(fast)
# Loading work.serializer(fast)
# Loading work.MUX(fast)
# Loading work.Pulse_GEN(fast)
# Loading work.Asynchronous_FIFO(fast)
# Loading work.FIFO_full(fast)
# Loading work.FIFO_empty(fast)
# Loading work.DF_Sync(fast)
# Loading work.DF_Sync(fast__1)
# Loading work.FIFO_MEM(fast)
# Loading work.Data_sync(fast)
# Loading work.Pulse_GEN(fast__1)
# Loading work.RegFile(fast)
# Loading work.clock_gating(fast)
# Loading work.ALU_sv_unit(fast)
# Loading work.ALU(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: yahia khaled  Hostname: YAHIA  ProcessID: 5636
#           Attempting to use alternate WLF file "./wlfttab8hi".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfttab8hi
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/SYS_TOP_TB/DUT/u_UART_RX/i_stp_chk_en'.
# Executing ONERROR command at macro ./wave.do line 154
# Write Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE=32  
# Read Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE=32  
# ALU Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE=32  
# Gen byte 0 value :  50, Expec byte 0 val :  50 
# Gen btye 1 value :   0, Expec byte 1 val :   0 
# ALU Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE=32  
# Gen byte 0 value : 150, Expec byte 0 val : 150 
# Gen btye 1 value :   0, Expec byte 1 val :   0 
# Write Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE=32  
# Read Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE=32  
# ALU Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE=32  
# Gen byte 0 value :  50, Expec byte 0 val :  50 
# Gen btye 1 value :   0, Expec byte 1 val :   0 
# ALU Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE=32  
# Gen byte 0 value : 150, Expec byte 0 val : 150 
# Gen btye 1 value :   0, Expec byte 1 val :   0 
# Write Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE=32  
# Read Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE=32  
# ALU Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE=32  
# Gen byte 0 value :  50, Expec byte 0 val :  50 
# Gen btye 1 value :   0, Expec byte 1 val :   0 
# ALU Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE=32  
# Gen byte 0 value : 150, Expec byte 0 val : 150 
# Gen btye 1 value :   0, Expec byte 1 val :   0 
# Write Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE=16  
# Read Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE=16  
# ALU Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE=16  
# Gen byte 0 value :  50, Expec byte 0 val :  50 
# Gen btye 1 value :   0, Expec byte 1 val :   0 
# ALU Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE=16  
# Gen byte 0 value : 150, Expec byte 0 val : 150 
# Gen btye 1 value :   0, Expec byte 1 val :   0 
# Write Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE=16  
# Read Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE=16  
# ALU Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE=16  
# Gen byte 0 value :  50, Expec byte 0 val :  50 
# Gen btye 1 value :   0, Expec byte 1 val :   0 
# ALU Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE=16  
# Gen byte 0 value : 150, Expec byte 0 val : 150 
# Gen btye 1 value :   0, Expec byte 1 val :   0 
# Write Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE=16  
# Read Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE=16  
# ALU Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE=16  
# Gen byte 0 value :  50, Expec byte 0 val :  50 
# Gen btye 1 value :   0, Expec byte 1 val :   0 
# ALU Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE=16  
# Gen byte 0 value : 150, Expec byte 0 val : 150 
# Gen btye 1 value :   0, Expec byte 1 val :   0 
# Write Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE= 8  
# Read Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE= 8  
# ALU Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE= 8  
# Gen byte 0 value :  50, Expec byte 0 val :  50 
# Gen btye 1 value :   0, Expec byte 1 val :   0 
# ALU Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE= 8  
# Gen byte 0 value : 150, Expec byte 0 val : 150 
# Gen btye 1 value :   0, Expec byte 1 val :   0 
# Write Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE= 8  
# Read Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE= 8  
# ALU Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE= 8  
# Gen byte 0 value :  50, Expec byte 0 val :  50 
# Gen btye 1 value :   0, Expec byte 1 val :   0 
# ALU Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE= 8  
# Gen byte 0 value : 150, Expec byte 0 val : 150 
# Gen btye 1 value :   0, Expec byte 1 val :   0 
# Write Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE= 8  
# Read Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE= 8  
# ALU Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE= 8  
# Gen byte 0 value :  50, Expec byte 0 val :  50 
# Gen btye 1 value :   0, Expec byte 1 val :   0 
# ALU Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE= 8  
# Gen byte 0 value : 150, Expec byte 0 val : 150 
# Gen btye 1 value :   0, Expec byte 1 val :   0 
# ** Note: $stop    : ../SYSTEM_TOP/SYS_TOP_TB.sv(438)
#    Time: 16488820726 ps  Iteration: 0  Instance: /SYS_TOP_TB
# Break in Module SYS_TOP_TB at ../SYSTEM_TOP/SYS_TOP_TB.sv line 438
do {.\run.do}
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# ** Note: Multiple occurrences of ini variable 220model_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable 220model_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_lnsim_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_lnsim_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable arriav_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable arriav_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cyclone10lp_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cyclone10lp_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cycloneiv_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cycloneiv_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cyclonev_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cyclonev_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable lpm_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable lpm_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable maxv_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable maxv_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable stratixv_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable stratixv_ver are found, only first occurence will be considered.
# QuestaSim-64 vmap 2024.1 Lib Mapping Utility 2024.02 Feb  1 2024
# vmap work work 
# Modifying C:/questasim64_2024.1/win64/../modelsim.ini
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 00:36:22 on Feb 20,2026
# vlog -reportprogress 300 -f sourcefile.txt 
# -- Compiling package myPkg
# -- Compiling package ALU_sv_unit
# -- Importing package myPkg
# -- Compiling module ALU
# -- Compiling module Asynchronous_FIFO
# -- Compiling module DF_Sync
# -- Compiling module FIFO_empty
# -- Compiling module FIFO_full
# -- Compiling module FIFO_MEM
# -- Compiling module clk_div
# -- Compiling module clk_div_tb
# -- Compiling module clock_gating
# -- Compiling module Data_sync
# -- Compiling package Final_system_sv_unit
# -- Compiling module Final_system
# -- Compiling module Pulse_GEN
# -- Compiling module RegFile
# -- Compiling module Reset_sync
# -- Compiling package Pkg_sys_ctrl
# -- Compiling package SYS_CTRL_sv_unit
# -- Importing package Pkg_sys_ctrl
# -- Compiling module SYS_CTRL
# -- Compiling module SYS_TOP_TB
# -- Compiling module UART_RX_DEV_ratio
# -- Compiling module data_sampling
# -- Compiling module deserializer
# -- Compiling module edge_bit_cnt
# -- Compiling module parity_check
# -- Compiling module Stop_check
# -- Compiling module strt_check
# -- Compiling module UART_RX
# -- Compiling module UART_RX_FSM
# -- Compiling module FSM
# -- Compiling module MUX
# -- Compiling module Parity_check
# -- Compiling module serializer
# -- Compiling module UART_TX
# 
# Top level modules:
# 	clk_div_tb
# 	SYS_TOP_TB
# End time: 00:36:22 on Feb 20,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:36:25 on Feb 20,2026, Elapsed time: 0:00:52
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc" work.SYS_TOP_TB 
# Start time: 00:36:25 on Feb 20,2026
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.SYS_TOP_TB(fast)
# Loading work.myPkg(fast)
# Loading work.Final_system_sv_unit(fast)
# Loading work.Final_system(fast)
# Loading work.Reset_sync(fast)
# Loading work.Pkg_sys_ctrl(fast)
# Loading work.SYS_CTRL_sv_unit(fast)
# Loading work.SYS_CTRL(fast)
# Loading work.UART_RX_DEV_ratio(fast)
# Loading work.clk_div(fast)
# Loading work.UART_RX(fast)
# Loading work.UART_RX_FSM(fast)
# Loading work.edge_bit_cnt(fast)
# Loading work.data_sampling(fast)
# Loading work.deserializer(fast)
# Loading work.parity_check(fast)
# Loading work.strt_check(fast)
# Loading work.Stop_check(fast)
# Loading work.UART_TX(fast)
# Loading work.FSM(fast)
# Loading work.Parity_check(fast)
# Loading work.serializer(fast)
# Loading work.MUX(fast)
# Loading work.Pulse_GEN(fast)
# Loading work.Asynchronous_FIFO(fast)
# Loading work.FIFO_full(fast)
# Loading work.FIFO_empty(fast)
# Loading work.DF_Sync(fast)
# Loading work.DF_Sync(fast__1)
# Loading work.FIFO_MEM(fast)
# Loading work.Data_sync(fast)
# Loading work.Pulse_GEN(fast__1)
# Loading work.RegFile(fast)
# Loading work.clock_gating(fast)
# Loading work.ALU_sv_unit(fast)
# Loading work.ALU(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: yahia khaled  Hostname: YAHIA  ProcessID: 5636
#           Attempting to use alternate WLF file "./wlftbfhfm7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftbfhfm7
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/SYS_TOP_TB/DUT/u_UART_RX/i_stp_chk_en'.
# Executing ONERROR command at macro ./wave.do line 154
# Write Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE=32  
# Read Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE=32  
# ALU Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE=32  
# Gen byte 0 value :  50, Expec byte 0 val :  50 
# Gen btye 1 value :   0, Expec byte 1 val :   0 
# ALU Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE=32  
# Gen byte 0 value : 150, Expec byte 0 val : 150 
# Gen btye 1 value :   0, Expec byte 1 val :   0 
# Write Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE=32  
# Read Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE=32  
# ALU Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE=32  
# Gen byte 0 value :  50, Expec byte 0 val :  50 
# Gen btye 1 value :   0, Expec byte 1 val :   0 
# ALU Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE=32  
# Gen byte 0 value : 150, Expec byte 0 val : 150 
# Gen btye 1 value :   0, Expec byte 1 val :   0 
# Write Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE=32  
# Read Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE=32  
# ALU Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE=32  
# Gen byte 0 value :  50, Expec byte 0 val :  50 
# Gen btye 1 value :   0, Expec byte 1 val :   0 
# ALU Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE=32  
# Gen byte 0 value : 150, Expec byte 0 val : 150 
# Gen btye 1 value :   0, Expec byte 1 val :   0 
# Write Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE=16  
# Read Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE=16  
# ALU Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE=16  
# Gen byte 0 value :  50, Expec byte 0 val :  50 
# Gen btye 1 value :   0, Expec byte 1 val :   0 
# ALU Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE=16  
# Gen byte 0 value : 150, Expec byte 0 val : 150 
# Gen btye 1 value :   0, Expec byte 1 val :   0 
# Write Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE=16  
# Read Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE=16  
# ALU Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE=16  
# Gen byte 0 value :  50, Expec byte 0 val :  50 
# Gen btye 1 value :   0, Expec byte 1 val :   0 
# ALU Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE=16  
# Gen byte 0 value : 150, Expec byte 0 val : 150 
# Gen btye 1 value :   0, Expec byte 1 val :   0 
# Write Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE=16  
# Read Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE=16  
# ALU Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE=16  
# Gen byte 0 value :  50, Expec byte 0 val :  50 
# Gen btye 1 value :   0, Expec byte 1 val :   0 
# ALU Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE=16  
# Gen byte 0 value : 150, Expec byte 0 val : 150 
# Gen btye 1 value :   0, Expec byte 1 val :   0 
# Write Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE= 8  
# Read Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE= 8  
# ALU Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE= 8  
# Gen byte 0 value :  50, Expec byte 0 val :  50 
# Gen btye 1 value :   0, Expec byte 1 val :   0 
# ALU Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE= 8  
# Gen byte 0 value : 150, Expec byte 0 val : 150 
# Gen btye 1 value :   0, Expec byte 1 val :   0 
# Write Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE= 8  
# Read Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE= 8  
# ALU Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE= 8  
# Gen byte 0 value :  50, Expec byte 0 val :  50 
# Gen btye 1 value :   0, Expec byte 1 val :   0 
# ALU Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE= 8  
# Gen byte 0 value : 150, Expec byte 0 val : 150 
# Gen btye 1 value :   0, Expec byte 1 val :   0 
# Write Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE= 8  
# Read Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE= 8  
# ALU Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE= 8  
# Gen byte 0 value :  50, Expec byte 0 val :  50 
# Gen btye 1 value :   0, Expec byte 1 val :   0 
# ALU Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE= 8  
# Gen byte 0 value : 150, Expec byte 0 val : 150 
# Gen btye 1 value :   0, Expec byte 1 val :   0 
# ** Note: $stop    : ../SYSTEM_TOP/SYS_TOP_TB.sv(438)
#    Time: 16488820726 ps  Iteration: 0  Instance: /SYS_TOP_TB
# Break in Module SYS_TOP_TB at ../SYSTEM_TOP/SYS_TOP_TB.sv line 438
do {.\run.do}
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# ** Note: Multiple occurrences of ini variable 220model_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable 220model_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_lnsim_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_lnsim_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable arriav_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable arriav_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cyclone10lp_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cyclone10lp_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cycloneiv_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cycloneiv_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cyclonev_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cyclonev_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable lpm_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable lpm_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable maxv_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable maxv_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable stratixv_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable stratixv_ver are found, only first occurence will be considered.
# QuestaSim-64 vmap 2024.1 Lib Mapping Utility 2024.02 Feb  1 2024
# vmap work work 
# Modifying C:/questasim64_2024.1/win64/../modelsim.ini
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 00:37:10 on Feb 20,2026
# vlog -reportprogress 300 -f sourcefile.txt 
# -- Compiling package myPkg
# -- Compiling package ALU_sv_unit
# -- Importing package myPkg
# -- Compiling module ALU
# -- Compiling module Asynchronous_FIFO
# -- Compiling module DF_Sync
# -- Compiling module FIFO_empty
# -- Compiling module FIFO_full
# -- Compiling module FIFO_MEM
# -- Compiling module clk_div
# -- Compiling module clk_div_tb
# -- Compiling module clock_gating
# -- Compiling module Data_sync
# -- Compiling package Final_system_sv_unit
# -- Compiling module Final_system
# -- Compiling module Pulse_GEN
# -- Compiling module RegFile
# -- Compiling module Reset_sync
# -- Compiling package Pkg_sys_ctrl
# -- Compiling package SYS_CTRL_sv_unit
# -- Importing package Pkg_sys_ctrl
# -- Compiling module SYS_CTRL
# -- Compiling module SYS_TOP_TB
# -- Compiling module UART_RX_DEV_ratio
# -- Compiling module data_sampling
# -- Compiling module deserializer
# -- Compiling module edge_bit_cnt
# -- Compiling module parity_check
# -- Compiling module Stop_check
# -- Compiling module strt_check
# -- Compiling module UART_RX
# -- Compiling module UART_RX_FSM
# -- Compiling module FSM
# -- Compiling module MUX
# -- Compiling module Parity_check
# -- Compiling module serializer
# -- Compiling module UART_TX
# 
# Top level modules:
# 	clk_div_tb
# 	SYS_TOP_TB
# End time: 00:37:10 on Feb 20,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:37:14 on Feb 20,2026, Elapsed time: 0:00:49
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.SYS_TOP_TB 
# Start time: 00:37:14 on Feb 20,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.SYS_TOP_TB(fast)
# Loading work.myPkg(fast)
# Loading work.Final_system_sv_unit(fast)
# Loading work.Final_system(fast)
# Loading work.Reset_sync(fast)
# Loading work.Pkg_sys_ctrl(fast)
# Loading work.SYS_CTRL_sv_unit(fast)
# Loading work.SYS_CTRL(fast)
# Loading work.UART_RX_DEV_ratio(fast)
# Loading work.clk_div(fast)
# Loading work.UART_RX(fast)
# Loading work.UART_RX_FSM(fast)
# Loading work.edge_bit_cnt(fast)
# Loading work.data_sampling(fast)
# Loading work.deserializer(fast)
# Loading work.parity_check(fast)
# Loading work.strt_check(fast)
# Loading work.Stop_check(fast)
# Loading work.UART_TX(fast)
# Loading work.FSM(fast)
# Loading work.Parity_check(fast)
# Loading work.serializer(fast)
# Loading work.MUX(fast)
# Loading work.Pulse_GEN(fast)
# Loading work.Asynchronous_FIFO(fast)
# Loading work.FIFO_full(fast)
# Loading work.FIFO_empty(fast)
# Loading work.DF_Sync(fast)
# Loading work.DF_Sync(fast__1)
# Loading work.FIFO_MEM(fast)
# Loading work.Data_sync(fast)
# Loading work.Pulse_GEN(fast__1)
# Loading work.RegFile(fast)
# Loading work.clock_gating(fast)
# Loading work.ALU_sv_unit(fast)
# Loading work.ALU(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: yahia khaled  Hostname: YAHIA  ProcessID: 5636
#           Attempting to use alternate WLF file "./wlftni73jh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftni73jh
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/SYS_TOP_TB/DUT/u_UART_RX/i_stp_chk_en'.
# Executing ONERROR command at macro ./wave.do line 154
# Write Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE=32  
# Read Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE=32  
# ALU Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE=32  
# ALU Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE=32  
# Write Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE=32  
# Read Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE=32  
# ALU Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE=32  
# ALU Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE=32  
# Write Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE=32  
# Read Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE=32  
# ALU Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE=32  
# ALU Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE=32  
# Write Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE=16  
# Read Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE=16  
# ALU Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE=16  
# ALU Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE=16  
# Write Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE=16  
# Read Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE=16  
# ALU Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE=16  
# ALU Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE=16  
# Write Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE=16  
# Read Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE=16  
# ALU Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE=16  
# ALU Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE=16  
# Write Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE= 8  
# Read Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE= 8  
# ALU Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE= 8  
# ALU Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE= 8  
# Write Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE= 8  
# Read Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE= 8  
# ALU Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE= 8  
# ALU Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE= 8  
# Write Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE= 8  
# Read Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE= 8  
# ALU Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE= 8  
# ALU Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE= 8  
# ** Note: $stop    : ../SYSTEM_TOP/SYS_TOP_TB.sv(438)
#    Time: 16488820726 ps  Iteration: 0  Instance: /SYS_TOP_TB
# Break in Module SYS_TOP_TB at ../SYSTEM_TOP/SYS_TOP_TB.sv line 438
do {.\run.do}
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# ** Note: Multiple occurrences of ini variable 220model_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable 220model_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_lnsim_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_lnsim_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable arriav_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable arriav_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cyclone10lp_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cyclone10lp_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cycloneiv_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cycloneiv_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cyclonev_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cyclonev_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable lpm_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable lpm_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable maxv_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable maxv_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable stratixv_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable stratixv_ver are found, only first occurence will be considered.
# QuestaSim-64 vmap 2024.1 Lib Mapping Utility 2024.02 Feb  1 2024
# vmap work work 
# Modifying C:/questasim64_2024.1/win64/../modelsim.ini
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 00:39:20 on Feb 20,2026
# vlog -reportprogress 300 -f sourcefile.txt 
# -- Compiling package myPkg
# -- Compiling package ALU_sv_unit
# -- Importing package myPkg
# -- Compiling module ALU
# -- Compiling module Asynchronous_FIFO
# -- Compiling module DF_Sync
# -- Compiling module FIFO_empty
# -- Compiling module FIFO_full
# -- Compiling module FIFO_MEM
# -- Compiling module clk_div
# -- Compiling module clk_div_tb
# -- Compiling module clock_gating
# -- Compiling module Data_sync
# -- Compiling package Final_system_sv_unit
# -- Compiling module Final_system
# -- Compiling module Pulse_GEN
# -- Compiling module RegFile
# -- Compiling module Reset_sync
# -- Compiling package Pkg_sys_ctrl
# -- Compiling package SYS_CTRL_sv_unit
# -- Importing package Pkg_sys_ctrl
# -- Compiling module SYS_CTRL
# -- Compiling module SYS_TOP_TB
# -- Compiling module UART_RX_DEV_ratio
# -- Compiling module data_sampling
# -- Compiling module deserializer
# -- Compiling module edge_bit_cnt
# -- Compiling module parity_check
# -- Compiling module Stop_check
# -- Compiling module strt_check
# -- Compiling module UART_RX
# -- Compiling module UART_RX_FSM
# -- Compiling module FSM
# -- Compiling module MUX
# -- Compiling module Parity_check
# -- Compiling module serializer
# -- Compiling module UART_TX
# 
# Top level modules:
# 	clk_div_tb
# 	SYS_TOP_TB
# End time: 00:39:20 on Feb 20,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:39:24 on Feb 20,2026, Elapsed time: 0:02:10
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc" work.SYS_TOP_TB 
# Start time: 00:39:24 on Feb 20,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.SYS_TOP_TB(fast)
# Loading work.myPkg(fast)
# Loading work.Final_system_sv_unit(fast)
# Loading work.Final_system(fast)
# Loading work.Reset_sync(fast)
# Loading work.Pkg_sys_ctrl(fast)
# Loading work.SYS_CTRL_sv_unit(fast)
# Loading work.SYS_CTRL(fast)
# Loading work.UART_RX_DEV_ratio(fast)
# Loading work.clk_div(fast)
# Loading work.UART_RX(fast)
# Loading work.UART_RX_FSM(fast)
# Loading work.edge_bit_cnt(fast)
# Loading work.data_sampling(fast)
# Loading work.deserializer(fast)
# Loading work.parity_check(fast)
# Loading work.strt_check(fast)
# Loading work.Stop_check(fast)
# Loading work.UART_TX(fast)
# Loading work.FSM(fast)
# Loading work.Parity_check(fast)
# Loading work.serializer(fast)
# Loading work.MUX(fast)
# Loading work.Pulse_GEN(fast)
# Loading work.Asynchronous_FIFO(fast)
# Loading work.FIFO_full(fast)
# Loading work.FIFO_empty(fast)
# Loading work.DF_Sync(fast)
# Loading work.DF_Sync(fast__1)
# Loading work.FIFO_MEM(fast)
# Loading work.Data_sync(fast)
# Loading work.Pulse_GEN(fast__1)
# Loading work.RegFile(fast)
# Loading work.clock_gating(fast)
# Loading work.ALU_sv_unit(fast)
# Loading work.ALU(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: yahia khaled  Hostname: YAHIA  ProcessID: 5636
#           Attempting to use alternate WLF file "./wlft3ry1dn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3ry1dn
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/SYS_TOP_TB/DUT/u_UART_RX/i_stp_chk_en'.
# Executing ONERROR command at macro ./wave.do line 154
# Write Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE=32  
# Read Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE=32  
# ALU Operation is failed with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE=32  
# ALU Operation is failed with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE=32  
# Write Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE=32  
# Read Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE=32  
# ALU Operation is failed with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE=32  
# ALU Operation is failed with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE=32  
# Write Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE=32  
# Read Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE=32  
# ALU Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE=32  
# ALU Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE=32  
# Write Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE=16  
# Read Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE=16  
# ALU Operation is failed with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE=16  
# ALU Operation is failed with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE=16  
# Write Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE=16  
# Read Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE=16  
# ALU Operation is failed with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE=16  
# ALU Operation is failed with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE=16  
# Write Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE=16  
# Read Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE=16  
# ALU Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE=16  
# ALU Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE=16  
# Write Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE= 8  
# Read Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE= 8  
# ALU Operation is failed with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE= 8  
# ALU Operation is failed with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE= 8  
# Write Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE= 8  
# Read Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE= 8  
# ALU Operation is failed with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE= 8  
# ALU Operation is failed with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE= 8  
# Write Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE= 8  
# Read Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE= 8  
# ALU Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE= 8  
# ALU Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE= 8  
# ** Note: $stop    : ../SYSTEM_TOP/SYS_TOP_TB.sv(438)
#    Time: 16384653814 ps  Iteration: 0  Instance: /SYS_TOP_TB
# Break in Module SYS_TOP_TB at ../SYSTEM_TOP/SYS_TOP_TB.sv line 438
do {.\run.do}
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# ** Note: Multiple occurrences of ini variable 220model_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable 220model_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_lnsim_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_lnsim_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable arriav_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable arriav_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cyclone10lp_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cyclone10lp_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cycloneiv_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cycloneiv_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cyclonev_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cyclonev_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable lpm_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable lpm_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable maxv_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable maxv_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable stratixv_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable stratixv_ver are found, only first occurence will be considered.
# QuestaSim-64 vmap 2024.1 Lib Mapping Utility 2024.02 Feb  1 2024
# vmap work work 
# Modifying C:/questasim64_2024.1/win64/../modelsim.ini
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 01:00:32 on Feb 20,2026
# vlog -reportprogress 300 -f sourcefile.txt 
# -- Compiling package myPkg
# -- Compiling package ALU_sv_unit
# -- Importing package myPkg
# -- Compiling module ALU
# -- Compiling module Asynchronous_FIFO
# -- Compiling module DF_Sync
# -- Compiling module FIFO_empty
# -- Compiling module FIFO_full
# -- Compiling module FIFO_MEM
# -- Compiling module clk_div
# -- Compiling module clk_div_tb
# -- Compiling module clock_gating
# -- Compiling module Data_sync
# -- Compiling package Final_system_sv_unit
# -- Compiling module Final_system
# -- Compiling module Pulse_GEN
# -- Compiling module RegFile
# -- Compiling module Reset_sync
# -- Compiling package Pkg_sys_ctrl
# -- Compiling package SYS_CTRL_sv_unit
# -- Importing package Pkg_sys_ctrl
# -- Compiling module SYS_CTRL
# -- Compiling module SYS_TOP_TB
# -- Compiling module UART_RX_DEV_ratio
# -- Compiling module data_sampling
# -- Compiling module deserializer
# -- Compiling module edge_bit_cnt
# -- Compiling module parity_check
# -- Compiling module Stop_check
# -- Compiling module strt_check
# -- Compiling module UART_RX
# -- Compiling module UART_RX_FSM
# -- Compiling module FSM
# -- Compiling module MUX
# -- Compiling module Parity_check
# -- Compiling module serializer
# -- Compiling module UART_TX
# 
# Top level modules:
# 	clk_div_tb
# 	SYS_TOP_TB
# End time: 01:00:32 on Feb 20,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:00:38 on Feb 20,2026, Elapsed time: 0:21:14
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc" work.SYS_TOP_TB 
# Start time: 01:00:38 on Feb 20,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.SYS_TOP_TB(fast)
# Loading work.myPkg(fast)
# Loading work.Final_system_sv_unit(fast)
# Loading work.Final_system(fast)
# Loading work.Reset_sync(fast)
# Loading work.Pkg_sys_ctrl(fast)
# Loading work.SYS_CTRL_sv_unit(fast)
# Loading work.SYS_CTRL(fast)
# Loading work.UART_RX_DEV_ratio(fast)
# Loading work.clk_div(fast)
# Loading work.UART_RX(fast)
# Loading work.UART_RX_FSM(fast)
# Loading work.edge_bit_cnt(fast)
# Loading work.data_sampling(fast)
# Loading work.deserializer(fast)
# Loading work.parity_check(fast)
# Loading work.strt_check(fast)
# Loading work.Stop_check(fast)
# Loading work.UART_TX(fast)
# Loading work.FSM(fast)
# Loading work.Parity_check(fast)
# Loading work.serializer(fast)
# Loading work.MUX(fast)
# Loading work.Pulse_GEN(fast)
# Loading work.Asynchronous_FIFO(fast)
# Loading work.FIFO_full(fast)
# Loading work.FIFO_empty(fast)
# Loading work.DF_Sync(fast)
# Loading work.DF_Sync(fast__1)
# Loading work.FIFO_MEM(fast)
# Loading work.Data_sync(fast)
# Loading work.Pulse_GEN(fast__1)
# Loading work.RegFile(fast)
# Loading work.clock_gating(fast)
# Loading work.ALU_sv_unit(fast)
# Loading work.ALU(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: yahia khaled  Hostname: YAHIA  ProcessID: 5636
#           Attempting to use alternate WLF file "./wlft5bi5vk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft5bi5vk
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/SYS_TOP_TB/DUT/u_UART_RX/i_stp_chk_en'.
# Executing ONERROR command at macro ./wave.do line 154
# Write Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE=32  
# Read Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE=32  
# ALU Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE=32  
# ALU Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE=32  
# Write Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE=32  
# Read Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE=32  
# ALU Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE=32  
# ALU Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE=32  
# Write Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE=32  
# Read Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE=32  
# ALU Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE=32  
# ALU Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE=32  
# Write Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE=16  
# Read Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE=16  
# ALU Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE=16  
# ALU Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE=16  
# Write Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE=16  
# Read Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE=16  
# ALU Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE=16  
# ALU Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE=16  
# Write Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE=16  
# Read Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE=16  
# ALU Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE=16  
# ALU Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE=16  
# Write Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE= 8  
# Read Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE= 8  
# ALU Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE= 8  
# ALU Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=0  PRESCALE= 8  
# Write Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE= 8  
# Read Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE= 8  
# ALU Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE= 8  
# ALU Operation is succeeded with configurations PARITY_ENABLE=1 PARITY_TYPE=1  PRESCALE= 8  
# Write Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE= 8  
# Read Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE= 8  
# ALU Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE= 8  
# ALU Operation is succeeded with configurations PARITY_ENABLE=0 PARITY_TYPE=0  PRESCALE= 8  
# ** Note: $stop    : ../SYSTEM_TOP/SYS_TOP_TB.sv(438)
#    Time: 16488820726 ps  Iteration: 0  Instance: /SYS_TOP_TB
# Break in Module SYS_TOP_TB at ../SYSTEM_TOP/SYS_TOP_TB.sv line 438
quit
# End time: 01:02:39 on Feb 20,2026, Elapsed time: 0:02:01
# Errors: 0, Warnings: 3
