.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* SPIM_1_TxInternalInterrupt */
.set SPIM_1_TxInternalInterrupt__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set SPIM_1_TxInternalInterrupt__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set SPIM_1_TxInternalInterrupt__INTC_MASK, 0x01
.set SPIM_1_TxInternalInterrupt__INTC_NUMBER, 0
.set SPIM_1_TxInternalInterrupt__INTC_PRIOR_MASK, 0xC0
.set SPIM_1_TxInternalInterrupt__INTC_PRIOR_NUM, 3
.set SPIM_1_TxInternalInterrupt__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set SPIM_1_TxInternalInterrupt__INTC_SET_EN_REG, CYREG_CM0_ISER
.set SPIM_1_TxInternalInterrupt__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* P0_4_D0_Speaker */
.set P0_4_D0_Speaker__0__DM__MASK, 0x7000
.set P0_4_D0_Speaker__0__DM__SHIFT, 12
.set P0_4_D0_Speaker__0__DR, CYREG_PRT0_DR
.set P0_4_D0_Speaker__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set P0_4_D0_Speaker__0__HSIOM_MASK, 0x000F0000
.set P0_4_D0_Speaker__0__HSIOM_SHIFT, 16
.set P0_4_D0_Speaker__0__INTCFG, CYREG_PRT0_INTCFG
.set P0_4_D0_Speaker__0__INTSTAT, CYREG_PRT0_INTSTAT
.set P0_4_D0_Speaker__0__MASK, 0x10
.set P0_4_D0_Speaker__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set P0_4_D0_Speaker__0__OUT_SEL_SHIFT, 8
.set P0_4_D0_Speaker__0__OUT_SEL_VAL, 1
.set P0_4_D0_Speaker__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set P0_4_D0_Speaker__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set P0_4_D0_Speaker__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set P0_4_D0_Speaker__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set P0_4_D0_Speaker__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set P0_4_D0_Speaker__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set P0_4_D0_Speaker__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set P0_4_D0_Speaker__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set P0_4_D0_Speaker__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set P0_4_D0_Speaker__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set P0_4_D0_Speaker__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set P0_4_D0_Speaker__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set P0_4_D0_Speaker__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set P0_4_D0_Speaker__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set P0_4_D0_Speaker__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set P0_4_D0_Speaker__0__PC, CYREG_PRT0_PC
.set P0_4_D0_Speaker__0__PC2, CYREG_PRT0_PC2
.set P0_4_D0_Speaker__0__PORT, 0
.set P0_4_D0_Speaker__0__PS, CYREG_PRT0_PS
.set P0_4_D0_Speaker__0__SHIFT, 4
.set P0_4_D0_Speaker__DR, CYREG_PRT0_DR
.set P0_4_D0_Speaker__INTCFG, CYREG_PRT0_INTCFG
.set P0_4_D0_Speaker__INTSTAT, CYREG_PRT0_INTSTAT
.set P0_4_D0_Speaker__MASK, 0x10
.set P0_4_D0_Speaker__PA__CFG0, CYREG_UDB_PA0_CFG0
.set P0_4_D0_Speaker__PA__CFG1, CYREG_UDB_PA0_CFG1
.set P0_4_D0_Speaker__PA__CFG10, CYREG_UDB_PA0_CFG10
.set P0_4_D0_Speaker__PA__CFG11, CYREG_UDB_PA0_CFG11
.set P0_4_D0_Speaker__PA__CFG12, CYREG_UDB_PA0_CFG12
.set P0_4_D0_Speaker__PA__CFG13, CYREG_UDB_PA0_CFG13
.set P0_4_D0_Speaker__PA__CFG14, CYREG_UDB_PA0_CFG14
.set P0_4_D0_Speaker__PA__CFG2, CYREG_UDB_PA0_CFG2
.set P0_4_D0_Speaker__PA__CFG3, CYREG_UDB_PA0_CFG3
.set P0_4_D0_Speaker__PA__CFG4, CYREG_UDB_PA0_CFG4
.set P0_4_D0_Speaker__PA__CFG5, CYREG_UDB_PA0_CFG5
.set P0_4_D0_Speaker__PA__CFG6, CYREG_UDB_PA0_CFG6
.set P0_4_D0_Speaker__PA__CFG7, CYREG_UDB_PA0_CFG7
.set P0_4_D0_Speaker__PA__CFG8, CYREG_UDB_PA0_CFG8
.set P0_4_D0_Speaker__PA__CFG9, CYREG_UDB_PA0_CFG9
.set P0_4_D0_Speaker__PC, CYREG_PRT0_PC
.set P0_4_D0_Speaker__PC2, CYREG_PRT0_PC2
.set P0_4_D0_Speaker__PORT, 0
.set P0_4_D0_Speaker__PS, CYREG_PRT0_PS
.set P0_4_D0_Speaker__SHIFT, 4

/* SPIM_1_BSPIM */
.set SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_UDB_W16_ST_02
.set SPIM_1_BSPIM_BitCounter_ST__MASK_REG, CYREG_UDB_W8_MSK_02
.set SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST_02
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST_02
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_REG, CYREG_UDB_W8_ST_02
.set SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL_02
.set SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL_02
.set SPIM_1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL_02
.set SPIM_1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL_02
.set SPIM_1_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK_02
.set SPIM_1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK_02
.set SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK_02
.set SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK_02
.set SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set SPIM_1_BSPIM_BitCounter__CONTROL_REG, CYREG_UDB_W8_CTL_02
.set SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_02
.set SPIM_1_BSPIM_BitCounter__COUNT_REG, CYREG_UDB_W8_CTL_02
.set SPIM_1_BSPIM_BitCounter__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_02
.set SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set SPIM_1_BSPIM_BitCounter__PERIOD_REG, CYREG_UDB_W8_MSK_02
.set SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_UDB_W16_ST_00
.set SPIM_1_BSPIM_RxStsReg__32BIT_MASK_REG, CYREG_UDB_W32_MSK_00
.set SPIM_1_BSPIM_RxStsReg__32BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set SPIM_1_BSPIM_RxStsReg__32BIT_STATUS_REG, CYREG_UDB_W32_ST_00
.set SPIM_1_BSPIM_RxStsReg__4__MASK, 0x10
.set SPIM_1_BSPIM_RxStsReg__4__POS, 4
.set SPIM_1_BSPIM_RxStsReg__5__MASK, 0x20
.set SPIM_1_BSPIM_RxStsReg__5__POS, 5
.set SPIM_1_BSPIM_RxStsReg__6__MASK, 0x40
.set SPIM_1_BSPIM_RxStsReg__6__POS, 6
.set SPIM_1_BSPIM_RxStsReg__MASK, 0x70
.set SPIM_1_BSPIM_RxStsReg__MASK_REG, CYREG_UDB_W8_MSK_00
.set SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set SPIM_1_BSPIM_RxStsReg__STATUS_REG, CYREG_UDB_W8_ST_00
.set SPIM_1_BSPIM_TxStsReg__0__MASK, 0x01
.set SPIM_1_BSPIM_TxStsReg__0__POS, 0
.set SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_01
.set SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_UDB_W16_ST_01
.set SPIM_1_BSPIM_TxStsReg__1__MASK, 0x02
.set SPIM_1_BSPIM_TxStsReg__1__POS, 1
.set SPIM_1_BSPIM_TxStsReg__2__MASK, 0x04
.set SPIM_1_BSPIM_TxStsReg__2__POS, 2
.set SPIM_1_BSPIM_TxStsReg__3__MASK, 0x08
.set SPIM_1_BSPIM_TxStsReg__3__POS, 3
.set SPIM_1_BSPIM_TxStsReg__4__MASK, 0x10
.set SPIM_1_BSPIM_TxStsReg__4__POS, 4
.set SPIM_1_BSPIM_TxStsReg__MASK, 0x1F
.set SPIM_1_BSPIM_TxStsReg__MASK_REG, CYREG_UDB_W8_MSK_01
.set SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_01
.set SPIM_1_BSPIM_TxStsReg__STATUS_REG, CYREG_UDB_W8_ST_01
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_UDB_W16_A0_02
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_UDB_W16_A1_02
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_UDB_W16_D0_02
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_UDB_W16_D1_02
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_UDB_W16_F0_02
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_UDB_W16_F1_02
.set SPIM_1_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_UDB_CAT16_A_02
.set SPIM_1_BSPIM_sR8_Dp_u0__A0_REG, CYREG_UDB_W8_A0_02
.set SPIM_1_BSPIM_sR8_Dp_u0__A1_REG, CYREG_UDB_W8_A1_02
.set SPIM_1_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_UDB_CAT16_D_02
.set SPIM_1_BSPIM_sR8_Dp_u0__D0_REG, CYREG_UDB_W8_D0_02
.set SPIM_1_BSPIM_sR8_Dp_u0__D1_REG, CYREG_UDB_W8_D1_02
.set SPIM_1_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set SPIM_1_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_UDB_CAT16_F_02
.set SPIM_1_BSPIM_sR8_Dp_u0__F0_REG, CYREG_UDB_W8_F0_02
.set SPIM_1_BSPIM_sR8_Dp_u0__F1_REG, CYREG_UDB_W8_F1_02
.set SPIM_1_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set SPIM_1_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02

/* Clock_1 */
.set Clock_1__DIVIDER_MASK, 0x0000FFFF
.set Clock_1__ENABLE, CYREG_CLK_DIVIDER_A00
.set Clock_1__ENABLE_MASK, 0x80000000
.set Clock_1__MASK, 0x80000000
.set Clock_1__REGISTER, CYREG_CLK_DIVIDER_A00

/* isr_1 */
.set isr_1__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_1__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_1__INTC_MASK, 0x02
.set isr_1__INTC_NUMBER, 1
.set isr_1__INTC_PRIOR_MASK, 0xC000
.set isr_1__INTC_PRIOR_NUM, 3
.set isr_1__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set isr_1__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_1__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_MEMBER_4A, 2
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_DIE_PSOC4A, 2
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_DIE_PSOC4A
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 3
.set CYDEV_CHIP_DIE_PSOC5LP, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04C81193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 4
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REV_PSOC4A_PRODUCTION
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_HEAP_SIZE, 0x0100
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
