Classic Timing Analyzer report for instr_rom_rv32i
Tue Nov 04 21:22:10 2025
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                     ;
+------------------------------+-------+---------------+-------------+----------------+----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From           ; To             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+----------------+----------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.760 ns    ; ADDR[4]        ; INSTR[13]~reg0 ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.486 ns    ; INSTR[15]~reg0 ; INSTR[15]      ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.088 ns   ; ADDR[6]        ; INSTR[21]~reg0 ; --         ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;             ;                ;                ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+----------------+----------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------+
; tsu                                                                     ;
+-------+--------------+------------+---------+----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To             ; To Clock ;
+-------+--------------+------------+---------+----------------+----------+
; N/A   ; None         ; 3.760 ns   ; ADDR[4] ; INSTR[13]~reg0 ; clock    ;
; N/A   ; None         ; 3.550 ns   ; ADDR[3] ; INSTR[13]~reg0 ; clock    ;
; N/A   ; None         ; 3.480 ns   ; ADDR[4] ; INSTR[21]~reg0 ; clock    ;
; N/A   ; None         ; 3.472 ns   ; ADDR[4] ; INSTR[4]~reg0  ; clock    ;
; N/A   ; None         ; 3.445 ns   ; ADDR[4] ; INSTR[7]~reg0  ; clock    ;
; N/A   ; None         ; 3.422 ns   ; ADDR[4] ; INSTR[15]~reg0 ; clock    ;
; N/A   ; None         ; 3.422 ns   ; ADDR[4] ; INSTR[20]~reg0 ; clock    ;
; N/A   ; None         ; 3.421 ns   ; ADDR[4] ; INSTR[5]~reg0  ; clock    ;
; N/A   ; None         ; 3.421 ns   ; ADDR[4] ; INSTR[22]~reg0 ; clock    ;
; N/A   ; None         ; 3.306 ns   ; ADDR[5] ; INSTR[13]~reg0 ; clock    ;
; N/A   ; None         ; 3.294 ns   ; ADDR[2] ; INSTR[13]~reg0 ; clock    ;
; N/A   ; None         ; 3.262 ns   ; ADDR[3] ; INSTR[4]~reg0  ; clock    ;
; N/A   ; None         ; 3.262 ns   ; ADDR[3] ; INSTR[8]~reg0  ; clock    ;
; N/A   ; None         ; 3.164 ns   ; ADDR[2] ; INSTR[21]~reg0 ; clock    ;
; N/A   ; None         ; 3.130 ns   ; ADDR[3] ; INSTR[20]~reg0 ; clock    ;
; N/A   ; None         ; 3.130 ns   ; ADDR[3] ; INSTR[22]~reg0 ; clock    ;
; N/A   ; None         ; 3.100 ns   ; ADDR[3] ; INSTR[15]~reg0 ; clock    ;
; N/A   ; None         ; 3.099 ns   ; ADDR[3] ; INSTR[5]~reg0  ; clock    ;
; N/A   ; None         ; 3.097 ns   ; ADDR[3] ; INSTR[21]~reg0 ; clock    ;
; N/A   ; None         ; 3.073 ns   ; ADDR[4] ; INSTR[8]~reg0  ; clock    ;
; N/A   ; None         ; 3.051 ns   ; ADDR[2] ; INSTR[15]~reg0 ; clock    ;
; N/A   ; None         ; 3.032 ns   ; ADDR[2] ; INSTR[7]~reg0  ; clock    ;
; N/A   ; None         ; 3.025 ns   ; ADDR[2] ; INSTR[8]~reg0  ; clock    ;
; N/A   ; None         ; 3.023 ns   ; ADDR[5] ; INSTR[15]~reg0 ; clock    ;
; N/A   ; None         ; 3.023 ns   ; ADDR[5] ; INSTR[20]~reg0 ; clock    ;
; N/A   ; None         ; 3.021 ns   ; ADDR[5] ; INSTR[5]~reg0  ; clock    ;
; N/A   ; None         ; 3.021 ns   ; ADDR[5] ; INSTR[22]~reg0 ; clock    ;
; N/A   ; None         ; 3.020 ns   ; ADDR[5] ; INSTR[7]~reg0  ; clock    ;
; N/A   ; None         ; 3.020 ns   ; ADDR[5] ; INSTR[21]~reg0 ; clock    ;
; N/A   ; None         ; 3.018 ns   ; ADDR[5] ; INSTR[4]~reg0  ; clock    ;
; N/A   ; None         ; 3.018 ns   ; ADDR[5] ; INSTR[8]~reg0  ; clock    ;
; N/A   ; None         ; 3.017 ns   ; ADDR[2] ; INSTR[20]~reg0 ; clock    ;
; N/A   ; None         ; 3.006 ns   ; ADDR[2] ; INSTR[4]~reg0  ; clock    ;
; N/A   ; None         ; 2.620 ns   ; ADDR[6] ; INSTR[13]~reg0 ; clock    ;
; N/A   ; None         ; 2.464 ns   ; ADDR[6] ; INSTR[8]~reg0  ; clock    ;
; N/A   ; None         ; 2.332 ns   ; ADDR[6] ; INSTR[4]~reg0  ; clock    ;
; N/A   ; None         ; 2.329 ns   ; ADDR[6] ; INSTR[5]~reg0  ; clock    ;
; N/A   ; None         ; 2.329 ns   ; ADDR[6] ; INSTR[15]~reg0 ; clock    ;
; N/A   ; None         ; 2.329 ns   ; ADDR[6] ; INSTR[20]~reg0 ; clock    ;
; N/A   ; None         ; 2.328 ns   ; ADDR[6] ; INSTR[22]~reg0 ; clock    ;
; N/A   ; None         ; 2.327 ns   ; ADDR[6] ; INSTR[7]~reg0  ; clock    ;
; N/A   ; None         ; 2.327 ns   ; ADDR[6] ; INSTR[21]~reg0 ; clock    ;
+-------+--------------+------------+---------+----------------+----------+


+-----------------------------------------------------------------------------+
; tco                                                                         ;
+-------+--------------+------------+----------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From           ; To        ; From Clock ;
+-------+--------------+------------+----------------+-----------+------------+
; N/A   ; None         ; 6.486 ns   ; INSTR[15]~reg0 ; INSTR[15] ; clock      ;
; N/A   ; None         ; 6.446 ns   ; INSTR[13]~reg0 ; INSTR[13] ; clock      ;
; N/A   ; None         ; 6.227 ns   ; INSTR[8]~reg0  ; INSTR[8]  ; clock      ;
; N/A   ; None         ; 6.172 ns   ; INSTR[20]~reg0 ; INSTR[20] ; clock      ;
; N/A   ; None         ; 5.720 ns   ; INSTR[21]~reg0 ; INSTR[21] ; clock      ;
; N/A   ; None         ; 5.529 ns   ; INSTR[7]~reg0  ; INSTR[7]  ; clock      ;
; N/A   ; None         ; 5.408 ns   ; INSTR[22]~reg0 ; INSTR[22] ; clock      ;
; N/A   ; None         ; 5.205 ns   ; INSTR[5]~reg0  ; INSTR[5]  ; clock      ;
; N/A   ; None         ; 5.203 ns   ; INSTR[4]~reg0  ; INSTR[4]  ; clock      ;
+-------+--------------+------------+----------------+-----------+------------+


+-------------------------------------------------------------------------------+
; th                                                                            ;
+---------------+-------------+-----------+---------+----------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To             ; To Clock ;
+---------------+-------------+-----------+---------+----------------+----------+
; N/A           ; None        ; -2.088 ns ; ADDR[6] ; INSTR[7]~reg0  ; clock    ;
; N/A           ; None        ; -2.088 ns ; ADDR[6] ; INSTR[21]~reg0 ; clock    ;
; N/A           ; None        ; -2.089 ns ; ADDR[6] ; INSTR[22]~reg0 ; clock    ;
; N/A           ; None        ; -2.090 ns ; ADDR[6] ; INSTR[5]~reg0  ; clock    ;
; N/A           ; None        ; -2.090 ns ; ADDR[6] ; INSTR[15]~reg0 ; clock    ;
; N/A           ; None        ; -2.090 ns ; ADDR[6] ; INSTR[20]~reg0 ; clock    ;
; N/A           ; None        ; -2.093 ns ; ADDR[6] ; INSTR[4]~reg0  ; clock    ;
; N/A           ; None        ; -2.225 ns ; ADDR[6] ; INSTR[8]~reg0  ; clock    ;
; N/A           ; None        ; -2.381 ns ; ADDR[6] ; INSTR[13]~reg0 ; clock    ;
; N/A           ; None        ; -2.767 ns ; ADDR[2] ; INSTR[4]~reg0  ; clock    ;
; N/A           ; None        ; -2.778 ns ; ADDR[2] ; INSTR[20]~reg0 ; clock    ;
; N/A           ; None        ; -2.779 ns ; ADDR[5] ; INSTR[4]~reg0  ; clock    ;
; N/A           ; None        ; -2.779 ns ; ADDR[5] ; INSTR[8]~reg0  ; clock    ;
; N/A           ; None        ; -2.781 ns ; ADDR[5] ; INSTR[7]~reg0  ; clock    ;
; N/A           ; None        ; -2.781 ns ; ADDR[5] ; INSTR[21]~reg0 ; clock    ;
; N/A           ; None        ; -2.782 ns ; ADDR[5] ; INSTR[5]~reg0  ; clock    ;
; N/A           ; None        ; -2.782 ns ; ADDR[5] ; INSTR[22]~reg0 ; clock    ;
; N/A           ; None        ; -2.784 ns ; ADDR[5] ; INSTR[15]~reg0 ; clock    ;
; N/A           ; None        ; -2.784 ns ; ADDR[5] ; INSTR[20]~reg0 ; clock    ;
; N/A           ; None        ; -2.786 ns ; ADDR[2] ; INSTR[8]~reg0  ; clock    ;
; N/A           ; None        ; -2.793 ns ; ADDR[2] ; INSTR[7]~reg0  ; clock    ;
; N/A           ; None        ; -2.812 ns ; ADDR[2] ; INSTR[15]~reg0 ; clock    ;
; N/A           ; None        ; -2.834 ns ; ADDR[4] ; INSTR[8]~reg0  ; clock    ;
; N/A           ; None        ; -2.858 ns ; ADDR[3] ; INSTR[21]~reg0 ; clock    ;
; N/A           ; None        ; -2.860 ns ; ADDR[3] ; INSTR[5]~reg0  ; clock    ;
; N/A           ; None        ; -2.861 ns ; ADDR[3] ; INSTR[15]~reg0 ; clock    ;
; N/A           ; None        ; -2.891 ns ; ADDR[3] ; INSTR[20]~reg0 ; clock    ;
; N/A           ; None        ; -2.891 ns ; ADDR[3] ; INSTR[22]~reg0 ; clock    ;
; N/A           ; None        ; -2.925 ns ; ADDR[2] ; INSTR[21]~reg0 ; clock    ;
; N/A           ; None        ; -3.023 ns ; ADDR[3] ; INSTR[4]~reg0  ; clock    ;
; N/A           ; None        ; -3.023 ns ; ADDR[3] ; INSTR[8]~reg0  ; clock    ;
; N/A           ; None        ; -3.055 ns ; ADDR[2] ; INSTR[13]~reg0 ; clock    ;
; N/A           ; None        ; -3.067 ns ; ADDR[5] ; INSTR[13]~reg0 ; clock    ;
; N/A           ; None        ; -3.182 ns ; ADDR[4] ; INSTR[5]~reg0  ; clock    ;
; N/A           ; None        ; -3.182 ns ; ADDR[4] ; INSTR[22]~reg0 ; clock    ;
; N/A           ; None        ; -3.183 ns ; ADDR[4] ; INSTR[15]~reg0 ; clock    ;
; N/A           ; None        ; -3.183 ns ; ADDR[4] ; INSTR[20]~reg0 ; clock    ;
; N/A           ; None        ; -3.206 ns ; ADDR[4] ; INSTR[7]~reg0  ; clock    ;
; N/A           ; None        ; -3.233 ns ; ADDR[4] ; INSTR[4]~reg0  ; clock    ;
; N/A           ; None        ; -3.241 ns ; ADDR[4] ; INSTR[21]~reg0 ; clock    ;
; N/A           ; None        ; -3.311 ns ; ADDR[3] ; INSTR[13]~reg0 ; clock    ;
; N/A           ; None        ; -3.521 ns ; ADDR[4] ; INSTR[13]~reg0 ; clock    ;
+---------------+-------------+-----------+---------+----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Nov 04 21:22:10 2025
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off instr_rom_rv32i -c instr_rom_rv32i --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: No valid register-to-register data paths exist for clock "clock"
Info: tsu for register "INSTR[13]~reg0" (data pin = "ADDR[4]", clock pin = "clock") is 3.760 ns
    Info: + Longest pin to register delay is 6.156 ns
        Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y6; Fanout = 8; PIN Node = 'ADDR[4]'
        Info: 2: + IC(4.638 ns) + CELL(0.228 ns) = 5.713 ns; Loc. = LCCOMB_X37_Y16_N0; Fanout = 2; COMB Node = 'mem~1'
        Info: 3: + IC(0.235 ns) + CELL(0.053 ns) = 6.001 ns; Loc. = LCCOMB_X37_Y16_N28; Fanout = 1; COMB Node = 'INSTR[13]~reg0feeder'
        Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 6.156 ns; Loc. = LCFF_X37_Y16_N29; Fanout = 1; REG Node = 'INSTR[13]~reg0'
        Info: Total cell delay = 1.283 ns ( 20.84 % )
        Info: Total interconnect delay = 4.873 ns ( 79.16 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.486 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X37_Y16_N29; Fanout = 1; REG Node = 'INSTR[13]~reg0'
        Info: Total cell delay = 1.472 ns ( 59.21 % )
        Info: Total interconnect delay = 1.014 ns ( 40.79 % )
Info: tco from clock "clock" to destination pin "INSTR[15]" through register "INSTR[15]~reg0" is 6.486 ns
    Info: + Longest clock path from clock "clock" to source register is 2.486 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X37_Y16_N17; Fanout = 1; REG Node = 'INSTR[15]~reg0'
        Info: Total cell delay = 1.472 ns ( 59.21 % )
        Info: Total interconnect delay = 1.014 ns ( 40.79 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 3.906 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y16_N17; Fanout = 1; REG Node = 'INSTR[15]~reg0'
        Info: 2: + IC(1.762 ns) + CELL(2.144 ns) = 3.906 ns; Loc. = PIN_L21; Fanout = 0; PIN Node = 'INSTR[15]'
        Info: Total cell delay = 2.144 ns ( 54.89 % )
        Info: Total interconnect delay = 1.762 ns ( 45.11 % )
Info: th for register "INSTR[7]~reg0" (data pin = "ADDR[6]", clock pin = "clock") is -2.088 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.486 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X37_Y16_N27; Fanout = 1; REG Node = 'INSTR[7]~reg0'
        Info: Total cell delay = 1.472 ns ( 59.21 % )
        Info: Total interconnect delay = 1.014 ns ( 40.79 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 4.723 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M2; Fanout = 8; PIN Node = 'ADDR[6]'
        Info: 2: + IC(3.651 ns) + CELL(0.053 ns) = 4.568 ns; Loc. = LCCOMB_X37_Y16_N26; Fanout = 1; COMB Node = 'mem~2'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.723 ns; Loc. = LCFF_X37_Y16_N27; Fanout = 1; REG Node = 'INSTR[7]~reg0'
        Info: Total cell delay = 1.072 ns ( 22.70 % )
        Info: Total interconnect delay = 3.651 ns ( 77.30 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 194 megabytes
    Info: Processing ended: Tue Nov 04 21:22:10 2025
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


