Info: Generated by version: 22.4 build 94
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_periph/pb_cpu_0.ip --block-symbol-file --output-directory=/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_periph/pb_cpu_0 --family=Agilex --part=AGFB014R24B2E2V
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_periph/pb_cpu_0.ip --synthesis=VERILOG --output-directory=/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_periph/pb_cpu_0 --family=Agilex --part=AGFB014R24B2E2V
Info: pb_cpu_0: "Transforming system: pb_cpu_0"
Info: pb_cpu_0: "Naming system components in system: pb_cpu_0"
Info: pb_cpu_0: "Processing generation queue"
Info: pb_cpu_0: "Generating: pb_cpu_0"
Info: pb_cpu_0: "Generating: pb_cpu_0_altera_avalon_mm_bridge_2001_k2bg7dq"
Info: pb_cpu_0: Done "pb_cpu_0" with 2 modules, 2 files
Info: Finished: Create HDL design files for synthesis
