xpm_cdc.sv,systemverilog,xpm,../ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef"
xpm_memory.sv,systemverilog,xpm,../ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef"
xpm_VCOMP.vhd,vhdl,xpm,../ip/xpm/xpm_VCOMP.vhd,incdir="../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef"
fifo_generator_vlog_beh.v,verilog,fifo_generator_v13_2_13,../../../ipstatic/simulation/fifo_generator_vlog_beh.v,incdir="../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef"
fifo_generator_v13_2_rfs.vhd,vhdl,fifo_generator_v13_2_13,../../../ipstatic/hdl/fifo_generator_v13_2_rfs.vhd,incdir="../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef"
fifo_generator_v13_2_rfs.v,verilog,fifo_generator_v13_2_13,../../../ipstatic/hdl/fifo_generator_v13_2_rfs.v,incdir="../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef"
RS232_fifo.v,verilog,xil_defaultlib,../../../../SW_Sensor.gen/sources_1/ip/RS232_fifo/sim/RS232_fifo.v,incdir="../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef"
glbl.v,Verilog,xil_defaultlib,glbl.v
