[2025-09-18 07:48:03] START suite=qualcomm_srv trace=srv331_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv331_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2801952 heartbeat IPC: 3.569 cumulative IPC: 3.569 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5353692 heartbeat IPC: 3.919 cumulative IPC: 3.736 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5353692 cumulative IPC: 3.736 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5353692 cumulative IPC: 3.736 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 15752711 heartbeat IPC: 0.9616 cumulative IPC: 0.9616 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 25862546 heartbeat IPC: 0.9891 cumulative IPC: 0.9752 (Simulation time: 00 hr 03 min 37 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 36269533 heartbeat IPC: 0.9609 cumulative IPC: 0.9704 (Simulation time: 00 hr 04 min 52 sec)
Heartbeat CPU 0 instructions: 60000005 cycles: 46583531 heartbeat IPC: 0.9696 cumulative IPC: 0.9702 (Simulation time: 00 hr 06 min 01 sec)
Heartbeat CPU 0 instructions: 70000005 cycles: 56550651 heartbeat IPC: 1.003 cumulative IPC: 0.9766 (Simulation time: 00 hr 07 min 10 sec)
Heartbeat CPU 0 instructions: 80000009 cycles: 67011654 heartbeat IPC: 0.9559 cumulative IPC: 0.9731 (Simulation time: 00 hr 08 min 21 sec)
Heartbeat CPU 0 instructions: 90000009 cycles: 77173406 heartbeat IPC: 0.9841 cumulative IPC: 0.9747 (Simulation time: 00 hr 09 min 39 sec)
Heartbeat CPU 0 instructions: 100000009 cycles: 87756718 heartbeat IPC: 0.9449 cumulative IPC: 0.9708 (Simulation time: 00 hr 10 min 58 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv331_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000013 cycles: 97804853 heartbeat IPC: 0.9952 cumulative IPC: 0.9735 (Simulation time: 00 hr 12 min 13 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 103144222 cumulative IPC: 0.9695 (Simulation time: 00 hr 13 min 35 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 103144222 cumulative IPC: 0.9695 (Simulation time: 00 hr 13 min 35 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv331_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.9695 instructions: 100000004 cycles: 103144222
CPU 0 Branch Prediction Accuracy: 93.68% MPKI: 11.34 Average ROB Occupancy at Mispredict: 40.46
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1807
BRANCH_INDIRECT: 0.2921
BRANCH_CONDITIONAL: 9.982
BRANCH_DIRECT_CALL: 0.3469
BRANCH_INDIRECT_CALL: 0.222
BRANCH_RETURN: 0.3167


====Backend Stall Breakdown====
ROB_STALL: 1431110
LQ_STALL: 0
SQ_STALL: 361276


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 203.6819
REPLAY_LOAD: 74.80336
NON_REPLAY_LOAD: 14.950903

== Total ==
ADDR_TRANS: 468061
REPLAY_LOAD: 231292
NON_REPLAY_LOAD: 731757

== Counts ==
ADDR_TRANS: 2298
REPLAY_LOAD: 3092
NON_REPLAY_LOAD: 48944

cpu0->cpu0_STLB TOTAL        ACCESS:    1545819 HIT:    1376054 MISS:     169765 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1545819 HIT:    1376054 MISS:     169765 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 130.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    4816706 HIT:    2772921 MISS:    2043785 MSHR_MERGE:       8098
cpu0->cpu0_L2C LOAD         ACCESS:    3660920 HIT:    2064363 MISS:    1596557 MSHR_MERGE:         60
cpu0->cpu0_L2C RFO          ACCESS:     175166 HIT:      81830 MISS:      93336 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:      98805 HIT:      44696 MISS:      54109 MSHR_MERGE:       8038
cpu0->cpu0_L2C WRITE        ACCESS:     531217 HIT:     528003 MISS:       3214 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     350598 HIT:      54029 MISS:     296569 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:      50352 ISSUED:      50352 USEFUL:      12988 USELESS:       9569
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 39.03 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   13942066 HIT:   10394814 MISS:    3547252 MSHR_MERGE:     978994
cpu0->cpu0_L1I LOAD         ACCESS:   13942066 HIT:   10394814 MISS:    3547252 MSHR_MERGE:     978994
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 24.32 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   25210858 HIT:   22927578 MISS:    2283280 MSHR_MERGE:     616360
cpu0->cpu0_L1D LOAD         ACCESS:   14591244 HIT:   13144302 MISS:    1446942 MSHR_MERGE:     354278
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     195722 HIT:     138483 MISS:      57239 MSHR_MERGE:       8773
cpu0->cpu0_L1D WRITE        ACCESS:   10035291 HIT:    9610236 MISS:     425055 MSHR_MERGE:     249863
cpu0->cpu0_L1D TRANSLATION  ACCESS:     388601 HIT:      34557 MISS:     354044 MSHR_MERGE:       3446
cpu0->cpu0_L1D PREFETCH REQUESTED:     219096 ISSUED:     195722 USEFUL:      23824 USELESS:      24117
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 38.6 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   11326526 HIT:   10544827 MISS:     781699 MSHR_MERGE:     410199
cpu0->cpu0_ITLB LOAD         ACCESS:   11326526 HIT:   10544827 MISS:     781699 MSHR_MERGE:     410199
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 20.93 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   23520735 HIT:   21949219 MISS:    1571516 MSHR_MERGE:     397197
cpu0->cpu0_DTLB LOAD         ACCESS:   23520735 HIT:   21949219 MISS:    1571516 MSHR_MERGE:     397197
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 18.46 cycles
cpu0->LLC TOTAL        ACCESS:    2332931 HIT:    2109196 MISS:     223735 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1596494 HIT:    1462951 MISS:     133543 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      93336 HIT:      70389 MISS:      22947 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      46071 HIT:      22729 MISS:      23342 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     300461 HIT:     300172 MISS:        289 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     296569 HIT:     252955 MISS:      43614 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 92.31 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4960
  ROW_BUFFER_MISS:     218485
  AVG DBUS CONGESTED CYCLE: 7.184
Channel 0 WQ ROW_BUFFER_HIT:      17683
  ROW_BUFFER_MISS:      92964
  FULL:          0
Channel 0 REFRESHES ISSUED:       8595

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       827743       253831       146147         7199
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          566         7451        41330         8175
  STLB miss resolved @ L2C                0         1021        13805        40007         3903
  STLB miss resolved @ LLC                0          916        31366       132647        15110
  STLB miss resolved @ MEM                0          189         4364        20755        23836

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              94882        18018       333856       131001         2559
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           99         2234        14211          970
  STLB miss resolved @ L2C                0           52         4836        16508          372
  STLB miss resolved @ LLC                0          202        15631        86426         1649
  STLB miss resolved @ MEM                0           40         2142         9432         3639
[2025-09-18 08:01:39] END   suite=qualcomm_srv trace=srv331_ap (rc=0)
