#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5573697cfdc0 .scope module, "memory_test" "memory_test" 2 1;
 .timescale 0 0;
P_0x5573697f5650 .param/l "AWIDTH" 1 2 3, +C4<00000000000000000000000000000101>;
P_0x5573697f5690 .param/l "DWIDTH" 1 2 4, +C4<00000000000000000000000000001000>;
v0x557369831a30_0 .var "addr", 4 0;
v0x557369831b10_0 .var "clk", 0 0;
RS_0x7f1119af11c8 .resolv tri, v0x557369831db0_0, L_0x5573698321d0;
v0x557369831be0_0 .net8 "data", 7 0, RS_0x7f1119af11c8;  2 drivers
v0x557369831ce0_0 .var "rd", 0 0;
v0x557369831db0_0 .var "rdata", 7 0;
v0x557369831e50_0 .var "wr", 0 0;
S_0x5573697cfff0 .scope begin, "TEST" "TEST" 2 44, 2 44 0, S_0x5573697cfdc0;
 .timescale 0 0;
v0x557369801780_0 .var "addr", 4 0;
v0x5573697fc6b0_0 .var "data", 7 0;
E_0x5573698159f0 .event negedge, v0x5573698315b0_0;
S_0x557369830dc0 .scope task, "expect" "expect" 2 29, 2 29 0, S_0x5573697cfdc0;
 .timescale 0 0;
v0x5573697fd320_0 .var "exp_data", 7 0;
TD_memory_test.expect ;
    %load/vec4 v0x557369831be0_0;
    %load/vec4 v0x5573697fd320_0;
    %cmp/ne;
    %jmp/0xz  T_0.0, 6;
    %vpi_call 2 32 "$display", "TEST FAILED" {0 0 0};
    %vpi_call 2 33 "$display", "At time %0d addr=%b data=%b", $time, v0x557369831a30_0, v0x557369831be0_0 {0 0 0};
    %vpi_call 2 34 "$display", "data should be %b", v0x5573697fd320_0 {0 0 0};
    %vpi_call 2 35 "$finish" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 38 "$display", "At time %0d addr=%b data=%b", $time, v0x557369831a30_0, v0x557369831be0_0 {0 0 0};
T_0.1 ;
    %end;
S_0x557369831000 .scope module, "memory_inst" "memory" 2 20, 3 1 0, S_0x5573697cfdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wr";
    .port_info 2 /INPUT 1 "rd";
    .port_info 3 /INPUT 5 "addr";
    .port_info 4 /INOUT 8 "data";
P_0x5573697f6d70 .param/l "AWIDTH" 0 3 3, +C4<00000000000000000000000000000101>;
P_0x5573697f6db0 .param/l "DWIDTH" 0 3 4, +C4<00000000000000000000000000001000>;
v0x5573697fe050_0 .net *"_ivl_0", 7 0, L_0x557369831f40;  1 drivers
v0x5573697fee10_0 .net *"_ivl_2", 6 0, L_0x557369832040;  1 drivers
L_0x7f1119aa8018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5573697ffd60_0 .net *"_ivl_5", 1 0, L_0x7f1119aa8018;  1 drivers
o0x7f1119af1138 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5573697fa6a0_0 name=_ivl_6
v0x557369831480_0 .net "addr", 4 0, v0x557369831a30_0;  1 drivers
v0x5573698315b0_0 .net "clk", 0 0, v0x557369831b10_0;  1 drivers
v0x557369831670_0 .net8 "data", 7 0, RS_0x7f1119af11c8;  alias, 2 drivers
v0x557369831750 .array "memo", 31 0, 7 0;
v0x557369831810_0 .net "rd", 0 0, v0x557369831ce0_0;  1 drivers
v0x5573698318d0_0 .net "wr", 0 0, v0x557369831e50_0;  1 drivers
E_0x5573698157a0 .event posedge, v0x5573698315b0_0;
L_0x557369831f40 .array/port v0x557369831750, L_0x557369832040;
L_0x557369832040 .concat [ 5 2 0 0], v0x557369831a30_0, L_0x7f1119aa8018;
L_0x5573698321d0 .functor MUXZ 8, o0x7f1119af1138, L_0x557369831f40, v0x557369831ce0_0, C4<>;
    .scope S_0x557369831000;
T_1 ;
    %wait E_0x5573698157a0;
    %load/vec4 v0x5573698318d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x557369831670_0;
    %load/vec4 v0x557369831480_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x557369831750, 4, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5573697cfdc0;
T_2 ;
    %pushi/vec4 67, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557369831b10_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557369831b10_0, 0, 1;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .thread T_2;
    .scope S_0x5573697cfdc0;
T_3 ;
    %wait E_0x5573698159f0;
    %fork t_1, S_0x5573697cfff0;
    %jmp t_0;
    .scope S_0x5573697cfff0;
t_1 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x557369801780_0, 0, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5573697fc6b0_0, 0, 8;
    %vpi_call 2 48 "$display", "Writing addr=%b data=%b", v0x557369801780_0, v0x5573697fc6b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557369831e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557369831ce0_0, 0, 1;
    %load/vec4 v0x557369801780_0;
    %store/vec4 v0x557369831a30_0, 0, 5;
    %load/vec4 v0x5573697fc6b0_0;
    %store/vec4 v0x557369831db0_0, 0, 8;
    %wait E_0x5573698159f0;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x557369801780_0, 0, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5573697fc6b0_0, 0, 8;
    %vpi_call 2 51 "$display", "Writing addr=%b data=%b", v0x557369801780_0, v0x5573697fc6b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557369831e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557369831ce0_0, 0, 1;
    %load/vec4 v0x557369801780_0;
    %store/vec4 v0x557369831a30_0, 0, 5;
    %load/vec4 v0x5573697fc6b0_0;
    %store/vec4 v0x557369831db0_0, 0, 8;
    %wait E_0x5573698159f0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x557369801780_0, 0, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5573697fc6b0_0, 0, 8;
    %vpi_call 2 54 "$display", "Reading addr=%b data=%b", v0x557369801780_0, v0x5573697fc6b0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557369831e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557369831ce0_0, 0, 1;
    %load/vec4 v0x557369801780_0;
    %store/vec4 v0x557369831a30_0, 0, 5;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0x557369831db0_0, 0, 8;
    %wait E_0x5573698159f0;
    %load/vec4 v0x5573697fc6b0_0;
    %store/vec4 v0x5573697fd320_0, 0, 8;
    %fork TD_memory_test.expect, S_0x557369830dc0;
    %join;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x557369801780_0, 0, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5573697fc6b0_0, 0, 8;
    %vpi_call 2 57 "$display", "Reading addr=%b data=%b", v0x557369801780_0, v0x5573697fc6b0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557369831e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557369831ce0_0, 0, 1;
    %load/vec4 v0x557369801780_0;
    %store/vec4 v0x557369831a30_0, 0, 5;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0x557369831db0_0, 0, 8;
    %wait E_0x5573698159f0;
    %load/vec4 v0x5573697fc6b0_0;
    %store/vec4 v0x5573697fd320_0, 0, 8;
    %fork TD_memory_test.expect, S_0x557369830dc0;
    %join;
    %vpi_call 2 59 "$display", "Writing ascending data to   descending addresses" {0 0 0};
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x557369801780_0, 0, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5573697fc6b0_0, 0, 8;
T_3.0 ;
    %load/vec4 v0x557369801780_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz T_3.1, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557369831e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557369831ce0_0, 0, 1;
    %load/vec4 v0x557369801780_0;
    %store/vec4 v0x557369831a30_0, 0, 5;
    %load/vec4 v0x5573697fc6b0_0;
    %store/vec4 v0x557369831db0_0, 0, 8;
    %wait E_0x5573698159f0;
    %load/vec4 v0x557369801780_0;
    %subi 1, 0, 5;
    %store/vec4 v0x557369801780_0, 0, 5;
    %load/vec4 v0x5573697fc6b0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5573697fc6b0_0, 0, 8;
    %jmp T_3.0;
T_3.1 ;
    %vpi_call 2 66 "$display", "Reading ascending data from descending addresses" {0 0 0};
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x557369801780_0, 0, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5573697fc6b0_0, 0, 8;
T_3.2 ;
    %load/vec4 v0x557369801780_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz T_3.3, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557369831e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557369831ce0_0, 0, 1;
    %load/vec4 v0x557369801780_0;
    %store/vec4 v0x557369831a30_0, 0, 5;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0x557369831db0_0, 0, 8;
    %wait E_0x5573698159f0;
    %load/vec4 v0x5573697fc6b0_0;
    %store/vec4 v0x5573697fd320_0, 0, 8;
    %fork TD_memory_test.expect, S_0x557369830dc0;
    %join;
    %load/vec4 v0x557369801780_0;
    %subi 1, 0, 5;
    %store/vec4 v0x557369801780_0, 0, 5;
    %load/vec4 v0x5573697fc6b0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5573697fc6b0_0, 0, 8;
    %jmp T_3.2;
T_3.3 ;
    %vpi_call 2 73 "$display", "TEST PASSED" {0 0 0};
    %vpi_call 2 74 "$finish" {0 0 0};
    %end;
    .scope S_0x5573697cfdc0;
t_0 %join;
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "memory_test.v";
    "memory.v";
