
load v_module.so
load v_instance.so
load lang_qucs.so
load c_hide.so
load c_list.so
load s_sparam.so

load public lang_verilog.so
load c_vpp.so

include ../include/lumped.v
include ../include/sources.v

hidemodule *

options lang=qucs

R:R1 0 _net1 R="50 Ohm" Temp="26.85" Tc1="0.0" Tc2="0.0" Tnom="26.85"

.list

.options lang=verilog

list
