================================
Clock Cycle #: 1
--------------------------------
Fetch          : 0000 set R0, #46
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=0   |   Status=valid   |
|   REG[ 1]   |   Value=0   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 2
--------------------------------
Decode         : 0000 set R0, #46
Fetch          : 0004 set R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=0   |   Status=writing   |
|   REG[ 1]   |   Value=0   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 3
--------------------------------
EXa            : 0000 set R0, #46
Decode         : 0004 set R1, #1
Fetch          : 0008 set R4, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=0   |   Status=writing   |
|   REG[ 1]   |   Value=0   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 4
--------------------------------
Exb 1          : 0000 set R0, #46
EXa            : 0004 set R1, #1
Decode         : 0008 set R4, #0
Fetch          : 0012 set R5, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=0   |   Status=writing   |
|   REG[ 1]   |   Value=0   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 5
--------------------------------
Exb 2          : 0000 set R0, #46
Exb 1          : 0004 set R1, #1
EXa            : 0008 set R4, #0
Decode         : 0012 set R5, #1
Fetch          : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=0   |   Status=writing   |
|   REG[ 1]   |   Value=0   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 6
--------------------------------
Memory 1       : 0000 set R0, #46
Exb 2          : 0004 set R1, #1
Exb 1          : 0008 set R4, #0
EXa            : 0012 set R5, #1
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=0   |   Status=writing   |
|   REG[ 1]   |   Value=0   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 7
--------------------------------
Memory 2       : 0000 set R0, #46
Memory 1       : 0004 set R1, #1
Exb 2          : 0008 set R4, #0
Exb 1          : 0012 set R5, #1
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=0   |   Status=writing   |
|   REG[ 1]   |   Value=0   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 8
--------------------------------
Memory 3       : 0000 set R0, #46
Memory 2       : 0004 set R1, #1
Memory 1       : 0008 set R4, #0
Exb 2          : 0012 set R5, #1
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=0   |   Status=writing   |
|   REG[ 1]   |   Value=0   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 9
--------------------------------
Memory 4       : 0000 set R0, #46
Memory 3       : 0004 set R1, #1
Memory 2       : 0008 set R4, #0
Memory 1       : 0012 set R5, #1
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=0   |   Status=writing   |
|   REG[ 1]   |   Value=0   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 10
--------------------------------
Writeback      : 0000 set R0, #46
Memory 4       : 0004 set R1, #1
Memory 3       : 0008 set R4, #0
Memory 2       : 0012 set R5, #1
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=0   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 11
--------------------------------
Writeback      : 0004 set R1, #1
Memory 4       : 0008 set R4, #0
Memory 3       : 0012 set R5, #1
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 12
--------------------------------
Writeback      : 0008 set R4, #0
Memory 4       : 0012 set R5, #1
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 13
--------------------------------
Writeback      : 0012 set R5, #1
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 14
--------------------------------
Exb 1          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 15
--------------------------------
Exb 2          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 16
--------------------------------
Memory 1       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 17
--------------------------------
Memory 2       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 18
--------------------------------
Memory 3       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 19
--------------------------------
Memory 4       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 20
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 21
--------------------------------
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 22
--------------------------------
EXa            : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 23
--------------------------------
Exb 1          : 0020 bgez R2, #0028
Fetch          : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 24
--------------------------------
Exb 2          : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 25
--------------------------------
Memory 1       : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=writing   |
|   REG[ 4]   |   Value=0   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 26
--------------------------------
Memory 2       : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=writing   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 27
--------------------------------
Memory 3       : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=writing   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 28
--------------------------------
Memory 4       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=writing   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 29
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=writing   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 30
--------------------------------
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=writing   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 31
--------------------------------
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=writing   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 32
--------------------------------
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=writing   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 33
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 34
--------------------------------
Writeback      : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 35
--------------------------------
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=writing   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 36
--------------------------------
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=writing   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 37
--------------------------------
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=writing   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 38
--------------------------------
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=writing   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 39
--------------------------------
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=writing   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 40
--------------------------------
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=writing   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 41
--------------------------------
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=writing   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 42
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=writing   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 43
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 44
--------------------------------
Writeback      : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 45
--------------------------------
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 46
--------------------------------
EXa            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 47
--------------------------------
Exb 1          : 0048 blez R6, #0016
Fetch          : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 48
--------------------------------
Exb 2          : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 49
--------------------------------
Memory 1       : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=writing   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 50
--------------------------------
Memory 2       : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=writing   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 51
--------------------------------
Memory 3       : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=writing   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 52
--------------------------------
Memory 4       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=writing   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 53
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=writing   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 54
--------------------------------
Memory 2       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=writing   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 55
--------------------------------
Memory 3       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=writing   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 56
--------------------------------
Memory 4       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=writing   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 57
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 58
--------------------------------
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 59
--------------------------------
EXa            : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 60
--------------------------------
Exb 1          : 0020 bgez R2, #0028
Fetch          : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 61
--------------------------------
Exb 2          : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 62
--------------------------------
Memory 1       : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=writing   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 63
--------------------------------
Memory 2       : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=writing   |
|   REG[ 4]   |   Value=1   |   Status=writing   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 64
--------------------------------
Memory 3       : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=writing   |
|   REG[ 4]   |   Value=1   |   Status=writing   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 65
--------------------------------
Memory 4       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=writing   |
|   REG[ 4]   |   Value=1   |   Status=writing   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 66
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=writing   |
|   REG[ 4]   |   Value=1   |   Status=writing   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 67
--------------------------------
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=writing   |
|   REG[ 4]   |   Value=1   |   Status=writing   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 68
--------------------------------
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=writing   |
|   REG[ 4]   |   Value=1   |   Status=writing   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 69
--------------------------------
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=writing   |
|   REG[ 4]   |   Value=1   |   Status=writing   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 70
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=writing   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 71
--------------------------------
Writeback      : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 72
--------------------------------
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=writing   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 73
--------------------------------
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=writing   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 74
--------------------------------
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=writing   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 75
--------------------------------
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=writing   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 76
--------------------------------
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=writing   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 77
--------------------------------
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=writing   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 78
--------------------------------
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=writing   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 79
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=writing   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 80
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 81
--------------------------------
Writeback      : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 82
--------------------------------
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 83
--------------------------------
EXa            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 84
--------------------------------
Exb 1          : 0048 blez R6, #0016
Fetch          : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 85
--------------------------------
Exb 2          : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 86
--------------------------------
Memory 1       : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=writing   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 87
--------------------------------
Memory 2       : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=writing   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 88
--------------------------------
Memory 3       : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=writing   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 89
--------------------------------
Memory 4       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=writing   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 90
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=writing   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 91
--------------------------------
Memory 2       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=writing   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 92
--------------------------------
Memory 3       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=writing   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 93
--------------------------------
Memory 4       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=writing   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 94
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 95
--------------------------------
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 96
--------------------------------
EXa            : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 97
--------------------------------
Exb 1          : 0020 bgez R2, #0028
Fetch          : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 98
--------------------------------
Exb 2          : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 99
--------------------------------
Memory 1       : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=writing   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 100
--------------------------------
Memory 2       : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=writing   |
|   REG[ 4]   |   Value=1   |   Status=writing   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 101
--------------------------------
Memory 3       : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=writing   |
|   REG[ 4]   |   Value=1   |   Status=writing   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 102
--------------------------------
Memory 4       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=writing   |
|   REG[ 4]   |   Value=1   |   Status=writing   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 103
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=writing   |
|   REG[ 4]   |   Value=1   |   Status=writing   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 104
--------------------------------
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=writing   |
|   REG[ 4]   |   Value=1   |   Status=writing   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 105
--------------------------------
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=writing   |
|   REG[ 4]   |   Value=1   |   Status=writing   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 106
--------------------------------
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=writing   |
|   REG[ 4]   |   Value=1   |   Status=writing   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 107
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=writing   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 108
--------------------------------
Writeback      : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 109
--------------------------------
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=writing   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 110
--------------------------------
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=writing   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 111
--------------------------------
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=writing   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 112
--------------------------------
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=writing   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 113
--------------------------------
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=writing   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 114
--------------------------------
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=writing   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 115
--------------------------------
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=writing   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 116
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=writing   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 117
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 118
--------------------------------
Writeback      : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 119
--------------------------------
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 120
--------------------------------
EXa            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 121
--------------------------------
Exb 1          : 0048 blez R6, #0016
Fetch          : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 122
--------------------------------
Exb 2          : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 123
--------------------------------
Memory 1       : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=writing   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 124
--------------------------------
Memory 2       : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=writing   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 125
--------------------------------
Memory 3       : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=writing   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 126
--------------------------------
Memory 4       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=writing   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 127
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=writing   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 128
--------------------------------
Memory 2       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=writing   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 129
--------------------------------
Memory 3       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=writing   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 130
--------------------------------
Memory 4       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=writing   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 131
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 132
--------------------------------
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 133
--------------------------------
EXa            : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 134
--------------------------------
Exb 1          : 0020 bgez R2, #0028
Fetch          : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 135
--------------------------------
Exb 2          : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 136
--------------------------------
Memory 1       : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=writing   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 137
--------------------------------
Memory 2       : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=writing   |
|   REG[ 4]   |   Value=2   |   Status=writing   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 138
--------------------------------
Memory 3       : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=writing   |
|   REG[ 4]   |   Value=2   |   Status=writing   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 139
--------------------------------
Memory 4       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=writing   |
|   REG[ 4]   |   Value=2   |   Status=writing   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 140
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=writing   |
|   REG[ 4]   |   Value=2   |   Status=writing   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 141
--------------------------------
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=writing   |
|   REG[ 4]   |   Value=2   |   Status=writing   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 142
--------------------------------
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=writing   |
|   REG[ 4]   |   Value=2   |   Status=writing   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 143
--------------------------------
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=writing   |
|   REG[ 4]   |   Value=2   |   Status=writing   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 144
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=writing   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 145
--------------------------------
Writeback      : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 146
--------------------------------
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=writing   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 147
--------------------------------
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=writing   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 148
--------------------------------
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=writing   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 149
--------------------------------
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=writing   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 150
--------------------------------
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=writing   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 151
--------------------------------
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=writing   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 152
--------------------------------
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=writing   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 153
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=writing   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 154
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 155
--------------------------------
Writeback      : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 156
--------------------------------
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 157
--------------------------------
EXa            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 158
--------------------------------
Exb 1          : 0048 blez R6, #0016
Fetch          : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 159
--------------------------------
Exb 2          : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 160
--------------------------------
Memory 1       : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=writing   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 161
--------------------------------
Memory 2       : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=writing   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 162
--------------------------------
Memory 3       : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=writing   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 163
--------------------------------
Memory 4       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=writing   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 164
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=writing   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 165
--------------------------------
Memory 2       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=writing   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 166
--------------------------------
Memory 3       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=writing   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 167
--------------------------------
Memory 4       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=writing   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 168
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 169
--------------------------------
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 170
--------------------------------
EXa            : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 171
--------------------------------
Exb 1          : 0020 bgez R2, #0028
Fetch          : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 172
--------------------------------
Exb 2          : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 173
--------------------------------
Memory 1       : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=writing   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 174
--------------------------------
Memory 2       : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=writing   |
|   REG[ 4]   |   Value=3   |   Status=writing   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 175
--------------------------------
Memory 3       : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=writing   |
|   REG[ 4]   |   Value=3   |   Status=writing   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 176
--------------------------------
Memory 4       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=writing   |
|   REG[ 4]   |   Value=3   |   Status=writing   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 177
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=writing   |
|   REG[ 4]   |   Value=3   |   Status=writing   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 178
--------------------------------
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=writing   |
|   REG[ 4]   |   Value=3   |   Status=writing   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 179
--------------------------------
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=writing   |
|   REG[ 4]   |   Value=3   |   Status=writing   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 180
--------------------------------
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=writing   |
|   REG[ 4]   |   Value=3   |   Status=writing   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 181
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=writing   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 182
--------------------------------
Writeback      : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 183
--------------------------------
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=writing   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 184
--------------------------------
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=writing   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 185
--------------------------------
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=writing   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 186
--------------------------------
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=writing   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 187
--------------------------------
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=writing   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 188
--------------------------------
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=writing   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 189
--------------------------------
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=writing   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 190
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=writing   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 191
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 192
--------------------------------
Writeback      : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 193
--------------------------------
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 194
--------------------------------
EXa            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 195
--------------------------------
Exb 1          : 0048 blez R6, #0016
Fetch          : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 196
--------------------------------
Exb 2          : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 197
--------------------------------
Memory 1       : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=writing   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 198
--------------------------------
Memory 2       : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=writing   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 199
--------------------------------
Memory 3       : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=writing   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 200
--------------------------------
Memory 4       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=writing   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 201
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=writing   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 202
--------------------------------
Memory 2       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=writing   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 203
--------------------------------
Memory 3       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=writing   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 204
--------------------------------
Memory 4       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=writing   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 205
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 206
--------------------------------
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 207
--------------------------------
EXa            : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 208
--------------------------------
Exb 1          : 0020 bgez R2, #0028
Fetch          : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 209
--------------------------------
Exb 2          : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 210
--------------------------------
Memory 1       : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=writing   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 211
--------------------------------
Memory 2       : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=writing   |
|   REG[ 4]   |   Value=5   |   Status=writing   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 212
--------------------------------
Memory 3       : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=writing   |
|   REG[ 4]   |   Value=5   |   Status=writing   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 213
--------------------------------
Memory 4       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=writing   |
|   REG[ 4]   |   Value=5   |   Status=writing   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 214
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=writing   |
|   REG[ 4]   |   Value=5   |   Status=writing   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 215
--------------------------------
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=writing   |
|   REG[ 4]   |   Value=5   |   Status=writing   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 216
--------------------------------
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=writing   |
|   REG[ 4]   |   Value=5   |   Status=writing   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 217
--------------------------------
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=writing   |
|   REG[ 4]   |   Value=5   |   Status=writing   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 218
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=writing   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 219
--------------------------------
Writeback      : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 220
--------------------------------
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=writing   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 221
--------------------------------
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=writing   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 222
--------------------------------
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=writing   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 223
--------------------------------
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=writing   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 224
--------------------------------
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=writing   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 225
--------------------------------
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=writing   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 226
--------------------------------
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=writing   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 227
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=writing   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 228
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 229
--------------------------------
Writeback      : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 230
--------------------------------
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 231
--------------------------------
EXa            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 232
--------------------------------
Exb 1          : 0048 blez R6, #0016
Fetch          : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 233
--------------------------------
Exb 2          : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 234
--------------------------------
Memory 1       : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=writing   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 235
--------------------------------
Memory 2       : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=writing   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 236
--------------------------------
Memory 3       : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=writing   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 237
--------------------------------
Memory 4       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=writing   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 238
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=writing   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 239
--------------------------------
Memory 2       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=writing   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 240
--------------------------------
Memory 3       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=writing   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 241
--------------------------------
Memory 4       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=writing   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 242
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 243
--------------------------------
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 244
--------------------------------
EXa            : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 245
--------------------------------
Exb 1          : 0020 bgez R2, #0028
Fetch          : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 246
--------------------------------
Exb 2          : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 247
--------------------------------
Memory 1       : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=writing   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 248
--------------------------------
Memory 2       : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=writing   |
|   REG[ 4]   |   Value=8   |   Status=writing   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 249
--------------------------------
Memory 3       : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=writing   |
|   REG[ 4]   |   Value=8   |   Status=writing   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 250
--------------------------------
Memory 4       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=writing   |
|   REG[ 4]   |   Value=8   |   Status=writing   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 251
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=writing   |
|   REG[ 4]   |   Value=8   |   Status=writing   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 252
--------------------------------
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=writing   |
|   REG[ 4]   |   Value=8   |   Status=writing   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 253
--------------------------------
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=writing   |
|   REG[ 4]   |   Value=8   |   Status=writing   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 254
--------------------------------
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=writing   |
|   REG[ 4]   |   Value=8   |   Status=writing   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 255
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=writing   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 256
--------------------------------
Writeback      : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 257
--------------------------------
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=writing   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 258
--------------------------------
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=writing   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 259
--------------------------------
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=writing   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 260
--------------------------------
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=writing   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 261
--------------------------------
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=writing   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 262
--------------------------------
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=writing   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 263
--------------------------------
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=writing   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 264
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=writing   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 265
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 266
--------------------------------
Writeback      : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 267
--------------------------------
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 268
--------------------------------
EXa            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 269
--------------------------------
Exb 1          : 0048 blez R6, #0016
Fetch          : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 270
--------------------------------
Exb 2          : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 271
--------------------------------
Memory 1       : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=writing   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 272
--------------------------------
Memory 2       : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=writing   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 273
--------------------------------
Memory 3       : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=writing   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 274
--------------------------------
Memory 4       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=writing   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 275
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=writing   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 276
--------------------------------
Memory 2       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=writing   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 277
--------------------------------
Memory 3       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=writing   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 278
--------------------------------
Memory 4       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=writing   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 279
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 280
--------------------------------
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 281
--------------------------------
EXa            : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 282
--------------------------------
Exb 1          : 0020 bgez R2, #0028
Fetch          : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 283
--------------------------------
Exb 2          : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 284
--------------------------------
Memory 1       : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=writing   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 285
--------------------------------
Memory 2       : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=writing   |
|   REG[ 4]   |   Value=13   |   Status=writing   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 286
--------------------------------
Memory 3       : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=writing   |
|   REG[ 4]   |   Value=13   |   Status=writing   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 287
--------------------------------
Memory 4       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=writing   |
|   REG[ 4]   |   Value=13   |   Status=writing   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 288
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=writing   |
|   REG[ 4]   |   Value=13   |   Status=writing   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 289
--------------------------------
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=writing   |
|   REG[ 4]   |   Value=13   |   Status=writing   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 290
--------------------------------
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=writing   |
|   REG[ 4]   |   Value=13   |   Status=writing   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 291
--------------------------------
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=writing   |
|   REG[ 4]   |   Value=13   |   Status=writing   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 292
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=writing   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 293
--------------------------------
Writeback      : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 294
--------------------------------
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=writing   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 295
--------------------------------
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=writing   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 296
--------------------------------
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=writing   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 297
--------------------------------
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=writing   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 298
--------------------------------
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=writing   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 299
--------------------------------
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=writing   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 300
--------------------------------
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=writing   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 301
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=writing   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 302
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 303
--------------------------------
Writeback      : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 304
--------------------------------
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 305
--------------------------------
EXa            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 306
--------------------------------
Exb 1          : 0048 blez R6, #0016
Fetch          : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 307
--------------------------------
Exb 2          : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 308
--------------------------------
Memory 1       : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=writing   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 309
--------------------------------
Memory 2       : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=writing   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 310
--------------------------------
Memory 3       : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=writing   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 311
--------------------------------
Memory 4       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=writing   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 312
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=writing   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 313
--------------------------------
Memory 2       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=writing   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 314
--------------------------------
Memory 3       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=writing   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 315
--------------------------------
Memory 4       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=writing   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 316
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 317
--------------------------------
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 318
--------------------------------
EXa            : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 319
--------------------------------
Exb 1          : 0020 bgez R2, #0028
Fetch          : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 320
--------------------------------
Exb 2          : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 321
--------------------------------
Memory 1       : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=writing   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 322
--------------------------------
Memory 2       : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=writing   |
|   REG[ 4]   |   Value=21   |   Status=writing   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 323
--------------------------------
Memory 3       : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=writing   |
|   REG[ 4]   |   Value=21   |   Status=writing   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 324
--------------------------------
Memory 4       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=writing   |
|   REG[ 4]   |   Value=21   |   Status=writing   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 325
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=writing   |
|   REG[ 4]   |   Value=21   |   Status=writing   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 326
--------------------------------
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=writing   |
|   REG[ 4]   |   Value=21   |   Status=writing   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 327
--------------------------------
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=writing   |
|   REG[ 4]   |   Value=21   |   Status=writing   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 328
--------------------------------
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=writing   |
|   REG[ 4]   |   Value=21   |   Status=writing   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 329
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=writing   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 330
--------------------------------
Writeback      : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 331
--------------------------------
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=writing   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 332
--------------------------------
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=writing   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 333
--------------------------------
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=writing   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 334
--------------------------------
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=writing   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 335
--------------------------------
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=writing   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 336
--------------------------------
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=writing   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 337
--------------------------------
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=writing   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 338
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=writing   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 339
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 340
--------------------------------
Writeback      : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 341
--------------------------------
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 342
--------------------------------
EXa            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 343
--------------------------------
Exb 1          : 0048 blez R6, #0016
Fetch          : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 344
--------------------------------
Exb 2          : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 345
--------------------------------
Memory 1       : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=writing   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 346
--------------------------------
Memory 2       : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=writing   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 347
--------------------------------
Memory 3       : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=writing   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 348
--------------------------------
Memory 4       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=writing   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 349
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=writing   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 350
--------------------------------
Memory 2       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=writing   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 351
--------------------------------
Memory 3       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=writing   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 352
--------------------------------
Memory 4       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=writing   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 353
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 354
--------------------------------
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 355
--------------------------------
EXa            : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 356
--------------------------------
Exb 1          : 0020 bgez R2, #0028
Fetch          : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 357
--------------------------------
Exb 2          : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 358
--------------------------------
Memory 1       : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=writing   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 359
--------------------------------
Memory 2       : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=writing   |
|   REG[ 4]   |   Value=34   |   Status=writing   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 360
--------------------------------
Memory 3       : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=writing   |
|   REG[ 4]   |   Value=34   |   Status=writing   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 361
--------------------------------
Memory 4       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=writing   |
|   REG[ 4]   |   Value=34   |   Status=writing   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 362
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=writing   |
|   REG[ 4]   |   Value=34   |   Status=writing   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 363
--------------------------------
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=writing   |
|   REG[ 4]   |   Value=34   |   Status=writing   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 364
--------------------------------
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=writing   |
|   REG[ 4]   |   Value=34   |   Status=writing   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 365
--------------------------------
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=writing   |
|   REG[ 4]   |   Value=34   |   Status=writing   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 366
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=writing   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 367
--------------------------------
Writeback      : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 368
--------------------------------
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=writing   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 369
--------------------------------
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=writing   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 370
--------------------------------
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=writing   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 371
--------------------------------
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=writing   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 372
--------------------------------
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=writing   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 373
--------------------------------
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=writing   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 374
--------------------------------
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=writing   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 375
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=writing   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 376
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 377
--------------------------------
Writeback      : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 378
--------------------------------
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 379
--------------------------------
EXa            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 380
--------------------------------
Exb 1          : 0048 blez R6, #0016
Fetch          : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 381
--------------------------------
Exb 2          : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 382
--------------------------------
Memory 1       : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=writing   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 383
--------------------------------
Memory 2       : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=writing   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 384
--------------------------------
Memory 3       : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=writing   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 385
--------------------------------
Memory 4       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=writing   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 386
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=writing   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 387
--------------------------------
Memory 2       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=writing   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 388
--------------------------------
Memory 3       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=writing   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 389
--------------------------------
Memory 4       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=writing   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 390
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 391
--------------------------------
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 392
--------------------------------
EXa            : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 393
--------------------------------
Exb 1          : 0020 bgez R2, #0028
Fetch          : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 394
--------------------------------
Exb 2          : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 395
--------------------------------
Memory 1       : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=writing   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 396
--------------------------------
Memory 2       : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=writing   |
|   REG[ 4]   |   Value=55   |   Status=writing   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 397
--------------------------------
Memory 3       : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=writing   |
|   REG[ 4]   |   Value=55   |   Status=writing   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 398
--------------------------------
Memory 4       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=writing   |
|   REG[ 4]   |   Value=55   |   Status=writing   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 399
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=writing   |
|   REG[ 4]   |   Value=55   |   Status=writing   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 400
--------------------------------
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=writing   |
|   REG[ 4]   |   Value=55   |   Status=writing   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 401
--------------------------------
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=writing   |
|   REG[ 4]   |   Value=55   |   Status=writing   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 402
--------------------------------
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=writing   |
|   REG[ 4]   |   Value=55   |   Status=writing   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 403
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=writing   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 404
--------------------------------
Writeback      : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 405
--------------------------------
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=writing   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 406
--------------------------------
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=writing   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 407
--------------------------------
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=writing   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 408
--------------------------------
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=writing   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 409
--------------------------------
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=writing   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 410
--------------------------------
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=writing   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 411
--------------------------------
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=writing   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 412
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=writing   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 413
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 414
--------------------------------
Writeback      : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 415
--------------------------------
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 416
--------------------------------
EXa            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 417
--------------------------------
Exb 1          : 0048 blez R6, #0016
Fetch          : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 418
--------------------------------
Exb 2          : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 419
--------------------------------
Memory 1       : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=writing   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 420
--------------------------------
Memory 2       : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=writing   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 421
--------------------------------
Memory 3       : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=writing   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 422
--------------------------------
Memory 4       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=writing   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 423
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=writing   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 424
--------------------------------
Memory 2       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=writing   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 425
--------------------------------
Memory 3       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=writing   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 426
--------------------------------
Memory 4       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=writing   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 427
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 428
--------------------------------
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 429
--------------------------------
EXa            : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 430
--------------------------------
Exb 1          : 0020 bgez R2, #0028
Fetch          : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 431
--------------------------------
Exb 2          : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 432
--------------------------------
Memory 1       : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=writing   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 433
--------------------------------
Memory 2       : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=writing   |
|   REG[ 4]   |   Value=89   |   Status=writing   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 434
--------------------------------
Memory 3       : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=writing   |
|   REG[ 4]   |   Value=89   |   Status=writing   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 435
--------------------------------
Memory 4       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=writing   |
|   REG[ 4]   |   Value=89   |   Status=writing   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 436
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=writing   |
|   REG[ 4]   |   Value=89   |   Status=writing   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 437
--------------------------------
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=writing   |
|   REG[ 4]   |   Value=89   |   Status=writing   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 438
--------------------------------
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=writing   |
|   REG[ 4]   |   Value=89   |   Status=writing   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 439
--------------------------------
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=writing   |
|   REG[ 4]   |   Value=89   |   Status=writing   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 440
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=writing   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 441
--------------------------------
Writeback      : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 442
--------------------------------
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=writing   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 443
--------------------------------
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=writing   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 444
--------------------------------
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=writing   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 445
--------------------------------
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=writing   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 446
--------------------------------
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=writing   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 447
--------------------------------
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=writing   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 448
--------------------------------
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=writing   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 449
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=writing   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 450
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 451
--------------------------------
Writeback      : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 452
--------------------------------
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 453
--------------------------------
EXa            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 454
--------------------------------
Exb 1          : 0048 blez R6, #0016
Fetch          : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 455
--------------------------------
Exb 2          : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 456
--------------------------------
Memory 1       : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=writing   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 457
--------------------------------
Memory 2       : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=writing   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 458
--------------------------------
Memory 3       : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=writing   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 459
--------------------------------
Memory 4       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=writing   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 460
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=writing   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 461
--------------------------------
Memory 2       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=writing   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 462
--------------------------------
Memory 3       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=writing   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 463
--------------------------------
Memory 4       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=writing   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 464
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 465
--------------------------------
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 466
--------------------------------
EXa            : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 467
--------------------------------
Exb 1          : 0020 bgez R2, #0028
Fetch          : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 468
--------------------------------
Exb 2          : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 469
--------------------------------
Memory 1       : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=writing   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 470
--------------------------------
Memory 2       : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=writing   |
|   REG[ 4]   |   Value=144   |   Status=writing   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 471
--------------------------------
Memory 3       : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=writing   |
|   REG[ 4]   |   Value=144   |   Status=writing   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 472
--------------------------------
Memory 4       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=writing   |
|   REG[ 4]   |   Value=144   |   Status=writing   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 473
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=writing   |
|   REG[ 4]   |   Value=144   |   Status=writing   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 474
--------------------------------
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=writing   |
|   REG[ 4]   |   Value=144   |   Status=writing   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 475
--------------------------------
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=writing   |
|   REG[ 4]   |   Value=144   |   Status=writing   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 476
--------------------------------
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=writing   |
|   REG[ 4]   |   Value=144   |   Status=writing   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 477
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=writing   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 478
--------------------------------
Writeback      : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 479
--------------------------------
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=writing   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 480
--------------------------------
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=writing   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 481
--------------------------------
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=writing   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 482
--------------------------------
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=writing   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 483
--------------------------------
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=writing   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 484
--------------------------------
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=writing   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 485
--------------------------------
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=writing   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 486
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=writing   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 487
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 488
--------------------------------
Writeback      : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 489
--------------------------------
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 490
--------------------------------
EXa            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 491
--------------------------------
Exb 1          : 0048 blez R6, #0016
Fetch          : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 492
--------------------------------
Exb 2          : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 493
--------------------------------
Memory 1       : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=writing   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 494
--------------------------------
Memory 2       : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=writing   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 495
--------------------------------
Memory 3       : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=writing   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 496
--------------------------------
Memory 4       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=writing   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 497
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=writing   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 498
--------------------------------
Memory 2       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=writing   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 499
--------------------------------
Memory 3       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=writing   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 500
--------------------------------
Memory 4       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=writing   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 501
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 502
--------------------------------
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 503
--------------------------------
EXa            : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 504
--------------------------------
Exb 1          : 0020 bgez R2, #0028
Fetch          : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 505
--------------------------------
Exb 2          : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 506
--------------------------------
Memory 1       : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=writing   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 507
--------------------------------
Memory 2       : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=writing   |
|   REG[ 4]   |   Value=233   |   Status=writing   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 508
--------------------------------
Memory 3       : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=writing   |
|   REG[ 4]   |   Value=233   |   Status=writing   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 509
--------------------------------
Memory 4       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=writing   |
|   REG[ 4]   |   Value=233   |   Status=writing   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 510
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=writing   |
|   REG[ 4]   |   Value=233   |   Status=writing   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 511
--------------------------------
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=writing   |
|   REG[ 4]   |   Value=233   |   Status=writing   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 512
--------------------------------
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=writing   |
|   REG[ 4]   |   Value=233   |   Status=writing   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 513
--------------------------------
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=writing   |
|   REG[ 4]   |   Value=233   |   Status=writing   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 514
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=writing   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 515
--------------------------------
Writeback      : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 516
--------------------------------
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=writing   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 517
--------------------------------
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=writing   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 518
--------------------------------
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=writing   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 519
--------------------------------
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=writing   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 520
--------------------------------
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=writing   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 521
--------------------------------
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=writing   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 522
--------------------------------
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=writing   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 523
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=writing   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 524
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 525
--------------------------------
Writeback      : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 526
--------------------------------
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 527
--------------------------------
EXa            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 528
--------------------------------
Exb 1          : 0048 blez R6, #0016
Fetch          : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 529
--------------------------------
Exb 2          : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 530
--------------------------------
Memory 1       : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=writing   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 531
--------------------------------
Memory 2       : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=writing   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 532
--------------------------------
Memory 3       : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=writing   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 533
--------------------------------
Memory 4       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=writing   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 534
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=writing   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 535
--------------------------------
Memory 2       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=writing   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 536
--------------------------------
Memory 3       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=writing   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 537
--------------------------------
Memory 4       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=writing   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 538
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 539
--------------------------------
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 540
--------------------------------
EXa            : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 541
--------------------------------
Exb 1          : 0020 bgez R2, #0028
Fetch          : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 542
--------------------------------
Exb 2          : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 543
--------------------------------
Memory 1       : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=writing   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 544
--------------------------------
Memory 2       : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=writing   |
|   REG[ 4]   |   Value=377   |   Status=writing   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 545
--------------------------------
Memory 3       : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=writing   |
|   REG[ 4]   |   Value=377   |   Status=writing   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 546
--------------------------------
Memory 4       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=writing   |
|   REG[ 4]   |   Value=377   |   Status=writing   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 547
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=writing   |
|   REG[ 4]   |   Value=377   |   Status=writing   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 548
--------------------------------
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=writing   |
|   REG[ 4]   |   Value=377   |   Status=writing   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 549
--------------------------------
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=writing   |
|   REG[ 4]   |   Value=377   |   Status=writing   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 550
--------------------------------
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=writing   |
|   REG[ 4]   |   Value=377   |   Status=writing   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 551
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=writing   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 552
--------------------------------
Writeback      : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 553
--------------------------------
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=writing   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 554
--------------------------------
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=writing   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 555
--------------------------------
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=writing   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 556
--------------------------------
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=writing   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 557
--------------------------------
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=writing   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 558
--------------------------------
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=writing   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 559
--------------------------------
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=writing   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 560
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=writing   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 561
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 562
--------------------------------
Writeback      : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 563
--------------------------------
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 564
--------------------------------
EXa            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 565
--------------------------------
Exb 1          : 0048 blez R6, #0016
Fetch          : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 566
--------------------------------
Exb 2          : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 567
--------------------------------
Memory 1       : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=writing   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 568
--------------------------------
Memory 2       : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=writing   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 569
--------------------------------
Memory 3       : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=writing   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 570
--------------------------------
Memory 4       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=writing   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 571
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=writing   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 572
--------------------------------
Memory 2       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=writing   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 573
--------------------------------
Memory 3       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=writing   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 574
--------------------------------
Memory 4       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=writing   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 575
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 576
--------------------------------
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 577
--------------------------------
EXa            : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 578
--------------------------------
Exb 1          : 0020 bgez R2, #0028
Fetch          : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 579
--------------------------------
Exb 2          : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 580
--------------------------------
Memory 1       : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=writing   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 581
--------------------------------
Memory 2       : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=writing   |
|   REG[ 4]   |   Value=610   |   Status=writing   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 582
--------------------------------
Memory 3       : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=writing   |
|   REG[ 4]   |   Value=610   |   Status=writing   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 583
--------------------------------
Memory 4       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=writing   |
|   REG[ 4]   |   Value=610   |   Status=writing   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 584
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=writing   |
|   REG[ 4]   |   Value=610   |   Status=writing   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 585
--------------------------------
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=writing   |
|   REG[ 4]   |   Value=610   |   Status=writing   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 586
--------------------------------
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=writing   |
|   REG[ 4]   |   Value=610   |   Status=writing   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 587
--------------------------------
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=writing   |
|   REG[ 4]   |   Value=610   |   Status=writing   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 588
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=writing   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 589
--------------------------------
Writeback      : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 590
--------------------------------
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=writing   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 591
--------------------------------
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=writing   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 592
--------------------------------
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=writing   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 593
--------------------------------
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=writing   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 594
--------------------------------
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=writing   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 595
--------------------------------
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=writing   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 596
--------------------------------
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=writing   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 597
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=writing   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 598
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 599
--------------------------------
Writeback      : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 600
--------------------------------
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 601
--------------------------------
EXa            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 602
--------------------------------
Exb 1          : 0048 blez R6, #0016
Fetch          : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 603
--------------------------------
Exb 2          : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 604
--------------------------------
Memory 1       : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=writing   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 605
--------------------------------
Memory 2       : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=writing   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 606
--------------------------------
Memory 3       : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=writing   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 607
--------------------------------
Memory 4       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=writing   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 608
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=writing   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 609
--------------------------------
Memory 2       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=writing   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 610
--------------------------------
Memory 3       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=writing   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 611
--------------------------------
Memory 4       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=writing   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 612
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 613
--------------------------------
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 614
--------------------------------
EXa            : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 615
--------------------------------
Exb 1          : 0020 bgez R2, #0028
Fetch          : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 616
--------------------------------
Exb 2          : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 617
--------------------------------
Memory 1       : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=writing   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 618
--------------------------------
Memory 2       : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=writing   |
|   REG[ 4]   |   Value=987   |   Status=writing   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 619
--------------------------------
Memory 3       : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=writing   |
|   REG[ 4]   |   Value=987   |   Status=writing   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 620
--------------------------------
Memory 4       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=writing   |
|   REG[ 4]   |   Value=987   |   Status=writing   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 621
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=writing   |
|   REG[ 4]   |   Value=987   |   Status=writing   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 622
--------------------------------
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=writing   |
|   REG[ 4]   |   Value=987   |   Status=writing   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 623
--------------------------------
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=writing   |
|   REG[ 4]   |   Value=987   |   Status=writing   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 624
--------------------------------
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=writing   |
|   REG[ 4]   |   Value=987   |   Status=writing   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 625
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=writing   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 626
--------------------------------
Writeback      : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 627
--------------------------------
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=writing   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 628
--------------------------------
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=writing   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 629
--------------------------------
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=writing   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 630
--------------------------------
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=writing   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 631
--------------------------------
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=writing   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 632
--------------------------------
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=writing   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 633
--------------------------------
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=writing   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 634
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=writing   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 635
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 636
--------------------------------
Writeback      : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 637
--------------------------------
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 638
--------------------------------
EXa            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 639
--------------------------------
Exb 1          : 0048 blez R6, #0016
Fetch          : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 640
--------------------------------
Exb 2          : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 641
--------------------------------
Memory 1       : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=writing   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 642
--------------------------------
Memory 2       : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=writing   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 643
--------------------------------
Memory 3       : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=writing   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 644
--------------------------------
Memory 4       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=writing   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 645
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=writing   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 646
--------------------------------
Memory 2       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=writing   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 647
--------------------------------
Memory 3       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=writing   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 648
--------------------------------
Memory 4       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=writing   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 649
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 650
--------------------------------
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 651
--------------------------------
EXa            : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 652
--------------------------------
Exb 1          : 0020 bgez R2, #0028
Fetch          : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 653
--------------------------------
Exb 2          : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 654
--------------------------------
Memory 1       : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=writing   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 655
--------------------------------
Memory 2       : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=writing   |
|   REG[ 4]   |   Value=1597   |   Status=writing   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 656
--------------------------------
Memory 3       : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=writing   |
|   REG[ 4]   |   Value=1597   |   Status=writing   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 657
--------------------------------
Memory 4       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=writing   |
|   REG[ 4]   |   Value=1597   |   Status=writing   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 658
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=writing   |
|   REG[ 4]   |   Value=1597   |   Status=writing   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 659
--------------------------------
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=writing   |
|   REG[ 4]   |   Value=1597   |   Status=writing   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 660
--------------------------------
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=writing   |
|   REG[ 4]   |   Value=1597   |   Status=writing   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 661
--------------------------------
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=writing   |
|   REG[ 4]   |   Value=1597   |   Status=writing   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 662
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=writing   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 663
--------------------------------
Writeback      : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 664
--------------------------------
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=writing   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 665
--------------------------------
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=writing   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 666
--------------------------------
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=writing   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 667
--------------------------------
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=writing   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 668
--------------------------------
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=writing   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 669
--------------------------------
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=writing   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 670
--------------------------------
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=writing   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 671
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=writing   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 672
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 673
--------------------------------
Writeback      : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 674
--------------------------------
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 675
--------------------------------
EXa            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 676
--------------------------------
Exb 1          : 0048 blez R6, #0016
Fetch          : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 677
--------------------------------
Exb 2          : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 678
--------------------------------
Memory 1       : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=writing   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 679
--------------------------------
Memory 2       : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=writing   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 680
--------------------------------
Memory 3       : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=writing   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 681
--------------------------------
Memory 4       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=writing   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 682
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=writing   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 683
--------------------------------
Memory 2       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=writing   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 684
--------------------------------
Memory 3       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=writing   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 685
--------------------------------
Memory 4       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=writing   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 686
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 687
--------------------------------
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 688
--------------------------------
EXa            : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 689
--------------------------------
Exb 1          : 0020 bgez R2, #0028
Fetch          : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 690
--------------------------------
Exb 2          : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 691
--------------------------------
Memory 1       : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=writing   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 692
--------------------------------
Memory 2       : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=writing   |
|   REG[ 4]   |   Value=2584   |   Status=writing   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 693
--------------------------------
Memory 3       : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=writing   |
|   REG[ 4]   |   Value=2584   |   Status=writing   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 694
--------------------------------
Memory 4       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=writing   |
|   REG[ 4]   |   Value=2584   |   Status=writing   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 695
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=writing   |
|   REG[ 4]   |   Value=2584   |   Status=writing   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 696
--------------------------------
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=writing   |
|   REG[ 4]   |   Value=2584   |   Status=writing   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 697
--------------------------------
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=writing   |
|   REG[ 4]   |   Value=2584   |   Status=writing   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 698
--------------------------------
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=writing   |
|   REG[ 4]   |   Value=2584   |   Status=writing   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 699
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=writing   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 700
--------------------------------
Writeback      : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 701
--------------------------------
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=writing   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 702
--------------------------------
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=writing   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 703
--------------------------------
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=writing   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 704
--------------------------------
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=writing   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 705
--------------------------------
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=writing   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 706
--------------------------------
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=writing   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 707
--------------------------------
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=writing   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 708
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=writing   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 709
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 710
--------------------------------
Writeback      : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 711
--------------------------------
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 712
--------------------------------
EXa            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 713
--------------------------------
Exb 1          : 0048 blez R6, #0016
Fetch          : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 714
--------------------------------
Exb 2          : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 715
--------------------------------
Memory 1       : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=writing   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 716
--------------------------------
Memory 2       : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=writing   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 717
--------------------------------
Memory 3       : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=writing   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 718
--------------------------------
Memory 4       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=writing   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 719
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=writing   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 720
--------------------------------
Memory 2       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=writing   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 721
--------------------------------
Memory 3       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=writing   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 722
--------------------------------
Memory 4       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=writing   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 723
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 724
--------------------------------
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 725
--------------------------------
EXa            : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 726
--------------------------------
Exb 1          : 0020 bgez R2, #0028
Fetch          : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 727
--------------------------------
Exb 2          : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 728
--------------------------------
Memory 1       : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=writing   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 729
--------------------------------
Memory 2       : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=writing   |
|   REG[ 4]   |   Value=4181   |   Status=writing   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 730
--------------------------------
Memory 3       : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=writing   |
|   REG[ 4]   |   Value=4181   |   Status=writing   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 731
--------------------------------
Memory 4       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=writing   |
|   REG[ 4]   |   Value=4181   |   Status=writing   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 732
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=writing   |
|   REG[ 4]   |   Value=4181   |   Status=writing   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 733
--------------------------------
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=writing   |
|   REG[ 4]   |   Value=4181   |   Status=writing   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 734
--------------------------------
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=writing   |
|   REG[ 4]   |   Value=4181   |   Status=writing   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 735
--------------------------------
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=writing   |
|   REG[ 4]   |   Value=4181   |   Status=writing   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 736
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=writing   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 737
--------------------------------
Writeback      : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 738
--------------------------------
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=writing   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 739
--------------------------------
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=writing   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 740
--------------------------------
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=writing   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 741
--------------------------------
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=writing   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 742
--------------------------------
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=writing   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 743
--------------------------------
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=writing   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 744
--------------------------------
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=writing   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 745
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=writing   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 746
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 747
--------------------------------
Writeback      : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 748
--------------------------------
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 749
--------------------------------
EXa            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 750
--------------------------------
Exb 1          : 0048 blez R6, #0016
Fetch          : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 751
--------------------------------
Exb 2          : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 752
--------------------------------
Memory 1       : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=writing   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 753
--------------------------------
Memory 2       : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=writing   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 754
--------------------------------
Memory 3       : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=writing   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 755
--------------------------------
Memory 4       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=writing   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 756
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=writing   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 757
--------------------------------
Memory 2       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=writing   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 758
--------------------------------
Memory 3       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=writing   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 759
--------------------------------
Memory 4       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=writing   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 760
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 761
--------------------------------
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 762
--------------------------------
EXa            : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 763
--------------------------------
Exb 1          : 0020 bgez R2, #0028
Fetch          : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 764
--------------------------------
Exb 2          : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 765
--------------------------------
Memory 1       : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=writing   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 766
--------------------------------
Memory 2       : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=writing   |
|   REG[ 4]   |   Value=6765   |   Status=writing   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 767
--------------------------------
Memory 3       : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=writing   |
|   REG[ 4]   |   Value=6765   |   Status=writing   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 768
--------------------------------
Memory 4       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=writing   |
|   REG[ 4]   |   Value=6765   |   Status=writing   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 769
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=writing   |
|   REG[ 4]   |   Value=6765   |   Status=writing   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 770
--------------------------------
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=writing   |
|   REG[ 4]   |   Value=6765   |   Status=writing   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 771
--------------------------------
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=writing   |
|   REG[ 4]   |   Value=6765   |   Status=writing   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 772
--------------------------------
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=writing   |
|   REG[ 4]   |   Value=6765   |   Status=writing   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 773
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=writing   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 774
--------------------------------
Writeback      : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 775
--------------------------------
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=writing   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 776
--------------------------------
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=writing   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 777
--------------------------------
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=writing   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 778
--------------------------------
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=writing   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 779
--------------------------------
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=writing   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 780
--------------------------------
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=writing   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 781
--------------------------------
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=writing   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 782
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=writing   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 783
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 784
--------------------------------
Writeback      : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 785
--------------------------------
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 786
--------------------------------
EXa            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 787
--------------------------------
Exb 1          : 0048 blez R6, #0016
Fetch          : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 788
--------------------------------
Exb 2          : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 789
--------------------------------
Memory 1       : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=writing   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 790
--------------------------------
Memory 2       : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=writing   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 791
--------------------------------
Memory 3       : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=writing   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 792
--------------------------------
Memory 4       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=writing   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 793
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=writing   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 794
--------------------------------
Memory 2       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=writing   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 795
--------------------------------
Memory 3       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=writing   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 796
--------------------------------
Memory 4       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=writing   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 797
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 798
--------------------------------
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 799
--------------------------------
EXa            : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 800
--------------------------------
Exb 1          : 0020 bgez R2, #0028
Fetch          : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 801
--------------------------------
Exb 2          : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 802
--------------------------------
Memory 1       : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=writing   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 803
--------------------------------
Memory 2       : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=writing   |
|   REG[ 4]   |   Value=10946   |   Status=writing   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 804
--------------------------------
Memory 3       : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=writing   |
|   REG[ 4]   |   Value=10946   |   Status=writing   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 805
--------------------------------
Memory 4       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=writing   |
|   REG[ 4]   |   Value=10946   |   Status=writing   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 806
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=writing   |
|   REG[ 4]   |   Value=10946   |   Status=writing   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 807
--------------------------------
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=writing   |
|   REG[ 4]   |   Value=10946   |   Status=writing   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 808
--------------------------------
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=writing   |
|   REG[ 4]   |   Value=10946   |   Status=writing   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 809
--------------------------------
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=writing   |
|   REG[ 4]   |   Value=10946   |   Status=writing   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 810
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=writing   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 811
--------------------------------
Writeback      : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 812
--------------------------------
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=writing   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 813
--------------------------------
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=writing   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 814
--------------------------------
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=writing   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 815
--------------------------------
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=writing   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 816
--------------------------------
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=writing   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 817
--------------------------------
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=writing   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 818
--------------------------------
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=writing   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 819
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=writing   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 820
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 821
--------------------------------
Writeback      : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 822
--------------------------------
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 823
--------------------------------
EXa            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 824
--------------------------------
Exb 1          : 0048 blez R6, #0016
Fetch          : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 825
--------------------------------
Exb 2          : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 826
--------------------------------
Memory 1       : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=writing   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 827
--------------------------------
Memory 2       : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=writing   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 828
--------------------------------
Memory 3       : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=writing   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 829
--------------------------------
Memory 4       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=writing   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 830
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=writing   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 831
--------------------------------
Memory 2       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=writing   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 832
--------------------------------
Memory 3       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=writing   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 833
--------------------------------
Memory 4       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=writing   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 834
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 835
--------------------------------
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 836
--------------------------------
EXa            : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 837
--------------------------------
Exb 1          : 0020 bgez R2, #0028
Fetch          : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 838
--------------------------------
Exb 2          : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 839
--------------------------------
Memory 1       : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=writing   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 840
--------------------------------
Memory 2       : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=writing   |
|   REG[ 4]   |   Value=17711   |   Status=writing   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 841
--------------------------------
Memory 3       : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=writing   |
|   REG[ 4]   |   Value=17711   |   Status=writing   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 842
--------------------------------
Memory 4       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=writing   |
|   REG[ 4]   |   Value=17711   |   Status=writing   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 843
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=writing   |
|   REG[ 4]   |   Value=17711   |   Status=writing   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 844
--------------------------------
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=writing   |
|   REG[ 4]   |   Value=17711   |   Status=writing   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 845
--------------------------------
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=writing   |
|   REG[ 4]   |   Value=17711   |   Status=writing   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 846
--------------------------------
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=writing   |
|   REG[ 4]   |   Value=17711   |   Status=writing   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 847
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=writing   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 848
--------------------------------
Writeback      : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 849
--------------------------------
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=writing   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 850
--------------------------------
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=writing   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 851
--------------------------------
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=writing   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 852
--------------------------------
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=writing   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 853
--------------------------------
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=writing   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 854
--------------------------------
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=writing   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 855
--------------------------------
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=writing   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 856
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=writing   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 857
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 858
--------------------------------
Writeback      : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 859
--------------------------------
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 860
--------------------------------
EXa            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 861
--------------------------------
Exb 1          : 0048 blez R6, #0016
Fetch          : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 862
--------------------------------
Exb 2          : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 863
--------------------------------
Memory 1       : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=writing   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 864
--------------------------------
Memory 2       : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=writing   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 865
--------------------------------
Memory 3       : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=writing   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 866
--------------------------------
Memory 4       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=writing   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 867
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=writing   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 868
--------------------------------
Memory 2       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=writing   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 869
--------------------------------
Memory 3       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=writing   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 870
--------------------------------
Memory 4       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=writing   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 871
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 872
--------------------------------
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 873
--------------------------------
EXa            : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 874
--------------------------------
Exb 1          : 0020 bgez R2, #0028
Fetch          : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 875
--------------------------------
Exb 2          : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 876
--------------------------------
Memory 1       : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=writing   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 877
--------------------------------
Memory 2       : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=writing   |
|   REG[ 4]   |   Value=28657   |   Status=writing   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 878
--------------------------------
Memory 3       : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=writing   |
|   REG[ 4]   |   Value=28657   |   Status=writing   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 879
--------------------------------
Memory 4       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=writing   |
|   REG[ 4]   |   Value=28657   |   Status=writing   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 880
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=writing   |
|   REG[ 4]   |   Value=28657   |   Status=writing   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 881
--------------------------------
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=writing   |
|   REG[ 4]   |   Value=28657   |   Status=writing   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 882
--------------------------------
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=writing   |
|   REG[ 4]   |   Value=28657   |   Status=writing   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 883
--------------------------------
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=writing   |
|   REG[ 4]   |   Value=28657   |   Status=writing   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 884
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=writing   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 885
--------------------------------
Writeback      : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 886
--------------------------------
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=writing   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 887
--------------------------------
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=writing   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 888
--------------------------------
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=writing   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 889
--------------------------------
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=writing   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 890
--------------------------------
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=writing   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 891
--------------------------------
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=writing   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 892
--------------------------------
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=writing   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 893
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=writing   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 894
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 895
--------------------------------
Writeback      : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 896
--------------------------------
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 897
--------------------------------
EXa            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 898
--------------------------------
Exb 1          : 0048 blez R6, #0016
Fetch          : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 899
--------------------------------
Exb 2          : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 900
--------------------------------
Memory 1       : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=writing   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 901
--------------------------------
Memory 2       : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=writing   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 902
--------------------------------
Memory 3       : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=writing   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 903
--------------------------------
Memory 4       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=writing   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 904
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=writing   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 905
--------------------------------
Memory 2       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=writing   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 906
--------------------------------
Memory 3       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=writing   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 907
--------------------------------
Memory 4       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=writing   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 908
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 909
--------------------------------
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 910
--------------------------------
EXa            : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 911
--------------------------------
Exb 1          : 0020 bgez R2, #0028
Fetch          : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 912
--------------------------------
Exb 2          : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 913
--------------------------------
Memory 1       : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=writing   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 914
--------------------------------
Memory 2       : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=writing   |
|   REG[ 4]   |   Value=46368   |   Status=writing   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 915
--------------------------------
Memory 3       : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=writing   |
|   REG[ 4]   |   Value=46368   |   Status=writing   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 916
--------------------------------
Memory 4       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=writing   |
|   REG[ 4]   |   Value=46368   |   Status=writing   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 917
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=writing   |
|   REG[ 4]   |   Value=46368   |   Status=writing   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 918
--------------------------------
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=writing   |
|   REG[ 4]   |   Value=46368   |   Status=writing   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 919
--------------------------------
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=writing   |
|   REG[ 4]   |   Value=46368   |   Status=writing   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 920
--------------------------------
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=writing   |
|   REG[ 4]   |   Value=46368   |   Status=writing   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 921
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=writing   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 922
--------------------------------
Writeback      : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 923
--------------------------------
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=writing   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 924
--------------------------------
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=writing   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 925
--------------------------------
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=writing   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 926
--------------------------------
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=writing   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 927
--------------------------------
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=writing   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 928
--------------------------------
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=writing   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 929
--------------------------------
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=writing   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 930
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=writing   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 931
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 932
--------------------------------
Writeback      : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 933
--------------------------------
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 934
--------------------------------
EXa            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 935
--------------------------------
Exb 1          : 0048 blez R6, #0016
Fetch          : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 936
--------------------------------
Exb 2          : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 937
--------------------------------
Memory 1       : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=writing   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 938
--------------------------------
Memory 2       : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=writing   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 939
--------------------------------
Memory 3       : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=writing   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 940
--------------------------------
Memory 4       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=writing   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 941
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=writing   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 942
--------------------------------
Memory 2       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=writing   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 943
--------------------------------
Memory 3       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=writing   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 944
--------------------------------
Memory 4       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=writing   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 945
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 946
--------------------------------
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 947
--------------------------------
EXa            : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 948
--------------------------------
Exb 1          : 0020 bgez R2, #0028
Fetch          : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 949
--------------------------------
Exb 2          : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 950
--------------------------------
Memory 1       : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=writing   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 951
--------------------------------
Memory 2       : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=writing   |
|   REG[ 4]   |   Value=75025   |   Status=writing   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 952
--------------------------------
Memory 3       : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=writing   |
|   REG[ 4]   |   Value=75025   |   Status=writing   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 953
--------------------------------
Memory 4       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=writing   |
|   REG[ 4]   |   Value=75025   |   Status=writing   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 954
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=writing   |
|   REG[ 4]   |   Value=75025   |   Status=writing   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 955
--------------------------------
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=writing   |
|   REG[ 4]   |   Value=75025   |   Status=writing   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 956
--------------------------------
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=writing   |
|   REG[ 4]   |   Value=75025   |   Status=writing   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 957
--------------------------------
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=writing   |
|   REG[ 4]   |   Value=75025   |   Status=writing   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 958
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=writing   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 959
--------------------------------
Writeback      : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 960
--------------------------------
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=writing   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 961
--------------------------------
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=writing   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 962
--------------------------------
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=writing   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 963
--------------------------------
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=writing   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 964
--------------------------------
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=writing   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 965
--------------------------------
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=writing   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 966
--------------------------------
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=writing   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 967
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=writing   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 968
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 969
--------------------------------
Writeback      : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 970
--------------------------------
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 971
--------------------------------
EXa            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 972
--------------------------------
Exb 1          : 0048 blez R6, #0016
Fetch          : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 973
--------------------------------
Exb 2          : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 974
--------------------------------
Memory 1       : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=writing   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 975
--------------------------------
Memory 2       : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=writing   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 976
--------------------------------
Memory 3       : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=writing   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 977
--------------------------------
Memory 4       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=writing   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 978
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=writing   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 979
--------------------------------
Memory 2       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=writing   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 980
--------------------------------
Memory 3       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=writing   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 981
--------------------------------
Memory 4       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=writing   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 982
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 983
--------------------------------
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 984
--------------------------------
EXa            : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 985
--------------------------------
Exb 1          : 0020 bgez R2, #0028
Fetch          : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 986
--------------------------------
Exb 2          : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 987
--------------------------------
Memory 1       : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=writing   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 988
--------------------------------
Memory 2       : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=writing   |
|   REG[ 4]   |   Value=121393   |   Status=writing   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 989
--------------------------------
Memory 3       : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=writing   |
|   REG[ 4]   |   Value=121393   |   Status=writing   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 990
--------------------------------
Memory 4       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=writing   |
|   REG[ 4]   |   Value=121393   |   Status=writing   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 991
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=writing   |
|   REG[ 4]   |   Value=121393   |   Status=writing   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 992
--------------------------------
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=writing   |
|   REG[ 4]   |   Value=121393   |   Status=writing   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 993
--------------------------------
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=writing   |
|   REG[ 4]   |   Value=121393   |   Status=writing   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 994
--------------------------------
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=writing   |
|   REG[ 4]   |   Value=121393   |   Status=writing   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 995
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=writing   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 996
--------------------------------
Writeback      : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 997
--------------------------------
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=writing   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 998
--------------------------------
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=writing   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 999
--------------------------------
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=writing   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1000
--------------------------------
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=writing   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1001
--------------------------------
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=writing   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1002
--------------------------------
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=writing   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1003
--------------------------------
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=writing   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1004
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=writing   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1005
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1006
--------------------------------
Writeback      : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1007
--------------------------------
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1008
--------------------------------
EXa            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1009
--------------------------------
Exb 1          : 0048 blez R6, #0016
Fetch          : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1010
--------------------------------
Exb 2          : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1011
--------------------------------
Memory 1       : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=writing   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1012
--------------------------------
Memory 2       : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=writing   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1013
--------------------------------
Memory 3       : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=writing   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1014
--------------------------------
Memory 4       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=writing   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1015
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=writing   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1016
--------------------------------
Memory 2       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=writing   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1017
--------------------------------
Memory 3       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=writing   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1018
--------------------------------
Memory 4       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=writing   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1019
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1020
--------------------------------
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1021
--------------------------------
EXa            : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1022
--------------------------------
Exb 1          : 0020 bgez R2, #0028
Fetch          : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1023
--------------------------------
Exb 2          : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1024
--------------------------------
Memory 1       : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=writing   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1025
--------------------------------
Memory 2       : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=writing   |
|   REG[ 4]   |   Value=196418   |   Status=writing   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1026
--------------------------------
Memory 3       : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=writing   |
|   REG[ 4]   |   Value=196418   |   Status=writing   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1027
--------------------------------
Memory 4       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=writing   |
|   REG[ 4]   |   Value=196418   |   Status=writing   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1028
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=writing   |
|   REG[ 4]   |   Value=196418   |   Status=writing   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1029
--------------------------------
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=writing   |
|   REG[ 4]   |   Value=196418   |   Status=writing   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1030
--------------------------------
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=writing   |
|   REG[ 4]   |   Value=196418   |   Status=writing   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1031
--------------------------------
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=writing   |
|   REG[ 4]   |   Value=196418   |   Status=writing   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1032
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=writing   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1033
--------------------------------
Writeback      : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1034
--------------------------------
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=writing   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1035
--------------------------------
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=writing   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1036
--------------------------------
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=writing   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1037
--------------------------------
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=writing   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1038
--------------------------------
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=writing   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1039
--------------------------------
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=writing   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1040
--------------------------------
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=writing   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1041
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=writing   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1042
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1043
--------------------------------
Writeback      : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1044
--------------------------------
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1045
--------------------------------
EXa            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1046
--------------------------------
Exb 1          : 0048 blez R6, #0016
Fetch          : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1047
--------------------------------
Exb 2          : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1048
--------------------------------
Memory 1       : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=writing   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1049
--------------------------------
Memory 2       : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=writing   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1050
--------------------------------
Memory 3       : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=writing   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1051
--------------------------------
Memory 4       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=writing   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1052
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=writing   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1053
--------------------------------
Memory 2       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=writing   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1054
--------------------------------
Memory 3       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=writing   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1055
--------------------------------
Memory 4       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=writing   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1056
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1057
--------------------------------
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1058
--------------------------------
EXa            : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1059
--------------------------------
Exb 1          : 0020 bgez R2, #0028
Fetch          : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1060
--------------------------------
Exb 2          : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1061
--------------------------------
Memory 1       : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=writing   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1062
--------------------------------
Memory 2       : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=writing   |
|   REG[ 4]   |   Value=317811   |   Status=writing   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1063
--------------------------------
Memory 3       : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=writing   |
|   REG[ 4]   |   Value=317811   |   Status=writing   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1064
--------------------------------
Memory 4       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=writing   |
|   REG[ 4]   |   Value=317811   |   Status=writing   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1065
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=writing   |
|   REG[ 4]   |   Value=317811   |   Status=writing   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1066
--------------------------------
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=writing   |
|   REG[ 4]   |   Value=317811   |   Status=writing   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1067
--------------------------------
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=writing   |
|   REG[ 4]   |   Value=317811   |   Status=writing   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1068
--------------------------------
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=writing   |
|   REG[ 4]   |   Value=317811   |   Status=writing   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1069
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=writing   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1070
--------------------------------
Writeback      : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1071
--------------------------------
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=writing   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1072
--------------------------------
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=writing   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1073
--------------------------------
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=writing   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1074
--------------------------------
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=writing   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1075
--------------------------------
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=writing   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1076
--------------------------------
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=writing   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1077
--------------------------------
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=writing   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1078
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=writing   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1079
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1080
--------------------------------
Writeback      : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1081
--------------------------------
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1082
--------------------------------
EXa            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1083
--------------------------------
Exb 1          : 0048 blez R6, #0016
Fetch          : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1084
--------------------------------
Exb 2          : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1085
--------------------------------
Memory 1       : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=writing   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1086
--------------------------------
Memory 2       : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=writing   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1087
--------------------------------
Memory 3       : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=writing   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1088
--------------------------------
Memory 4       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=writing   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1089
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=writing   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1090
--------------------------------
Memory 2       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=writing   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1091
--------------------------------
Memory 3       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=writing   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1092
--------------------------------
Memory 4       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=writing   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1093
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1094
--------------------------------
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1095
--------------------------------
EXa            : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1096
--------------------------------
Exb 1          : 0020 bgez R2, #0028
Fetch          : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1097
--------------------------------
Exb 2          : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1098
--------------------------------
Memory 1       : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=writing   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1099
--------------------------------
Memory 2       : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=writing   |
|   REG[ 4]   |   Value=514229   |   Status=writing   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1100
--------------------------------
Memory 3       : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=writing   |
|   REG[ 4]   |   Value=514229   |   Status=writing   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1101
--------------------------------
Memory 4       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=writing   |
|   REG[ 4]   |   Value=514229   |   Status=writing   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1102
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=writing   |
|   REG[ 4]   |   Value=514229   |   Status=writing   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1103
--------------------------------
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=writing   |
|   REG[ 4]   |   Value=514229   |   Status=writing   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1104
--------------------------------
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=writing   |
|   REG[ 4]   |   Value=514229   |   Status=writing   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1105
--------------------------------
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=writing   |
|   REG[ 4]   |   Value=514229   |   Status=writing   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1106
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=writing   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1107
--------------------------------
Writeback      : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1108
--------------------------------
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=writing   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1109
--------------------------------
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=writing   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1110
--------------------------------
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=writing   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1111
--------------------------------
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=writing   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1112
--------------------------------
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=writing   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1113
--------------------------------
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=writing   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1114
--------------------------------
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=writing   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1115
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=writing   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1116
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1117
--------------------------------
Writeback      : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1118
--------------------------------
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1119
--------------------------------
EXa            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1120
--------------------------------
Exb 1          : 0048 blez R6, #0016
Fetch          : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1121
--------------------------------
Exb 2          : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1122
--------------------------------
Memory 1       : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=writing   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1123
--------------------------------
Memory 2       : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=writing   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1124
--------------------------------
Memory 3       : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=writing   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1125
--------------------------------
Memory 4       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=writing   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1126
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=writing   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1127
--------------------------------
Memory 2       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=writing   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1128
--------------------------------
Memory 3       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=writing   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1129
--------------------------------
Memory 4       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=writing   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1130
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1131
--------------------------------
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1132
--------------------------------
EXa            : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1133
--------------------------------
Exb 1          : 0020 bgez R2, #0028
Fetch          : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1134
--------------------------------
Exb 2          : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1135
--------------------------------
Memory 1       : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=writing   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1136
--------------------------------
Memory 2       : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=writing   |
|   REG[ 4]   |   Value=832040   |   Status=writing   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1137
--------------------------------
Memory 3       : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=writing   |
|   REG[ 4]   |   Value=832040   |   Status=writing   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1138
--------------------------------
Memory 4       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=writing   |
|   REG[ 4]   |   Value=832040   |   Status=writing   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1139
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=writing   |
|   REG[ 4]   |   Value=832040   |   Status=writing   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1140
--------------------------------
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=writing   |
|   REG[ 4]   |   Value=832040   |   Status=writing   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1141
--------------------------------
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=writing   |
|   REG[ 4]   |   Value=832040   |   Status=writing   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1142
--------------------------------
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=writing   |
|   REG[ 4]   |   Value=832040   |   Status=writing   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1143
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=writing   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1144
--------------------------------
Writeback      : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1145
--------------------------------
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=writing   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1146
--------------------------------
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=writing   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1147
--------------------------------
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=writing   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1148
--------------------------------
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=writing   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1149
--------------------------------
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=writing   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1150
--------------------------------
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=writing   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1151
--------------------------------
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=writing   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1152
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=writing   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1153
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1154
--------------------------------
Writeback      : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1155
--------------------------------
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1156
--------------------------------
EXa            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1157
--------------------------------
Exb 1          : 0048 blez R6, #0016
Fetch          : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1158
--------------------------------
Exb 2          : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1159
--------------------------------
Memory 1       : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=writing   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1160
--------------------------------
Memory 2       : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=writing   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1161
--------------------------------
Memory 3       : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=writing   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1162
--------------------------------
Memory 4       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=writing   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1163
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=writing   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1164
--------------------------------
Memory 2       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=writing   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1165
--------------------------------
Memory 3       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=writing   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1166
--------------------------------
Memory 4       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=writing   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1167
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1168
--------------------------------
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1169
--------------------------------
EXa            : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1170
--------------------------------
Exb 1          : 0020 bgez R2, #0028
Fetch          : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1171
--------------------------------
Exb 2          : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1172
--------------------------------
Memory 1       : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=writing   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1173
--------------------------------
Memory 2       : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=writing   |
|   REG[ 4]   |   Value=1346269   |   Status=writing   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1174
--------------------------------
Memory 3       : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=writing   |
|   REG[ 4]   |   Value=1346269   |   Status=writing   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1175
--------------------------------
Memory 4       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=writing   |
|   REG[ 4]   |   Value=1346269   |   Status=writing   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1176
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=writing   |
|   REG[ 4]   |   Value=1346269   |   Status=writing   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1177
--------------------------------
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=writing   |
|   REG[ 4]   |   Value=1346269   |   Status=writing   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1178
--------------------------------
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=writing   |
|   REG[ 4]   |   Value=1346269   |   Status=writing   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1179
--------------------------------
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=writing   |
|   REG[ 4]   |   Value=1346269   |   Status=writing   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1180
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=writing   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1181
--------------------------------
Writeback      : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1182
--------------------------------
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=writing   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1183
--------------------------------
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=writing   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1184
--------------------------------
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=writing   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1185
--------------------------------
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=writing   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1186
--------------------------------
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=writing   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1187
--------------------------------
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=writing   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1188
--------------------------------
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=writing   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1189
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=writing   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1190
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1191
--------------------------------
Writeback      : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1192
--------------------------------
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1193
--------------------------------
EXa            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1194
--------------------------------
Exb 1          : 0048 blez R6, #0016
Fetch          : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1195
--------------------------------
Exb 2          : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1196
--------------------------------
Memory 1       : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=writing   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1197
--------------------------------
Memory 2       : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=writing   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1198
--------------------------------
Memory 3       : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=writing   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1199
--------------------------------
Memory 4       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=writing   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1200
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=writing   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1201
--------------------------------
Memory 2       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=writing   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1202
--------------------------------
Memory 3       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=writing   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1203
--------------------------------
Memory 4       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=writing   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1204
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1205
--------------------------------
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1206
--------------------------------
EXa            : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1207
--------------------------------
Exb 1          : 0020 bgez R2, #0028
Fetch          : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1208
--------------------------------
Exb 2          : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1209
--------------------------------
Memory 1       : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=writing   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1210
--------------------------------
Memory 2       : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=writing   |
|   REG[ 4]   |   Value=2178309   |   Status=writing   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1211
--------------------------------
Memory 3       : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=writing   |
|   REG[ 4]   |   Value=2178309   |   Status=writing   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1212
--------------------------------
Memory 4       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=writing   |
|   REG[ 4]   |   Value=2178309   |   Status=writing   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1213
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=writing   |
|   REG[ 4]   |   Value=2178309   |   Status=writing   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1214
--------------------------------
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=writing   |
|   REG[ 4]   |   Value=2178309   |   Status=writing   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1215
--------------------------------
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=writing   |
|   REG[ 4]   |   Value=2178309   |   Status=writing   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1216
--------------------------------
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=writing   |
|   REG[ 4]   |   Value=2178309   |   Status=writing   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1217
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=writing   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1218
--------------------------------
Writeback      : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1219
--------------------------------
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=writing   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1220
--------------------------------
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=writing   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1221
--------------------------------
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=writing   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1222
--------------------------------
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=writing   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1223
--------------------------------
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=writing   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1224
--------------------------------
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=writing   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1225
--------------------------------
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=writing   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1226
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=writing   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1227
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1228
--------------------------------
Writeback      : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1229
--------------------------------
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1230
--------------------------------
EXa            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1231
--------------------------------
Exb 1          : 0048 blez R6, #0016
Fetch          : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1232
--------------------------------
Exb 2          : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1233
--------------------------------
Memory 1       : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=writing   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1234
--------------------------------
Memory 2       : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=writing   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1235
--------------------------------
Memory 3       : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=writing   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1236
--------------------------------
Memory 4       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=writing   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1237
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=writing   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1238
--------------------------------
Memory 2       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=writing   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1239
--------------------------------
Memory 3       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=writing   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1240
--------------------------------
Memory 4       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=writing   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1241
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1242
--------------------------------
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1243
--------------------------------
EXa            : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1244
--------------------------------
Exb 1          : 0020 bgez R2, #0028
Fetch          : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1245
--------------------------------
Exb 2          : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1246
--------------------------------
Memory 1       : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=writing   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1247
--------------------------------
Memory 2       : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=writing   |
|   REG[ 4]   |   Value=3524578   |   Status=writing   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1248
--------------------------------
Memory 3       : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=writing   |
|   REG[ 4]   |   Value=3524578   |   Status=writing   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1249
--------------------------------
Memory 4       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=writing   |
|   REG[ 4]   |   Value=3524578   |   Status=writing   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1250
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=writing   |
|   REG[ 4]   |   Value=3524578   |   Status=writing   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1251
--------------------------------
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=writing   |
|   REG[ 4]   |   Value=3524578   |   Status=writing   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1252
--------------------------------
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=writing   |
|   REG[ 4]   |   Value=3524578   |   Status=writing   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1253
--------------------------------
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=writing   |
|   REG[ 4]   |   Value=3524578   |   Status=writing   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1254
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=writing   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1255
--------------------------------
Writeback      : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1256
--------------------------------
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=writing   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1257
--------------------------------
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=writing   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1258
--------------------------------
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=writing   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1259
--------------------------------
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=writing   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1260
--------------------------------
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=writing   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1261
--------------------------------
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=writing   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1262
--------------------------------
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=writing   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1263
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=writing   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1264
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1265
--------------------------------
Writeback      : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1266
--------------------------------
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1267
--------------------------------
EXa            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1268
--------------------------------
Exb 1          : 0048 blez R6, #0016
Fetch          : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1269
--------------------------------
Exb 2          : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1270
--------------------------------
Memory 1       : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=writing   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1271
--------------------------------
Memory 2       : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=writing   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1272
--------------------------------
Memory 3       : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=writing   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1273
--------------------------------
Memory 4       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=writing   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1274
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=writing   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1275
--------------------------------
Memory 2       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=writing   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1276
--------------------------------
Memory 3       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=writing   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1277
--------------------------------
Memory 4       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=writing   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1278
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1279
--------------------------------
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1280
--------------------------------
EXa            : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1281
--------------------------------
Exb 1          : 0020 bgez R2, #0028
Fetch          : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1282
--------------------------------
Exb 2          : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1283
--------------------------------
Memory 1       : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=writing   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1284
--------------------------------
Memory 2       : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=writing   |
|   REG[ 4]   |   Value=5702887   |   Status=writing   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1285
--------------------------------
Memory 3       : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=writing   |
|   REG[ 4]   |   Value=5702887   |   Status=writing   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1286
--------------------------------
Memory 4       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=writing   |
|   REG[ 4]   |   Value=5702887   |   Status=writing   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1287
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=writing   |
|   REG[ 4]   |   Value=5702887   |   Status=writing   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1288
--------------------------------
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=writing   |
|   REG[ 4]   |   Value=5702887   |   Status=writing   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1289
--------------------------------
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=writing   |
|   REG[ 4]   |   Value=5702887   |   Status=writing   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1290
--------------------------------
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=writing   |
|   REG[ 4]   |   Value=5702887   |   Status=writing   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1291
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=writing   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1292
--------------------------------
Writeback      : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1293
--------------------------------
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=writing   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1294
--------------------------------
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=writing   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1295
--------------------------------
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=writing   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1296
--------------------------------
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=writing   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1297
--------------------------------
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=writing   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1298
--------------------------------
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=writing   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1299
--------------------------------
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=writing   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1300
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=writing   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1301
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1302
--------------------------------
Writeback      : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1303
--------------------------------
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1304
--------------------------------
EXa            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1305
--------------------------------
Exb 1          : 0048 blez R6, #0016
Fetch          : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1306
--------------------------------
Exb 2          : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1307
--------------------------------
Memory 1       : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=writing   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1308
--------------------------------
Memory 2       : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=writing   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1309
--------------------------------
Memory 3       : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=writing   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1310
--------------------------------
Memory 4       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=writing   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1311
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=writing   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1312
--------------------------------
Memory 2       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=writing   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1313
--------------------------------
Memory 3       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=writing   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1314
--------------------------------
Memory 4       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=writing   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1315
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1316
--------------------------------
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1317
--------------------------------
EXa            : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1318
--------------------------------
Exb 1          : 0020 bgez R2, #0028
Fetch          : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1319
--------------------------------
Exb 2          : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1320
--------------------------------
Memory 1       : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=writing   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1321
--------------------------------
Memory 2       : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=writing   |
|   REG[ 4]   |   Value=9227465   |   Status=writing   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1322
--------------------------------
Memory 3       : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=writing   |
|   REG[ 4]   |   Value=9227465   |   Status=writing   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1323
--------------------------------
Memory 4       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=writing   |
|   REG[ 4]   |   Value=9227465   |   Status=writing   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1324
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=writing   |
|   REG[ 4]   |   Value=9227465   |   Status=writing   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1325
--------------------------------
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=writing   |
|   REG[ 4]   |   Value=9227465   |   Status=writing   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1326
--------------------------------
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=writing   |
|   REG[ 4]   |   Value=9227465   |   Status=writing   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1327
--------------------------------
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=writing   |
|   REG[ 4]   |   Value=9227465   |   Status=writing   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1328
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=writing   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1329
--------------------------------
Writeback      : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1330
--------------------------------
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=writing   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1331
--------------------------------
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=writing   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1332
--------------------------------
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=writing   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1333
--------------------------------
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=writing   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1334
--------------------------------
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=writing   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1335
--------------------------------
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=writing   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1336
--------------------------------
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=writing   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1337
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=writing   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1338
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1339
--------------------------------
Writeback      : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1340
--------------------------------
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1341
--------------------------------
EXa            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1342
--------------------------------
Exb 1          : 0048 blez R6, #0016
Fetch          : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1343
--------------------------------
Exb 2          : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1344
--------------------------------
Memory 1       : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=writing   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1345
--------------------------------
Memory 2       : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=writing   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1346
--------------------------------
Memory 3       : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=writing   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1347
--------------------------------
Memory 4       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=writing   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1348
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=writing   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1349
--------------------------------
Memory 2       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=writing   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1350
--------------------------------
Memory 3       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=writing   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1351
--------------------------------
Memory 4       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=writing   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1352
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1353
--------------------------------
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1354
--------------------------------
EXa            : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1355
--------------------------------
Exb 1          : 0020 bgez R2, #0028
Fetch          : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1356
--------------------------------
Exb 2          : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1357
--------------------------------
Memory 1       : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=writing   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1358
--------------------------------
Memory 2       : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=writing   |
|   REG[ 4]   |   Value=14930352   |   Status=writing   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1359
--------------------------------
Memory 3       : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=writing   |
|   REG[ 4]   |   Value=14930352   |   Status=writing   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1360
--------------------------------
Memory 4       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=writing   |
|   REG[ 4]   |   Value=14930352   |   Status=writing   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1361
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=writing   |
|   REG[ 4]   |   Value=14930352   |   Status=writing   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1362
--------------------------------
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=writing   |
|   REG[ 4]   |   Value=14930352   |   Status=writing   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1363
--------------------------------
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=writing   |
|   REG[ 4]   |   Value=14930352   |   Status=writing   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1364
--------------------------------
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=writing   |
|   REG[ 4]   |   Value=14930352   |   Status=writing   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1365
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=writing   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1366
--------------------------------
Writeback      : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1367
--------------------------------
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=writing   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1368
--------------------------------
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=writing   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1369
--------------------------------
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=writing   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1370
--------------------------------
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=writing   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1371
--------------------------------
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=writing   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1372
--------------------------------
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=writing   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1373
--------------------------------
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=writing   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1374
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=writing   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1375
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1376
--------------------------------
Writeback      : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1377
--------------------------------
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1378
--------------------------------
EXa            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1379
--------------------------------
Exb 1          : 0048 blez R6, #0016
Fetch          : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1380
--------------------------------
Exb 2          : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1381
--------------------------------
Memory 1       : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=writing   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1382
--------------------------------
Memory 2       : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=writing   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1383
--------------------------------
Memory 3       : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=writing   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1384
--------------------------------
Memory 4       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=writing   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1385
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=writing   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1386
--------------------------------
Memory 2       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=writing   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1387
--------------------------------
Memory 3       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=writing   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1388
--------------------------------
Memory 4       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=writing   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1389
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1390
--------------------------------
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1391
--------------------------------
EXa            : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1392
--------------------------------
Exb 1          : 0020 bgez R2, #0028
Fetch          : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1393
--------------------------------
Exb 2          : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1394
--------------------------------
Memory 1       : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=writing   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1395
--------------------------------
Memory 2       : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=writing   |
|   REG[ 4]   |   Value=24157817   |   Status=writing   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1396
--------------------------------
Memory 3       : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=writing   |
|   REG[ 4]   |   Value=24157817   |   Status=writing   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1397
--------------------------------
Memory 4       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=writing   |
|   REG[ 4]   |   Value=24157817   |   Status=writing   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1398
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=writing   |
|   REG[ 4]   |   Value=24157817   |   Status=writing   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1399
--------------------------------
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=writing   |
|   REG[ 4]   |   Value=24157817   |   Status=writing   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1400
--------------------------------
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=writing   |
|   REG[ 4]   |   Value=24157817   |   Status=writing   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1401
--------------------------------
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=writing   |
|   REG[ 4]   |   Value=24157817   |   Status=writing   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1402
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=writing   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1403
--------------------------------
Writeback      : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1404
--------------------------------
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=writing   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1405
--------------------------------
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=writing   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1406
--------------------------------
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=writing   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1407
--------------------------------
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=writing   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1408
--------------------------------
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=writing   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1409
--------------------------------
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=writing   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1410
--------------------------------
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=writing   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1411
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=writing   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1412
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1413
--------------------------------
Writeback      : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1414
--------------------------------
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1415
--------------------------------
EXa            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1416
--------------------------------
Exb 1          : 0048 blez R6, #0016
Fetch          : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1417
--------------------------------
Exb 2          : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1418
--------------------------------
Memory 1       : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=writing   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1419
--------------------------------
Memory 2       : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=writing   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1420
--------------------------------
Memory 3       : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=writing   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1421
--------------------------------
Memory 4       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=writing   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1422
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=writing   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1423
--------------------------------
Memory 2       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=writing   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1424
--------------------------------
Memory 3       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=writing   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1425
--------------------------------
Memory 4       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=writing   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1426
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1427
--------------------------------
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1428
--------------------------------
EXa            : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1429
--------------------------------
Exb 1          : 0020 bgez R2, #0028
Fetch          : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1430
--------------------------------
Exb 2          : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1431
--------------------------------
Memory 1       : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=writing   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1432
--------------------------------
Memory 2       : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=writing   |
|   REG[ 4]   |   Value=39088169   |   Status=writing   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1433
--------------------------------
Memory 3       : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=writing   |
|   REG[ 4]   |   Value=39088169   |   Status=writing   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1434
--------------------------------
Memory 4       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=writing   |
|   REG[ 4]   |   Value=39088169   |   Status=writing   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1435
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=writing   |
|   REG[ 4]   |   Value=39088169   |   Status=writing   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1436
--------------------------------
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=writing   |
|   REG[ 4]   |   Value=39088169   |   Status=writing   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1437
--------------------------------
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=writing   |
|   REG[ 4]   |   Value=39088169   |   Status=writing   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1438
--------------------------------
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=writing   |
|   REG[ 4]   |   Value=39088169   |   Status=writing   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1439
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=writing   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1440
--------------------------------
Writeback      : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1441
--------------------------------
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=writing   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1442
--------------------------------
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=writing   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1443
--------------------------------
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=writing   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1444
--------------------------------
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=writing   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1445
--------------------------------
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=writing   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1446
--------------------------------
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=writing   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1447
--------------------------------
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=writing   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1448
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=writing   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1449
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1450
--------------------------------
Writeback      : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1451
--------------------------------
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1452
--------------------------------
EXa            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1453
--------------------------------
Exb 1          : 0048 blez R6, #0016
Fetch          : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1454
--------------------------------
Exb 2          : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1455
--------------------------------
Memory 1       : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=writing   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1456
--------------------------------
Memory 2       : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=writing   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1457
--------------------------------
Memory 3       : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=writing   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1458
--------------------------------
Memory 4       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=writing   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1459
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=writing   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1460
--------------------------------
Memory 2       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=writing   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1461
--------------------------------
Memory 3       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=writing   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1462
--------------------------------
Memory 4       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=writing   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1463
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1464
--------------------------------
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1465
--------------------------------
EXa            : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1466
--------------------------------
Exb 1          : 0020 bgez R2, #0028
Fetch          : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1467
--------------------------------
Exb 2          : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1468
--------------------------------
Memory 1       : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=writing   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1469
--------------------------------
Memory 2       : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=writing   |
|   REG[ 4]   |   Value=63245986   |   Status=writing   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1470
--------------------------------
Memory 3       : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=writing   |
|   REG[ 4]   |   Value=63245986   |   Status=writing   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1471
--------------------------------
Memory 4       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=writing   |
|   REG[ 4]   |   Value=63245986   |   Status=writing   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1472
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=writing   |
|   REG[ 4]   |   Value=63245986   |   Status=writing   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1473
--------------------------------
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=writing   |
|   REG[ 4]   |   Value=63245986   |   Status=writing   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1474
--------------------------------
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=writing   |
|   REG[ 4]   |   Value=63245986   |   Status=writing   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1475
--------------------------------
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=writing   |
|   REG[ 4]   |   Value=63245986   |   Status=writing   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1476
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=writing   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1477
--------------------------------
Writeback      : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1478
--------------------------------
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=writing   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1479
--------------------------------
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=writing   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1480
--------------------------------
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=writing   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1481
--------------------------------
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=writing   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1482
--------------------------------
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=writing   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1483
--------------------------------
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=writing   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1484
--------------------------------
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=writing   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1485
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=writing   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1486
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1487
--------------------------------
Writeback      : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1488
--------------------------------
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1489
--------------------------------
EXa            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1490
--------------------------------
Exb 1          : 0048 blez R6, #0016
Fetch          : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1491
--------------------------------
Exb 2          : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1492
--------------------------------
Memory 1       : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=writing   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1493
--------------------------------
Memory 2       : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=writing   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1494
--------------------------------
Memory 3       : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=writing   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1495
--------------------------------
Memory 4       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=writing   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1496
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=writing   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1497
--------------------------------
Memory 2       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=writing   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1498
--------------------------------
Memory 3       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=writing   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1499
--------------------------------
Memory 4       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=writing   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1500
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1501
--------------------------------
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1502
--------------------------------
EXa            : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1503
--------------------------------
Exb 1          : 0020 bgez R2, #0028
Fetch          : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1504
--------------------------------
Exb 2          : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1505
--------------------------------
Memory 1       : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=writing   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1506
--------------------------------
Memory 2       : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=writing   |
|   REG[ 4]   |   Value=102334155   |   Status=writing   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1507
--------------------------------
Memory 3       : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=writing   |
|   REG[ 4]   |   Value=102334155   |   Status=writing   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1508
--------------------------------
Memory 4       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=writing   |
|   REG[ 4]   |   Value=102334155   |   Status=writing   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1509
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=writing   |
|   REG[ 4]   |   Value=102334155   |   Status=writing   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1510
--------------------------------
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=writing   |
|   REG[ 4]   |   Value=102334155   |   Status=writing   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1511
--------------------------------
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=writing   |
|   REG[ 4]   |   Value=102334155   |   Status=writing   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1512
--------------------------------
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=writing   |
|   REG[ 4]   |   Value=102334155   |   Status=writing   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1513
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=writing   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1514
--------------------------------
Writeback      : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1515
--------------------------------
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=writing   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1516
--------------------------------
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=writing   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1517
--------------------------------
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=writing   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1518
--------------------------------
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=writing   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1519
--------------------------------
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=writing   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1520
--------------------------------
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=writing   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1521
--------------------------------
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=writing   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1522
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=writing   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1523
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1524
--------------------------------
Writeback      : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1525
--------------------------------
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1526
--------------------------------
EXa            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1527
--------------------------------
Exb 1          : 0048 blez R6, #0016
Fetch          : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1528
--------------------------------
Exb 2          : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1529
--------------------------------
Memory 1       : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=writing   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1530
--------------------------------
Memory 2       : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=writing   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1531
--------------------------------
Memory 3       : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=writing   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1532
--------------------------------
Memory 4       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=writing   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1533
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=writing   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1534
--------------------------------
Memory 2       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=writing   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1535
--------------------------------
Memory 3       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=writing   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1536
--------------------------------
Memory 4       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=writing   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1537
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1538
--------------------------------
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1539
--------------------------------
EXa            : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1540
--------------------------------
Exb 1          : 0020 bgez R2, #0028
Fetch          : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1541
--------------------------------
Exb 2          : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1542
--------------------------------
Memory 1       : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=writing   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1543
--------------------------------
Memory 2       : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=writing   |
|   REG[ 4]   |   Value=165580141   |   Status=writing   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1544
--------------------------------
Memory 3       : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=writing   |
|   REG[ 4]   |   Value=165580141   |   Status=writing   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1545
--------------------------------
Memory 4       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=writing   |
|   REG[ 4]   |   Value=165580141   |   Status=writing   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1546
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=writing   |
|   REG[ 4]   |   Value=165580141   |   Status=writing   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1547
--------------------------------
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=writing   |
|   REG[ 4]   |   Value=165580141   |   Status=writing   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1548
--------------------------------
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=writing   |
|   REG[ 4]   |   Value=165580141   |   Status=writing   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1549
--------------------------------
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=writing   |
|   REG[ 4]   |   Value=165580141   |   Status=writing   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1550
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=writing   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1551
--------------------------------
Writeback      : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1552
--------------------------------
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=writing   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1553
--------------------------------
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=writing   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1554
--------------------------------
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=writing   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1555
--------------------------------
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=writing   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1556
--------------------------------
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=writing   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1557
--------------------------------
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=writing   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1558
--------------------------------
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=writing   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1559
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=writing   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1560
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1561
--------------------------------
Writeback      : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1562
--------------------------------
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1563
--------------------------------
EXa            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1564
--------------------------------
Exb 1          : 0048 blez R6, #0016
Fetch          : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1565
--------------------------------
Exb 2          : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1566
--------------------------------
Memory 1       : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=writing   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1567
--------------------------------
Memory 2       : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=writing   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1568
--------------------------------
Memory 3       : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=writing   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1569
--------------------------------
Memory 4       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=writing   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1570
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=writing   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1571
--------------------------------
Memory 2       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=writing   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1572
--------------------------------
Memory 3       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=writing   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1573
--------------------------------
Memory 4       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=writing   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1574
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1575
--------------------------------
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1576
--------------------------------
EXa            : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1577
--------------------------------
Exb 1          : 0020 bgez R2, #0028
Fetch          : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1578
--------------------------------
Exb 2          : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1579
--------------------------------
Memory 1       : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=writing   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1580
--------------------------------
Memory 2       : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=writing   |
|   REG[ 4]   |   Value=267914296   |   Status=writing   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1581
--------------------------------
Memory 3       : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=writing   |
|   REG[ 4]   |   Value=267914296   |   Status=writing   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1582
--------------------------------
Memory 4       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=writing   |
|   REG[ 4]   |   Value=267914296   |   Status=writing   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1583
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=writing   |
|   REG[ 4]   |   Value=267914296   |   Status=writing   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1584
--------------------------------
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=writing   |
|   REG[ 4]   |   Value=267914296   |   Status=writing   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1585
--------------------------------
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=writing   |
|   REG[ 4]   |   Value=267914296   |   Status=writing   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1586
--------------------------------
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=writing   |
|   REG[ 4]   |   Value=267914296   |   Status=writing   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1587
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=writing   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1588
--------------------------------
Writeback      : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1589
--------------------------------
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=writing   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1590
--------------------------------
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=writing   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1591
--------------------------------
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=writing   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1592
--------------------------------
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=writing   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1593
--------------------------------
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=writing   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1594
--------------------------------
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=writing   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1595
--------------------------------
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=writing   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1596
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=writing   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1597
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1598
--------------------------------
Writeback      : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1599
--------------------------------
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1600
--------------------------------
EXa            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1601
--------------------------------
Exb 1          : 0048 blez R6, #0016
Fetch          : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1602
--------------------------------
Exb 2          : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1603
--------------------------------
Memory 1       : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=writing   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1604
--------------------------------
Memory 2       : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=writing   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1605
--------------------------------
Memory 3       : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=writing   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1606
--------------------------------
Memory 4       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=writing   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1607
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=writing   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1608
--------------------------------
Memory 2       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=writing   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1609
--------------------------------
Memory 3       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=writing   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1610
--------------------------------
Memory 4       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=writing   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1611
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1612
--------------------------------
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1613
--------------------------------
EXa            : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1614
--------------------------------
Exb 1          : 0020 bgez R2, #0028
Fetch          : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1615
--------------------------------
Exb 2          : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1616
--------------------------------
Memory 1       : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=writing   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1617
--------------------------------
Memory 2       : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=writing   |
|   REG[ 4]   |   Value=433494437   |   Status=writing   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1618
--------------------------------
Memory 3       : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=writing   |
|   REG[ 4]   |   Value=433494437   |   Status=writing   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1619
--------------------------------
Memory 4       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=writing   |
|   REG[ 4]   |   Value=433494437   |   Status=writing   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1620
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=writing   |
|   REG[ 4]   |   Value=433494437   |   Status=writing   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1621
--------------------------------
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=writing   |
|   REG[ 4]   |   Value=433494437   |   Status=writing   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1622
--------------------------------
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=writing   |
|   REG[ 4]   |   Value=433494437   |   Status=writing   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1623
--------------------------------
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=writing   |
|   REG[ 4]   |   Value=433494437   |   Status=writing   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1624
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=writing   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1625
--------------------------------
Writeback      : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1626
--------------------------------
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=writing   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1627
--------------------------------
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=writing   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1628
--------------------------------
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=writing   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1629
--------------------------------
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=writing   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1630
--------------------------------
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=writing   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1631
--------------------------------
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=writing   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1632
--------------------------------
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=writing   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1633
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=writing   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1634
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1635
--------------------------------
Writeback      : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1636
--------------------------------
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1637
--------------------------------
EXa            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1638
--------------------------------
Exb 1          : 0048 blez R6, #0016
Fetch          : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1639
--------------------------------
Exb 2          : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1640
--------------------------------
Memory 1       : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=writing   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1641
--------------------------------
Memory 2       : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=writing   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1642
--------------------------------
Memory 3       : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=writing   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1643
--------------------------------
Memory 4       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=writing   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1644
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=writing   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1645
--------------------------------
Memory 2       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=writing   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1646
--------------------------------
Memory 3       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=writing   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1647
--------------------------------
Memory 4       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=writing   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1648
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1649
--------------------------------
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1650
--------------------------------
EXa            : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1651
--------------------------------
Exb 1          : 0020 bgez R2, #0028
Fetch          : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1652
--------------------------------
Exb 2          : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1653
--------------------------------
Memory 1       : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=writing   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1654
--------------------------------
Memory 2       : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=writing   |
|   REG[ 4]   |   Value=701408733   |   Status=writing   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1655
--------------------------------
Memory 3       : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=writing   |
|   REG[ 4]   |   Value=701408733   |   Status=writing   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1656
--------------------------------
Memory 4       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=writing   |
|   REG[ 4]   |   Value=701408733   |   Status=writing   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1657
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=writing   |
|   REG[ 4]   |   Value=701408733   |   Status=writing   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1658
--------------------------------
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=writing   |
|   REG[ 4]   |   Value=701408733   |   Status=writing   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1659
--------------------------------
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=writing   |
|   REG[ 4]   |   Value=701408733   |   Status=writing   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1660
--------------------------------
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=writing   |
|   REG[ 4]   |   Value=701408733   |   Status=writing   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1661
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=writing   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1662
--------------------------------
Writeback      : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1663
--------------------------------
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=writing   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1664
--------------------------------
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=writing   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1665
--------------------------------
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=writing   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1666
--------------------------------
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=writing   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1667
--------------------------------
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=writing   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1668
--------------------------------
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=writing   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1669
--------------------------------
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=writing   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1670
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=writing   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1671
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1672
--------------------------------
Writeback      : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1673
--------------------------------
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1674
--------------------------------
EXa            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1675
--------------------------------
Exb 1          : 0048 blez R6, #0016
Fetch          : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1676
--------------------------------
Exb 2          : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1677
--------------------------------
Memory 1       : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=writing   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1678
--------------------------------
Memory 2       : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=writing   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1679
--------------------------------
Memory 3       : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=writing   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1680
--------------------------------
Memory 4       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=writing   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1681
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=writing   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1682
--------------------------------
Memory 2       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=writing   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1683
--------------------------------
Memory 3       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=writing   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1684
--------------------------------
Memory 4       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=writing   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1685
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1686
--------------------------------
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1687
--------------------------------
EXa            : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1688
--------------------------------
Exb 1          : 0020 bgez R2, #0028
Fetch          : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1689
--------------------------------
Exb 2          : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1690
--------------------------------
Memory 1       : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=writing   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1691
--------------------------------
Memory 2       : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=writing   |
|   REG[ 4]   |   Value=1134903170   |   Status=writing   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1692
--------------------------------
Memory 3       : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=writing   |
|   REG[ 4]   |   Value=1134903170   |   Status=writing   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1693
--------------------------------
Memory 4       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=writing   |
|   REG[ 4]   |   Value=1134903170   |   Status=writing   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1694
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=writing   |
|   REG[ 4]   |   Value=1134903170   |   Status=writing   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1695
--------------------------------
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=writing   |
|   REG[ 4]   |   Value=1134903170   |   Status=writing   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1696
--------------------------------
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=writing   |
|   REG[ 4]   |   Value=1134903170   |   Status=writing   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1697
--------------------------------
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=writing   |
|   REG[ 4]   |   Value=1134903170   |   Status=writing   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1698
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=writing   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1699
--------------------------------
Writeback      : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1700
--------------------------------
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1701
--------------------------------
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1702
--------------------------------
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1703
--------------------------------
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1704
--------------------------------
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1705
--------------------------------
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1706
--------------------------------
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1707
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1708
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1709
--------------------------------
Writeback      : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1710
--------------------------------
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1711
--------------------------------
EXa            : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1712
--------------------------------
Exb 1          : 0048 blez R6, #0016
Fetch          : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1713
--------------------------------
Exb 2          : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1714
--------------------------------
Memory 1       : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1715
--------------------------------
Memory 2       : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1716
--------------------------------
Memory 3       : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1717
--------------------------------
Memory 4       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1718
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1719
--------------------------------
Memory 2       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1720
--------------------------------
Memory 3       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1721
--------------------------------
Memory 4       : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1722
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=-1   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1723
--------------------------------
Decode         : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=-1   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1724
--------------------------------
EXa            : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=-1   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1725
--------------------------------
Exb 1          : 0020 bgez R2, #0028
Fetch          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=-1   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1726
--------------------------------
Exb 2          : 0020 bgez R2, #0028
Decode         : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=-1   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1727
--------------------------------
Memory 1       : 0020 bgez R2, #0028
EXa            : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=-1   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1728
--------------------------------
Memory 2       : 0020 bgez R2, #0028
Exb 1          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=-1   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1729
--------------------------------
Memory 3       : 0020 bgez R2, #0028
Exb 2          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=-1   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1730
--------------------------------
Memory 4       : 0020 bgez R2, #0028
Memory 1       : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=-1   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1731
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 2       : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=-1   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1732
--------------------------------
Memory 3       : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=-1   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1733
--------------------------------
Memory 4       : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=-1   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1734
--------------------------------
Writeback      : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=-1   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
(CPU) >> Simulation Complete
Data hazard count: 328 
Control hazard count: 930 
Structural hazard count: 92 
Total: 1350 
