<annotationInfo>
<annotationInfo>
<item  id="12" filename="conv/conv_1.cpp" linenumber="8" name="add_ln8" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln8_fu_2610_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="13" filename="conv/conv_1.cpp" linenumber="8" name="icmp_ln8" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln8_fu_2616_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="15" filename="conv/conv_1.cpp" linenumber="8" name="r" contextFuncName="conv_1" moduleName="conv_1" rtlName="r_fu_2622_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="19" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_fu_2628_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="20" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_fu_2634_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="21" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_fu_2638_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="22" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_1_fu_2644_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="23" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_2_fu_2650_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="24" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_3_fu_2656_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="25" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_4_fu_2662_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="26" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_5_fu_2668_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="27" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_6_fu_2674_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="28" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_7_fu_2680_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="29" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_8_fu_2686_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="30" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_9_fu_2692_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="31" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_10_fu_2698_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="32" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_11_fu_2704_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="33" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_12_fu_2710_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="34" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_13_fu_2716_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="35" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_14_fu_2722_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="36" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_15_fu_2728_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="37" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_16_fu_2734_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="38" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_17_fu_2740_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="39" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_18_fu_2746_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="40" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_19_fu_2752_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="41" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_20_fu_2758_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="42" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_21_fu_2764_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="43" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_22_fu_2770_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="44" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_23_fu_2776_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="49" filename="conv/conv_1.cpp" linenumber="14" name="icmp_ln14" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_fu_2782_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="51" filename="conv/conv_1.cpp" linenumber="14" name="add_ln14" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln14_fu_2788_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="56" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_fu_2794_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="57" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_1_fu_2798_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="58" filename="conv/conv_1.cpp" linenumber="35" name="tmp_130" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_130_fu_2802_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="59" filename="conv/conv_1.cpp" linenumber="35" name="tmp_131" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_131_fu_2812_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="60" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_2_fu_2820_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="66" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_fu_2825_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="67" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_fu_2829_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="69" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_fu_2835_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="74" filename="conv/conv_1.cpp" linenumber="26" name="tmp_132" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_132_fu_2841_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="75" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_2_fu_2849_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="76" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_fu_2853_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="77" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_fu_2859_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="78" filename="conv/conv_1.cpp" linenumber="26" name="tmp_133" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_133_fu_2865_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="79" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_3_fu_2873_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="80" filename="conv/conv_1.cpp" linenumber="26" name="tmp_134" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_134_fu_2877_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="81" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_5_fu_2885_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="82" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_1_fu_2889_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="87" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_fu_2895_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="89" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_fu_2901_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="93" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_10_fu_2907_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="94" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_45" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_45_fu_2911_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="95" filename="conv/conv_1.cpp" linenumber="26" name="tmp_143_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_143_cast_fu_2916_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="96" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_46" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_46_fu_2924_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="97" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_11_fu_2929_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="99" filename="conv/conv_1.cpp" linenumber="26" name="trunc_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln26_fu_2934_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="100" filename="conv/conv_1.cpp" linenumber="26" name="or_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln26_fu_2937_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="101" filename="conv/conv_1.cpp" linenumber="26" name="tmp_140" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_140_fu_2943_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="102" filename="conv/conv_1.cpp" linenumber="26" name="tmp_141" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_141_fu_2952_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="103" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_4_fu_2960_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="107" filename="conv/conv_1.cpp" linenumber="26" name="tmp_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_dEe_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="108" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="116" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_s" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="117" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_fu_2965_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="118" filename="conv/conv_1.cpp" linenumber="34" name="tmp_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_4_fu_2969_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="119" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_fu_2979_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="120" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_fu_2983_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="121" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_1_fu_2989_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="122" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_fu_2995_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="123" filename="conv/conv_1.cpp" linenumber="34" name="tmp_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_eOg_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="124" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_fu_3001_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="125" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_fu_3007_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="135" filename="conv/conv_1.cpp" linenumber="14" name="icmp_ln14_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_1_fu_3016_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="137" filename="conv/conv_1.cpp" linenumber="14" name="add_ln14_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln14_1_fu_3022_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="142" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_1_fu_3028_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="143" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_3_fu_3032_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="144" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_4_fu_3036_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="145" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_24_fu_3040_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="146" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_5_fu_3045_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="152" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_1_fu_3050_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="153" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_1_fu_3054_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="155" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_1_fu_3060_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="160" filename="conv/conv_1.cpp" linenumber="26" name="tmp_137" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_137_fu_3066_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="161" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_6_fu_3074_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="162" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_2_fu_3078_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="163" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_1_fu_3084_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="164" filename="conv/conv_1.cpp" linenumber="26" name="tmp_138" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_138_fu_3090_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="165" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_7_fu_3098_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="166" filename="conv/conv_1.cpp" linenumber="26" name="tmp_139" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_139_fu_3102_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="167" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_9_fu_3110_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="168" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_3_fu_3114_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="173" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_1_fu_3120_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="175" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_26_fu_3126_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="179" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_16_fu_3132_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="180" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_47" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_47_fu_3136_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="181" filename="conv/conv_1.cpp" linenumber="26" name="tmp_151_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_151_cast_fu_3141_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="182" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_48" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_48_fu_3149_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="183" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_17_fu_3154_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="185" filename="conv/conv_1.cpp" linenumber="26" name="trunc_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln26_1_fu_3159_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="186" filename="conv/conv_1.cpp" linenumber="26" name="or_ln26_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln26_6_fu_3162_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="187" filename="conv/conv_1.cpp" linenumber="26" name="tmp_145" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_145_fu_3168_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="188" filename="conv/conv_1.cpp" linenumber="26" name="tmp_146" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_146_fu_3177_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="189" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_5_fu_3185_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="193" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_dEe_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="194" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="202" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="203" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_1_fu_3190_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="204" filename="conv/conv_1.cpp" linenumber="34" name="tmp_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_9_fu_3194_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="205" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_1_fu_3204_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="206" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_2_fu_3208_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="207" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_3_fu_3214_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="208" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_1_fu_3220_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="209" filename="conv/conv_1.cpp" linenumber="34" name="tmp_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_eOg_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="210" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_1_fu_3226_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="211" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_1_fu_3232_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="221" filename="conv/conv_1.cpp" linenumber="14" name="icmp_ln14_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_2_fu_3241_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="223" filename="conv/conv_1.cpp" linenumber="14" name="add_ln14_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln14_2_fu_3247_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="228" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_4_fu_3253_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="229" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_6_fu_3257_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="230" filename="conv/conv_1.cpp" linenumber="35" name="tmp_135" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_135_fu_3261_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="231" filename="conv/conv_1.cpp" linenumber="35" name="tmp_136" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_136_fu_3270_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="232" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_7_fu_3278_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="238" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_2_fu_3283_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="239" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_2_fu_3287_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="241" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_2_fu_3293_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="246" filename="conv/conv_1.cpp" linenumber="26" name="tmp_142" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_142_fu_3299_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="247" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_12_fu_3307_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="248" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_4_fu_3311_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="249" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_2_fu_3317_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="250" filename="conv/conv_1.cpp" linenumber="26" name="tmp_143" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_143_fu_3323_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="251" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_14_fu_3331_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="252" filename="conv/conv_1.cpp" linenumber="26" name="tmp_144" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_144_fu_3335_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="253" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_15_fu_3343_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="254" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_5_fu_3347_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="259" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_fu_3353_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="260" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_2_fu_3357_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="262" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_1_fu_3363_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="266" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_22_fu_3369_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="267" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_49" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_49_fu_3373_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="268" filename="conv/conv_1.cpp" linenumber="26" name="tmp_162_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_162_cast_fu_3378_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="269" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_50" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_50_fu_3386_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="270" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_24_fu_3391_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="272" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_27_fu_3396_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="273" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_25_fu_3402_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="274" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_51" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_51_fu_3406_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="275" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_6_fu_3411_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="279" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_dEe_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="280" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="288" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="289" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_2_fu_3416_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="290" filename="conv/conv_1.cpp" linenumber="34" name="tmp_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_15_fu_3420_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="291" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_2_fu_3430_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="292" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_4_fu_3434_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="293" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_5_fu_3440_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="294" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_2_fu_3446_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="295" filename="conv/conv_1.cpp" linenumber="34" name="tmp_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_eOg_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="296" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_2_fu_3452_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="297" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_2_fu_3458_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="307" filename="conv/conv_1.cpp" linenumber="14" name="icmp_ln14_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_3_fu_3467_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="309" filename="conv/conv_1.cpp" linenumber="14" name="add_ln14_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln14_3_fu_3473_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="314" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_8_fu_3479_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="315" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_8_fu_3483_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="316" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_9_fu_3487_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="317" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_25_fu_3491_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="318" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_10_fu_3496_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="324" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_3_fu_3501_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="325" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_3_fu_3505_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="327" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_3_fu_3511_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="332" filename="conv/conv_1.cpp" linenumber="26" name="tmp_149" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_149_fu_3517_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="333" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_19_fu_3525_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="334" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_6_fu_3529_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="335" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_3_fu_3535_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="336" filename="conv/conv_1.cpp" linenumber="26" name="tmp_150" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_150_fu_3541_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="337" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_20_fu_3549_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="338" filename="conv/conv_1.cpp" linenumber="26" name="tmp_151" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_151_fu_3553_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="339" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_21_fu_3561_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="340" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_7_fu_3565_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="345" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_1_fu_3571_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="346" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_3_fu_3575_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="348" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_2_fu_3581_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="352" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_30_fu_3587_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="353" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_52" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_52_fu_3591_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="354" filename="conv/conv_1.cpp" linenumber="26" name="tmp_167_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_167_cast_fu_3596_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="355" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_53" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_53_fu_3604_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="356" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_31_fu_3609_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="358" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_28_fu_3614_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="359" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_32" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_32_fu_3620_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="360" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_54" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_54_fu_3624_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="361" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_7_fu_3629_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="365" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_dEe_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="366" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="374" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="375" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_3_fu_3634_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="376" filename="conv/conv_1.cpp" linenumber="34" name="tmp_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_20_fu_3638_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="377" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_3_fu_3648_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="378" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_6_fu_3652_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="379" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_7_fu_3658_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="380" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_3_fu_3664_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="381" filename="conv/conv_1.cpp" linenumber="34" name="tmp_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_eOg_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="382" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_3_fu_3670_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="383" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_3_fu_3676_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="393" filename="conv/conv_1.cpp" linenumber="14" name="icmp_ln14_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_4_fu_3685_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="395" filename="conv/conv_1.cpp" linenumber="14" name="add_ln14_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln14_4_fu_3691_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="400" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_13_fu_3697_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="401" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_11_fu_3701_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="402" filename="conv/conv_1.cpp" linenumber="35" name="tmp_147" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_147_fu_3705_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="403" filename="conv/conv_1.cpp" linenumber="35" name="tmp_148" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_148_fu_3714_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="404" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_12_fu_3722_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="410" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_4_fu_3727_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="411" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_4_fu_3731_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="413" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_4_fu_3737_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="418" filename="conv/conv_1.cpp" linenumber="26" name="tmp_152" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_152_fu_3743_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="419" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_26_fu_3751_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="420" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_8_fu_3755_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="421" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_4_fu_3761_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="422" filename="conv/conv_1.cpp" linenumber="26" name="tmp_153" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_153_fu_3767_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="423" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_27_fu_3775_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="424" filename="conv/conv_1.cpp" linenumber="26" name="tmp_154" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_154_fu_3779_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="425" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_29_fu_3787_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="426" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_9_fu_3791_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="431" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_4_fu_3797_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="433" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_3_fu_3803_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="437" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_37" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_37_fu_3809_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="438" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_55" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_55_fu_3813_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="439" filename="conv/conv_1.cpp" linenumber="26" name="tmp_175_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_175_cast_fu_3818_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="440" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_56" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_56_fu_3826_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="441" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_39" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_39_fu_3831_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="443" filename="conv/conv_1.cpp" linenumber="26" name="or_ln" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln_fu_3836_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="444" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_40" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_40_fu_3844_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="445" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_57" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_57_fu_3848_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="446" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_8_fu_3853_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="450" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_dEe_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="451" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="459" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="460" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_4_fu_3858_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="461" filename="conv/conv_1.cpp" linenumber="34" name="tmp_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_25_fu_3862_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="462" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_4_fu_3872_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="463" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_8_fu_3876_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="464" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_9_fu_3882_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="465" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_4_fu_3888_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="466" filename="conv/conv_1.cpp" linenumber="34" name="tmp_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_eOg_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="467" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_4_fu_3894_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="468" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_4_fu_3900_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="478" filename="conv/conv_1.cpp" linenumber="14" name="icmp_ln14_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_5_fu_3909_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="480" filename="conv/conv_1.cpp" linenumber="14" name="add_ln14_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln14_5_fu_3915_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="485" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_18_fu_3921_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="486" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_13_fu_3925_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="487" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_14_fu_3929_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="488" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_26_fu_3933_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="489" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_15_fu_3938_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="495" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_5_fu_3943_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="496" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_5_fu_3947_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="498" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_5_fu_3953_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="503" filename="conv/conv_1.cpp" linenumber="26" name="tmp_157" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_157_fu_3959_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="504" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_34" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_34_fu_3967_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="505" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_10_fu_3971_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="506" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_5_fu_3977_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="507" filename="conv/conv_1.cpp" linenumber="26" name="tmp_158" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_158_fu_3983_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="508" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_35" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_35_fu_3991_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="509" filename="conv/conv_1.cpp" linenumber="26" name="tmp_159" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_159_fu_3995_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="510" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_36" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_36_fu_4003_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="511" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_11_fu_4007_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="516" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_2_fu_4013_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="517" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_5_fu_4017_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="519" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_4_fu_4023_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="523" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_45" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_45_fu_4029_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="524" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_58" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_58_fu_4033_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="525" filename="conv/conv_1.cpp" linenumber="26" name="tmp_180_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_180_cast_fu_4038_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="526" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_59" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_59_fu_4046_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="527" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_46" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_46_fu_4051_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="529" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_29_fu_4056_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="530" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_47" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_47_fu_4062_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="531" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_60" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_60_fu_4066_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="532" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_9_fu_4071_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="536" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_dEe_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="537" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="545" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="546" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_5_fu_4076_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="547" filename="conv/conv_1.cpp" linenumber="34" name="tmp_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_30_fu_4080_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="548" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_5_fu_4090_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="549" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_10_fu_4094_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="550" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_11_fu_4100_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="551" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_5_fu_4106_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="552" filename="conv/conv_1.cpp" linenumber="34" name="tmp_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_eOg_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="553" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_5_fu_4112_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="554" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_5_fu_4118_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="564" filename="conv/conv_1.cpp" linenumber="14" name="icmp_ln14_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_6_fu_4127_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="566" filename="conv/conv_1.cpp" linenumber="14" name="add_ln14_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln14_6_fu_4133_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="571" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_23_fu_4139_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="572" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_16_fu_4143_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="573" filename="conv/conv_1.cpp" linenumber="35" name="tmp_155" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_155_fu_4147_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="574" filename="conv/conv_1.cpp" linenumber="35" name="tmp_156" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_156_fu_4156_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="575" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_17_fu_4164_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="581" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_6_fu_4169_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="582" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_6_fu_4173_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="584" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_6_fu_4179_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="589" filename="conv/conv_1.cpp" linenumber="26" name="tmp_160" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_160_fu_4185_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="590" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_41" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_41_fu_4193_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="591" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_12_fu_4197_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="592" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_6_fu_4203_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="593" filename="conv/conv_1.cpp" linenumber="26" name="tmp_161" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_161_fu_4209_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="594" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_42" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_42_fu_4217_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="595" filename="conv/conv_1.cpp" linenumber="26" name="tmp_162" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_162_fu_4221_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="596" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_44" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_44_fu_4229_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="597" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_13_fu_4233_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="602" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_3_fu_4239_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="603" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_6_fu_4243_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="605" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_5_fu_4249_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="609" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_52" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_52_fu_4255_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="610" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_61" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_61_fu_4259_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="611" filename="conv/conv_1.cpp" linenumber="26" name="tmp_188_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_188_cast_fu_4264_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="612" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_62" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_62_fu_4272_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="613" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_54" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_54_fu_4277_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="615" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_30_fu_4282_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="616" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_55" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_55_fu_4288_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="617" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_63" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_63_fu_4292_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="618" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_10_fu_4297_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="622" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_dEe_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="623" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="631" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="632" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_6_fu_4302_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="633" filename="conv/conv_1.cpp" linenumber="34" name="tmp_35" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_35_fu_4306_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="634" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_6_fu_4316_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="635" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_12_fu_4320_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="636" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_13_fu_4326_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="637" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_6_fu_4332_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="638" filename="conv/conv_1.cpp" linenumber="34" name="tmp_36" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_eOg_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="639" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_6_fu_4338_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="640" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_6_fu_4344_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="650" filename="conv/conv_1.cpp" linenumber="14" name="icmp_ln14_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_7_fu_4353_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="652" filename="conv/conv_1.cpp" linenumber="14" name="add_ln14_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln14_7_fu_4359_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="657" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_28_fu_4365_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="658" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_18_fu_4369_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="659" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_19_fu_4373_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="660" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_27_fu_4377_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="661" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_20_fu_4382_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="667" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_7_fu_4387_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="668" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_7_fu_4391_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="670" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_7_fu_4397_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="675" filename="conv/conv_1.cpp" linenumber="26" name="tmp_165" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_165_fu_4403_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="676" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_49" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_49_fu_4411_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="677" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_14_fu_4415_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="678" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_7_fu_4421_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="679" filename="conv/conv_1.cpp" linenumber="26" name="tmp_166" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_166_fu_4427_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="680" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_50" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_50_fu_4435_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="681" filename="conv/conv_1.cpp" linenumber="26" name="tmp_167" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_167_fu_4439_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="682" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_51" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_51_fu_4447_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="683" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_15_fu_4451_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="688" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_4_fu_4457_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="689" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_7_fu_4461_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="691" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_6_fu_4467_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="695" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_60" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_60_fu_4473_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="696" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_64" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_64_fu_4477_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="697" filename="conv/conv_1.cpp" linenumber="26" name="tmp_193_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_193_cast_fu_4482_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="698" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_65" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_65_fu_4490_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="699" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_61" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_61_fu_4495_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="701" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_31_fu_4500_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="702" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_62" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_62_fu_4506_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="703" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_66" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_66_fu_4510_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="704" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_11_fu_4515_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="708" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_dEe_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="709" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="717" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="718" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_7_fu_4520_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="719" filename="conv/conv_1.cpp" linenumber="34" name="tmp_40" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_40_fu_4524_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="720" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_7_fu_4534_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="721" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_14_fu_4538_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="722" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_15_fu_4544_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="723" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_7_fu_4550_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="724" filename="conv/conv_1.cpp" linenumber="34" name="tmp_41" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_eOg_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="725" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_7_fu_4556_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="726" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_7_fu_4562_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="736" filename="conv/conv_1.cpp" linenumber="14" name="icmp_ln14_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_8_fu_4571_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="738" filename="conv/conv_1.cpp" linenumber="14" name="add_ln14_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln14_8_fu_4577_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="743" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_33" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_33_fu_4583_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="744" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_21_fu_4587_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="745" filename="conv/conv_1.cpp" linenumber="35" name="tmp_163" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_163_fu_4591_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="746" filename="conv/conv_1.cpp" linenumber="35" name="tmp_164" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_164_fu_4600_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="747" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_22_fu_4608_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="753" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_8_fu_4613_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="754" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_8_fu_4617_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="756" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_8_fu_4623_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="761" filename="conv/conv_1.cpp" linenumber="26" name="tmp_168" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_168_fu_4629_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="762" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_56" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_56_fu_4637_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="763" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_16_fu_4641_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="764" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_8_fu_4647_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="765" filename="conv/conv_1.cpp" linenumber="26" name="tmp_169" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_169_fu_4653_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="766" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_57" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_57_fu_4661_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="767" filename="conv/conv_1.cpp" linenumber="26" name="tmp_170" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_170_fu_4665_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="768" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_59" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_59_fu_4673_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="769" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_17_fu_4677_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="774" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_8_fu_4683_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="776" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_7_fu_4689_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="780" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_67" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_67_fu_4695_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="781" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_67" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_67_fu_4699_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="782" filename="conv/conv_1.cpp" linenumber="26" name="tmp_201_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_201_cast_fu_4704_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="783" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_68" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_68_fu_4712_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="784" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_69" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_69_fu_4717_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="786" filename="conv/conv_1.cpp" linenumber="26" name="or_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln26_1_fu_4722_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="787" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_70" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_70_fu_4730_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="788" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_69" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_69_fu_4734_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="789" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_12_fu_4739_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="793" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_dEe_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="794" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="802" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="803" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_8_fu_4744_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="804" filename="conv/conv_1.cpp" linenumber="34" name="tmp_45" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_45_fu_4748_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="805" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_8_fu_4758_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="806" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_16_fu_4762_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="807" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_17_fu_4768_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="808" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_8_fu_4774_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="809" filename="conv/conv_1.cpp" linenumber="34" name="tmp_46" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_eOg_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="810" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_8_fu_4780_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="811" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_8_fu_4786_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="821" filename="conv/conv_1.cpp" linenumber="14" name="icmp_ln14_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_9_fu_4795_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="823" filename="conv/conv_1.cpp" linenumber="14" name="add_ln14_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln14_9_fu_4801_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="828" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_38" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_38_fu_4807_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="829" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_23_fu_4811_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="830" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_24_fu_4815_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="831" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_28_fu_4819_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="832" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_25_fu_4824_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="838" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_9_fu_4829_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="839" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_9_fu_4833_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="841" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_9_fu_4839_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="846" filename="conv/conv_1.cpp" linenumber="26" name="tmp_173" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_173_fu_4845_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="847" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_64" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_64_fu_4853_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="848" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_18_fu_4857_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="849" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_9_fu_4863_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="850" filename="conv/conv_1.cpp" linenumber="26" name="tmp_174" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_174_fu_4869_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="851" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_65" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_65_fu_4877_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="852" filename="conv/conv_1.cpp" linenumber="26" name="tmp_175" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_175_fu_4881_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="853" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_66" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_66_fu_4889_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="854" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_19_fu_4893_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="859" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_5_fu_4899_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="860" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_9_fu_4903_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="862" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_8_fu_4909_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="866" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_75" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_75_fu_4915_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="867" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_70" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_70_fu_4919_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="868" filename="conv/conv_1.cpp" linenumber="26" name="tmp_206_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_206_cast_fu_4924_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="869" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_71" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_71_fu_4932_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="870" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_76" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_76_fu_4937_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="872" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_32" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_32_fu_4942_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="873" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_77" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_77_fu_4948_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="874" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_72" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_72_fu_4952_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="875" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_13_fu_4957_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="879" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_dEe_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="880" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="888" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="889" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_9_fu_4962_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="890" filename="conv/conv_1.cpp" linenumber="34" name="tmp_50" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_50_fu_4966_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="891" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_9_fu_4976_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="892" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_18_fu_4980_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="893" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_19_fu_4986_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="894" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_9_fu_4992_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="895" filename="conv/conv_1.cpp" linenumber="34" name="tmp_51" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_eOg_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="896" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_9_fu_4998_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="897" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_9_fu_5004_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="907" filename="conv/conv_1.cpp" linenumber="14" name="icmp_ln14_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_10_fu_5013_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="909" filename="conv/conv_1.cpp" linenumber="14" name="add_ln14_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln14_10_fu_5019_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="914" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_43" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_43_fu_5025_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="915" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_26_fu_5029_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="916" filename="conv/conv_1.cpp" linenumber="35" name="tmp_171" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_171_fu_5033_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="917" filename="conv/conv_1.cpp" linenumber="35" name="tmp_172" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_172_fu_5042_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="918" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_27_fu_5050_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="924" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_10_fu_5055_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="925" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_10_fu_5059_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="927" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_10_fu_5065_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="932" filename="conv/conv_1.cpp" linenumber="26" name="tmp_176" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_176_fu_5071_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="933" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_71" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_71_fu_5079_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="934" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_20_fu_5083_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="935" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_10_fu_5089_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="936" filename="conv/conv_1.cpp" linenumber="26" name="tmp_177" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_177_fu_5095_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="937" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_72" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_72_fu_5103_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="938" filename="conv/conv_1.cpp" linenumber="26" name="tmp_178" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_178_fu_5107_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="939" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_74" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_74_fu_5115_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="940" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_21_fu_5119_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="945" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_6_fu_5125_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="946" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_10_fu_5129_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="948" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_9_fu_5135_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="952" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_82" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_82_fu_5141_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="953" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_73" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_73_fu_5145_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="954" filename="conv/conv_1.cpp" linenumber="26" name="tmp_214_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_214_cast_fu_5150_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="955" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_74" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_74_fu_5158_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="956" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_84" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_84_fu_5163_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="958" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_33" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_33_fu_5168_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="959" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_85" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_85_fu_5174_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="960" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_75" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_75_fu_5178_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="961" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_14_fu_5183_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="965" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_s" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_dEe_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="966" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_s" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="974" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="975" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_10_fu_5188_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="976" filename="conv/conv_1.cpp" linenumber="34" name="tmp_55" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_55_fu_5192_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="977" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_10_fu_5202_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="978" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_20_fu_5206_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="979" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_21_fu_5212_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="980" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_10_fu_5218_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="981" filename="conv/conv_1.cpp" linenumber="34" name="tmp_56" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_eOg_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="982" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_10_fu_5224_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="983" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_10_fu_5230_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="993" filename="conv/conv_1.cpp" linenumber="14" name="icmp_ln14_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_11_fu_5239_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="995" filename="conv/conv_1.cpp" linenumber="14" name="add_ln14_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln14_11_fu_5245_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1000" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_48" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_48_fu_5251_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1001" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_28_fu_5255_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1002" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_29_fu_5259_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1003" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_29_fu_5263_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1004" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_30_fu_5268_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1010" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_11_fu_5273_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1011" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_11_fu_5277_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1013" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_11_fu_5283_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1018" filename="conv/conv_1.cpp" linenumber="26" name="tmp_181" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_181_fu_5289_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1019" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_79" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_79_fu_5297_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1020" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_22_fu_5301_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1021" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_11_fu_5307_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1022" filename="conv/conv_1.cpp" linenumber="26" name="tmp_182" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_182_fu_5313_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1023" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_80" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_80_fu_5321_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1024" filename="conv/conv_1.cpp" linenumber="26" name="tmp_183" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_183_fu_5325_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1025" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_81" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_81_fu_5333_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1026" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_23_fu_5337_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1031" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_7_fu_5343_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1032" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_11_fu_5347_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1034" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_10_fu_5353_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1038" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_90" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_90_fu_5359_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1039" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_76" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_76_fu_5363_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1040" filename="conv/conv_1.cpp" linenumber="26" name="tmp_219_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_219_cast_fu_5368_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1041" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_77" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_77_fu_5376_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1042" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_91" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_91_fu_5381_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1044" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_34" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_34_fu_5386_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1045" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_92" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_92_fu_5392_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1046" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_78" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_78_fu_5396_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1047" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_15_fu_5401_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1051" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_dEe_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1052" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1060" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1061" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_11_fu_5406_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1062" filename="conv/conv_1.cpp" linenumber="34" name="tmp_60" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_60_fu_5410_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1063" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_11_fu_5420_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1064" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_22_fu_5424_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1065" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_23_fu_5430_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1066" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_11_fu_5436_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1067" filename="conv/conv_1.cpp" linenumber="34" name="tmp_61" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_eOg_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1068" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_11_fu_5442_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1069" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_11_fu_5448_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1079" filename="conv/conv_1.cpp" linenumber="14" name="icmp_ln14_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_12_fu_5457_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1081" filename="conv/conv_1.cpp" linenumber="14" name="add_ln14_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln14_12_fu_5463_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1086" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_53" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_53_fu_5469_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1087" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_31_fu_5473_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1088" filename="conv/conv_1.cpp" linenumber="35" name="tmp_179" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_179_fu_5477_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1089" filename="conv/conv_1.cpp" linenumber="35" name="tmp_180" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_180_fu_5486_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1090" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_32" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_32_fu_5494_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1096" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_12_fu_5499_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1097" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_12_fu_5503_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1099" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_12_fu_5509_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1104" filename="conv/conv_1.cpp" linenumber="26" name="tmp_184" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_184_fu_5515_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1105" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_86" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_86_fu_5523_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1106" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_24_fu_5527_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1107" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_12_fu_5533_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1108" filename="conv/conv_1.cpp" linenumber="26" name="tmp_185" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_185_fu_5539_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1109" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_87" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_87_fu_5547_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1110" filename="conv/conv_1.cpp" linenumber="26" name="tmp_186" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_186_fu_5551_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1111" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_89" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_89_fu_5559_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1112" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_25_fu_5563_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1117" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_12_fu_5569_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1119" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_11_fu_5575_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1123" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_97" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_97_fu_5581_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1124" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_79" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_79_fu_5585_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1125" filename="conv/conv_1.cpp" linenumber="26" name="tmp_227_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_227_cast_fu_5590_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1126" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_80" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_80_fu_5598_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1127" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_99" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_99_fu_5603_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1129" filename="conv/conv_1.cpp" linenumber="26" name="or_ln26_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln26_2_fu_5608_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1130" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_fu_5616_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1131" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_100" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_100_fu_5620_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1132" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_81" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_81_fu_5624_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1133" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_16_fu_5629_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1137" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_dEe_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1138" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1146" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1147" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_12_fu_5634_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1148" filename="conv/conv_1.cpp" linenumber="34" name="tmp_102" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_102_fu_5638_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1149" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_12_fu_5648_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1150" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_24_fu_5652_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1151" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_25_fu_5658_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1152" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_12_fu_5664_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1153" filename="conv/conv_1.cpp" linenumber="34" name="tmp_103" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_eOg_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1154" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_12_fu_5670_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1155" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_12_fu_5676_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1165" filename="conv/conv_1.cpp" linenumber="14" name="icmp_ln14_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_13_fu_5685_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1167" filename="conv/conv_1.cpp" linenumber="14" name="add_ln14_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln14_13_fu_5691_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1172" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_58" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_58_fu_5697_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1173" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_33" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_33_fu_5701_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1174" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_34" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_34_fu_5705_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1175" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_30_fu_5709_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1176" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_35" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_35_fu_5714_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1182" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_13_fu_5719_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1183" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_13_fu_5723_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1185" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_13_fu_5729_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1190" filename="conv/conv_1.cpp" linenumber="26" name="tmp_189" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_189_fu_5735_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1191" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_94" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_94_fu_5743_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1192" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_26_fu_5747_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1193" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_13_fu_5753_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1194" filename="conv/conv_1.cpp" linenumber="26" name="tmp_190" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_190_fu_5759_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1195" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_95" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_95_fu_5767_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1196" filename="conv/conv_1.cpp" linenumber="26" name="tmp_191" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_191_fu_5771_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1197" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_96" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_96_fu_5779_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1198" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_27_fu_5783_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1203" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_8_fu_5789_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1204" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_13_fu_5793_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1206" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_12_fu_5799_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1210" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_105" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_105_fu_5805_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1211" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_82" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_82_fu_5809_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1212" filename="conv/conv_1.cpp" linenumber="26" name="tmp_232_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_232_cast_fu_5814_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1213" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_83" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_83_fu_5822_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1214" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_106" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_106_fu_5827_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1216" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_35" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_35_fu_5832_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1217" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_1_fu_5838_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1218" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_107" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_107_fu_5842_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1219" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_84" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_84_fu_5846_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1220" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_17_fu_5851_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1224" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_dEe_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1225" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1233" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1234" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_13_fu_5856_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1235" filename="conv/conv_1.cpp" linenumber="34" name="tmp_104" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_104_fu_5860_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1236" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_13_fu_5870_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1237" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_26_fu_5874_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1238" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_27_fu_5880_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1239" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_13_fu_5886_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1240" filename="conv/conv_1.cpp" linenumber="34" name="tmp_105" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_eOg_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1241" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_13_fu_5892_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1242" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_13_fu_5898_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1252" filename="conv/conv_1.cpp" linenumber="14" name="icmp_ln14_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_14_fu_5907_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1254" filename="conv/conv_1.cpp" linenumber="14" name="add_ln14_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln14_14_fu_5913_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1259" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_63" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_63_fu_5919_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1260" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_36" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_36_fu_5923_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1261" filename="conv/conv_1.cpp" linenumber="35" name="tmp_187" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_187_fu_5927_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1262" filename="conv/conv_1.cpp" linenumber="35" name="tmp_188" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_188_fu_5936_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1263" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_37" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_37_fu_5944_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1269" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_14_fu_5949_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1270" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_14_fu_5953_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1272" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_14_fu_5959_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1277" filename="conv/conv_1.cpp" linenumber="26" name="tmp_192" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_192_fu_5965_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1278" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_101" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_101_fu_5973_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1279" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_28_fu_5977_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1280" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_14_fu_5983_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1281" filename="conv/conv_1.cpp" linenumber="26" name="tmp_193" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_193_fu_5989_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1282" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_102" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_102_fu_5997_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1283" filename="conv/conv_1.cpp" linenumber="26" name="tmp_194" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_194_fu_6001_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1284" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_104" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_104_fu_6009_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1285" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_29_fu_6013_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1290" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_9_fu_6019_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1291" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_14_fu_6023_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1293" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_13_fu_6029_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1297" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_112" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_112_fu_6035_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1298" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_85" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_85_fu_6039_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1299" filename="conv/conv_1.cpp" linenumber="26" name="tmp_240_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_240_cast_fu_6044_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1300" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_86" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_86_fu_6052_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1301" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_114" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_114_fu_6057_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1303" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_36" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_36_fu_6062_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1304" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_115" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_115_fu_6068_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1305" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_87" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_87_fu_6072_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1306" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_18_fu_6077_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1310" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_dEe_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1311" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1319" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1320" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_14_fu_6082_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1321" filename="conv/conv_1.cpp" linenumber="34" name="tmp_106" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_106_fu_6086_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1322" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_14_fu_6096_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1323" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_28_fu_6100_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1324" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_29_fu_6106_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1325" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_14_fu_6112_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1326" filename="conv/conv_1.cpp" linenumber="34" name="tmp_107" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_eOg_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1327" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_14_fu_6118_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1328" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_14_fu_6124_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1338" filename="conv/conv_1.cpp" linenumber="14" name="icmp_ln14_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_15_fu_6133_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1340" filename="conv/conv_1.cpp" linenumber="14" name="add_ln14_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln14_15_fu_6139_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1345" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_68" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_68_fu_6145_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1346" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_38" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_38_fu_6149_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1347" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_39" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_39_fu_6153_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1348" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_31_fu_6157_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1349" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_40" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_40_fu_6162_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1355" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_15_fu_6167_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1356" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_15_fu_6171_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1358" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_15_fu_6177_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1363" filename="conv/conv_1.cpp" linenumber="26" name="tmp_197" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_197_fu_6183_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1364" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_109" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_109_fu_6191_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1365" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_30_fu_6195_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1366" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_15_fu_6201_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1367" filename="conv/conv_1.cpp" linenumber="26" name="tmp_198" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_198_fu_6207_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1368" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_110" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_110_fu_6215_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1369" filename="conv/conv_1.cpp" linenumber="26" name="tmp_199" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_199_fu_6219_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1370" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_111" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_111_fu_6227_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1371" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_31_fu_6231_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1376" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_10_fu_6237_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1377" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_15_fu_6241_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1379" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_14_fu_6247_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1383" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_120" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_120_fu_6253_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1384" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_88" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_88_fu_6257_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1385" filename="conv/conv_1.cpp" linenumber="26" name="tmp_245_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_245_cast_fu_6262_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1386" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_89" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_89_fu_6270_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1387" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_121" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_121_fu_6275_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1389" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_37" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_37_fu_6280_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1390" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_122" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_122_fu_6286_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1391" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_90" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_90_fu_6290_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1392" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_19_fu_6295_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1396" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_dEe_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1397" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1405" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1406" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_15_fu_6300_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1407" filename="conv/conv_1.cpp" linenumber="34" name="tmp_108" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_108_fu_6304_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1408" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_15_fu_6314_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1409" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_30_fu_6318_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1410" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_31_fu_6324_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1411" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_15_fu_6330_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1412" filename="conv/conv_1.cpp" linenumber="34" name="tmp_109" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_eOg_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1413" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_15_fu_6336_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1414" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_15_fu_6342_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1424" filename="conv/conv_1.cpp" linenumber="14" name="icmp_ln14_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_16_fu_6351_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1426" filename="conv/conv_1.cpp" linenumber="14" name="add_ln14_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln14_16_fu_6357_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1431" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_73" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_73_fu_6363_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1432" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_41" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_41_fu_6367_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1433" filename="conv/conv_1.cpp" linenumber="35" name="tmp_195" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_195_fu_6371_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1434" filename="conv/conv_1.cpp" linenumber="35" name="tmp_196" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_196_fu_6380_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1435" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_42" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_42_fu_6388_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1441" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_16_fu_6393_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1442" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_16_fu_6397_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1444" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_16_fu_6403_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1449" filename="conv/conv_1.cpp" linenumber="26" name="tmp_200" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_200_fu_6409_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1450" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_116" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_116_fu_6417_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1451" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_32" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_32_fu_6421_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1452" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_16_fu_6427_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1453" filename="conv/conv_1.cpp" linenumber="26" name="tmp_201" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_201_fu_6433_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1454" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_117" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_117_fu_6441_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1455" filename="conv/conv_1.cpp" linenumber="26" name="tmp_202" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_202_fu_6445_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1456" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_119" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_119_fu_6453_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1457" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_33" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_33_fu_6457_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1462" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_16_fu_6463_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1464" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_15_fu_6469_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1468" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_126" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_126_fu_6475_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1469" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_91" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_91_fu_6479_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1470" filename="conv/conv_1.cpp" linenumber="26" name="tmp_253_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_253_cast_fu_6484_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1471" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_92" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_92_fu_6492_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1472" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_127" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_127_fu_6497_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1474" filename="conv/conv_1.cpp" linenumber="26" name="or_ln26_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln26_3_fu_6502_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1475" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_128" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_128_fu_6510_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1476" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_93" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_93_fu_6514_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1477" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_20_fu_6519_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1481" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_dEe_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1482" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1490" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1491" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_16_fu_6524_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1492" filename="conv/conv_1.cpp" linenumber="34" name="tmp_110" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_110_fu_6528_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1493" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_16_fu_6538_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1494" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_32" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_32_fu_6542_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1495" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_33" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_33_fu_6548_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1496" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_16_fu_6554_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1497" filename="conv/conv_1.cpp" linenumber="34" name="tmp_111" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_eOg_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1498" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_16_fu_6560_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1499" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_16_fu_6566_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1509" filename="conv/conv_1.cpp" linenumber="14" name="icmp_ln14_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_17_fu_6575_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1511" filename="conv/conv_1.cpp" linenumber="14" name="add_ln14_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln14_17_fu_6581_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1516" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_78" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_78_fu_6587_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1517" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_43" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_43_fu_6591_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1518" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_44" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_44_fu_6595_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1519" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_32" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_32_fu_6599_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1520" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_45" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_45_fu_6604_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1526" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_17_fu_6609_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1527" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_17_fu_6613_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1529" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_17_fu_6619_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1534" filename="conv/conv_1.cpp" linenumber="26" name="tmp_205" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_205_fu_6625_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1535" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_123" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_123_fu_6633_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1536" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_34" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_34_fu_6637_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1537" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_17_fu_6643_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1538" filename="conv/conv_1.cpp" linenumber="26" name="tmp_206" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_206_fu_6649_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1539" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_124" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_124_fu_6657_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1540" filename="conv/conv_1.cpp" linenumber="26" name="tmp_207" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_207_fu_6661_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1541" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_125" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_125_fu_6669_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1542" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_35" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_35_fu_6673_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1547" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_11_fu_6679_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1548" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_17_fu_6683_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1550" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_16_fu_6689_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1554" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_132" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_132_fu_6695_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1555" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_94" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_94_fu_6699_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1556" filename="conv/conv_1.cpp" linenumber="26" name="tmp_258_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_258_cast_fu_6704_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1557" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_95" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_95_fu_6712_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1558" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_133" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_133_fu_6717_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1560" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_38" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_38_fu_6722_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1561" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_134" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_134_fu_6728_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1562" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_96" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_96_fu_6732_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1563" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_21_fu_6737_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1567" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_dEe_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1568" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1576" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1577" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_17_fu_6742_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1578" filename="conv/conv_1.cpp" linenumber="34" name="tmp_112" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_112_fu_6746_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1579" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_17_fu_6756_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1580" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_34" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_34_fu_6760_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1581" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_35" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_35_fu_6766_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1582" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_17_fu_6772_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1583" filename="conv/conv_1.cpp" linenumber="34" name="tmp_113" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_eOg_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1584" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_17_fu_6778_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1585" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_17_fu_6784_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1595" filename="conv/conv_1.cpp" linenumber="14" name="icmp_ln14_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_18_fu_6793_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1597" filename="conv/conv_1.cpp" linenumber="14" name="add_ln14_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln14_18_fu_6799_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1602" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_83" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_83_fu_6805_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1603" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_46" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_46_fu_6809_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1604" filename="conv/conv_1.cpp" linenumber="35" name="tmp_203" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_203_fu_6813_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1605" filename="conv/conv_1.cpp" linenumber="35" name="tmp_204" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_204_fu_6822_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1606" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_47" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_47_fu_6830_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1612" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_18_fu_6835_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1613" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_18_fu_6839_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1615" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_18_fu_6845_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1620" filename="conv/conv_1.cpp" linenumber="26" name="tmp_208" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_208_fu_6851_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1621" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_129" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_129_fu_6859_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1622" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_36" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_36_fu_6863_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1623" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_18_fu_6869_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1624" filename="conv/conv_1.cpp" linenumber="26" name="tmp_209" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_209_fu_6875_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1625" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_130" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_130_fu_6883_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1626" filename="conv/conv_1.cpp" linenumber="26" name="tmp_210" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_210_fu_6887_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1627" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_131" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_131_fu_6895_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1628" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_37" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_37_fu_6899_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1633" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_12_fu_6905_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1634" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_18_fu_6909_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1636" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_17_fu_6915_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1640" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_138" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_138_fu_6921_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1641" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_97" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_97_fu_6925_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1642" filename="conv/conv_1.cpp" linenumber="26" name="tmp_266_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_266_cast_fu_6930_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1643" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_98" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_98_fu_6938_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1644" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_139" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_139_fu_6943_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1646" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_39" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_39_fu_6948_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1647" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_140" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_140_fu_6954_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1648" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_99" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_99_fu_6958_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1649" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_22_fu_6963_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1653" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_dEe_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1654" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1662" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1663" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_18_fu_6968_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1664" filename="conv/conv_1.cpp" linenumber="34" name="tmp_114" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_114_fu_6972_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1665" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_18_fu_6982_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1666" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_36" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_36_fu_6986_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1667" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_37" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_37_fu_6992_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1668" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_18_fu_6998_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1669" filename="conv/conv_1.cpp" linenumber="34" name="tmp_115" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_eOg_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1670" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_18_fu_7004_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1671" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_18_fu_7010_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1681" filename="conv/conv_1.cpp" linenumber="14" name="icmp_ln14_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_19_fu_7019_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1683" filename="conv/conv_1.cpp" linenumber="14" name="add_ln14_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln14_19_fu_7025_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1688" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_88" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_88_fu_7031_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1689" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_48" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_48_fu_7035_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1690" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_49" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_49_fu_7039_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1691" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_33" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_33_fu_7043_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1692" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_50" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_50_fu_7048_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1698" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_19_fu_7053_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1699" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_19_fu_7057_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1701" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_19_fu_7063_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1706" filename="conv/conv_1.cpp" linenumber="26" name="tmp_213" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_213_fu_7069_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1707" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_135" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_135_fu_7077_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1708" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_38" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_38_fu_7081_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1709" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_19_fu_7087_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1710" filename="conv/conv_1.cpp" linenumber="26" name="tmp_214" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_214_fu_7093_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1711" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_136" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_136_fu_7101_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1712" filename="conv/conv_1.cpp" linenumber="26" name="tmp_215" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_215_fu_7105_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1713" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_137" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_137_fu_7113_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1714" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_39" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_39_fu_7117_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1719" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_13_fu_7123_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1720" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_19_fu_7127_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1722" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_18_fu_7133_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1726" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_144" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_144_fu_7139_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1727" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_100" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_100_fu_7143_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1728" filename="conv/conv_1.cpp" linenumber="26" name="tmp_271_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_271_cast_fu_7148_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1729" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_101" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_101_fu_7156_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1730" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_145" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_145_fu_7161_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1732" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_40" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_40_fu_7166_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1733" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_146" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_146_fu_7172_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1734" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_102" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_102_fu_7176_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1735" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_23_fu_7181_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1739" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_dEe_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1740" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1748" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1749" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_19_fu_7186_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1750" filename="conv/conv_1.cpp" linenumber="34" name="tmp_116" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_116_fu_7190_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1751" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_19_fu_7200_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1752" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_38" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_38_fu_7204_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1753" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_39" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_39_fu_7210_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1754" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_19_fu_7216_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1755" filename="conv/conv_1.cpp" linenumber="34" name="tmp_117" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_eOg_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1756" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_19_fu_7222_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1757" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_19_fu_7228_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1767" filename="conv/conv_1.cpp" linenumber="14" name="icmp_ln14_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_20_fu_7237_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1769" filename="conv/conv_1.cpp" linenumber="14" name="add_ln14_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln14_20_fu_7243_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1774" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_93" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_93_fu_7249_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1775" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_51" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_51_fu_7253_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1776" filename="conv/conv_1.cpp" linenumber="35" name="tmp_211" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_211_fu_7257_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1777" filename="conv/conv_1.cpp" linenumber="35" name="tmp_212" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_212_fu_7266_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1778" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_52" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_52_fu_7274_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1784" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_20_fu_7279_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1785" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_20_fu_7283_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1787" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_20_fu_7289_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1792" filename="conv/conv_1.cpp" linenumber="26" name="tmp_216" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_216_fu_7295_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1793" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_141" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_141_fu_7303_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1794" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_40" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_40_fu_7307_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1795" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_20_fu_7313_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1796" filename="conv/conv_1.cpp" linenumber="26" name="tmp_217" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_217_fu_7319_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1797" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_142" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_142_fu_7327_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1798" filename="conv/conv_1.cpp" linenumber="26" name="tmp_218" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_218_fu_7331_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1799" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_143" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_143_fu_7339_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1800" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_41" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_41_fu_7343_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1805" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_20_fu_7349_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1807" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_19_fu_7355_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1811" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_150" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_150_fu_7361_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1812" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_103" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_103_fu_7365_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1813" filename="conv/conv_1.cpp" linenumber="26" name="tmp_279_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_279_cast_fu_7370_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1814" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_104" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_104_fu_7378_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1815" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_151" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_151_fu_7383_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1817" filename="conv/conv_1.cpp" linenumber="26" name="or_ln26_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln26_4_fu_7388_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1818" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_152" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_152_fu_7396_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1819" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_105" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_105_fu_7400_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1820" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_24_fu_7405_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1824" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_dEe_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1825" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1833" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1834" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_20_fu_7410_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1835" filename="conv/conv_1.cpp" linenumber="34" name="tmp_118" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_118_fu_7414_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1836" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_20_fu_7424_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1837" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_40" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_40_fu_7428_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1838" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_41" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_41_fu_7434_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1839" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_20_fu_7440_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1840" filename="conv/conv_1.cpp" linenumber="34" name="tmp_119" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_eOg_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1841" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_20_fu_7446_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1842" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_20_fu_7452_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1852" filename="conv/conv_1.cpp" linenumber="14" name="icmp_ln14_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_21_fu_7461_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1854" filename="conv/conv_1.cpp" linenumber="14" name="add_ln14_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln14_21_fu_7467_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1859" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_98" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_98_fu_7473_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1860" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_53" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_53_fu_7477_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1861" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_54" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_54_fu_7481_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1862" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_34" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_34_fu_7485_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1863" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_55" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_55_fu_7490_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1869" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_21_fu_7495_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1870" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_21_fu_7499_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1872" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_21_fu_7505_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1877" filename="conv/conv_1.cpp" linenumber="26" name="tmp_221" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_221_fu_7511_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1878" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_147" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_147_fu_7519_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1879" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_42" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_42_fu_7523_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1880" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_21_fu_7529_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1881" filename="conv/conv_1.cpp" linenumber="26" name="tmp_222" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_222_fu_7535_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1882" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_148" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_148_fu_7543_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1883" filename="conv/conv_1.cpp" linenumber="26" name="tmp_223" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_223_fu_7547_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1884" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_149" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_149_fu_7555_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1885" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_43" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_43_fu_7559_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1890" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_14_fu_7565_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1891" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_21_fu_7569_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1893" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_20_fu_7575_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1897" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_156" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_156_fu_7581_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1898" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_106" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_106_fu_7585_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1899" filename="conv/conv_1.cpp" linenumber="26" name="tmp_284_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_284_cast_fu_7590_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1900" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_107" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_107_fu_7598_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1901" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_157" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_157_fu_7603_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1903" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_41" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_41_fu_7608_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1904" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_158" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_158_fu_7614_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1905" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_108" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_108_fu_7618_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1906" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_25_fu_7623_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1910" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_dEe_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1911" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1919" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1920" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_21_fu_7628_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1921" filename="conv/conv_1.cpp" linenumber="34" name="tmp_120" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_120_fu_7632_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1922" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_21_fu_7642_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1923" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_42" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_42_fu_7646_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1924" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_43" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_43_fu_7652_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1925" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_21_fu_7658_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1926" filename="conv/conv_1.cpp" linenumber="34" name="tmp_121" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_eOg_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1927" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_21_fu_7664_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1928" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_21_fu_7670_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1938" filename="conv/conv_1.cpp" linenumber="14" name="icmp_ln14_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_22_fu_7679_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1940" filename="conv/conv_1.cpp" linenumber="14" name="add_ln14_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln14_22_fu_7685_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1945" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_103" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_103_fu_7691_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1946" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_56" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_56_fu_7695_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1947" filename="conv/conv_1.cpp" linenumber="35" name="tmp_219" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_219_fu_7699_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1948" filename="conv/conv_1.cpp" linenumber="35" name="tmp_220" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_220_fu_7708_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1949" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_57" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_57_fu_7716_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1955" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_22_fu_7721_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1956" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_22_fu_7725_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1958" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_22_fu_7731_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1963" filename="conv/conv_1.cpp" linenumber="26" name="tmp_224" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_224_fu_7737_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1964" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_153" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_153_fu_7745_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1965" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_44" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_44_fu_7749_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1966" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_22_fu_7755_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1967" filename="conv/conv_1.cpp" linenumber="26" name="tmp_225" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_225_fu_7761_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1968" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_154" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_154_fu_7769_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1969" filename="conv/conv_1.cpp" linenumber="26" name="tmp_226" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_226_fu_7773_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1970" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_155" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_155_fu_7781_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1971" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_45" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_45_fu_7785_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1976" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_15_fu_7791_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1977" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_22_fu_7795_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1979" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_21_fu_7801_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1983" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_162" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_162_fu_7807_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1984" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_109" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_109_fu_7811_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1985" filename="conv/conv_1.cpp" linenumber="26" name="tmp_292_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_292_cast_fu_7816_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1986" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_110" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_110_fu_7824_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1987" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_163" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_163_fu_7829_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1989" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_42" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_42_fu_7834_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1990" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_164" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_164_fu_7840_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1991" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_111" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_111_fu_7844_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1992" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_26_fu_7849_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1996" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_dEe_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1997" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2005" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2006" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_22_fu_7854_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2007" filename="conv/conv_1.cpp" linenumber="34" name="tmp_122" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_122_fu_7858_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2008" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_22_fu_7868_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2009" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_44" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_44_fu_7872_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2010" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_45" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_45_fu_7878_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2011" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_22_fu_7884_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2012" filename="conv/conv_1.cpp" linenumber="34" name="tmp_123" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_eOg_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2013" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_22_fu_7890_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2014" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_22_fu_7896_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2024" filename="conv/conv_1.cpp" linenumber="14" name="icmp_ln14_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_23_fu_7905_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2026" filename="conv/conv_1.cpp" linenumber="14" name="add_ln14_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln14_23_fu_7911_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2031" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_108" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_108_fu_7917_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2032" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_58" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_58_fu_7921_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2033" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_59" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_59_fu_7925_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2034" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_35" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_35_fu_7929_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2035" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_60" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_60_fu_7934_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2041" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_23_fu_7939_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2042" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_23_fu_7943_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2044" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_23_fu_7949_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2049" filename="conv/conv_1.cpp" linenumber="26" name="tmp_229" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_229_fu_7955_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2050" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_159" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_159_fu_7963_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2051" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_46" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_46_fu_7967_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2052" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_23_fu_7973_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2053" filename="conv/conv_1.cpp" linenumber="26" name="tmp_230" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_230_fu_7979_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2054" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_160" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_160_fu_7987_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2055" filename="conv/conv_1.cpp" linenumber="26" name="tmp_231" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_231_fu_7991_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2056" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_161" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_161_fu_7999_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2057" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_47" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_47_fu_8003_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2062" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_16_fu_8009_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2063" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_23_fu_8013_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2065" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_22_fu_8019_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2069" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_168" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_168_fu_8025_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2070" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_112" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_112_fu_8029_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2071" filename="conv/conv_1.cpp" linenumber="26" name="tmp_297_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_297_cast_fu_8034_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2072" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_113" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_113_fu_8042_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2073" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_169" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_169_fu_8047_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2075" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_43" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_43_fu_8052_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2076" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_170" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_170_fu_8058_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2077" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_114" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_114_fu_8062_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2078" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_27_fu_8067_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2082" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_dEe_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2083" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2091" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2092" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_23_fu_8072_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2093" filename="conv/conv_1.cpp" linenumber="34" name="tmp_124" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_124_fu_8076_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2094" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_23_fu_8086_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2095" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_46" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_46_fu_8090_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2096" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_47" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_47_fu_8096_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2097" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_23_fu_8102_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2098" filename="conv/conv_1.cpp" linenumber="34" name="tmp_125" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_eOg_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2099" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_23_fu_8108_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2100" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_23_fu_8114_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2110" filename="conv/conv_1.cpp" linenumber="14" name="icmp_ln14_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_24_fu_8123_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2112" filename="conv/conv_1.cpp" linenumber="14" name="add_ln14_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln14_24_fu_8129_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2117" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_113" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_113_fu_8135_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2118" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_61" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_61_fu_8139_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2119" filename="conv/conv_1.cpp" linenumber="35" name="tmp_227" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_227_fu_8143_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2120" filename="conv/conv_1.cpp" linenumber="35" name="tmp_228" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_228_fu_8152_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2121" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_62" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_62_fu_8160_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2127" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_24_fu_8165_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2128" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_24_fu_8169_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2130" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_24_fu_8175_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2135" filename="conv/conv_1.cpp" linenumber="26" name="tmp_232" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_232_fu_8181_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2136" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_165" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_165_fu_8189_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2137" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_48" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_48_fu_8193_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2138" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_24_fu_8199_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2139" filename="conv/conv_1.cpp" linenumber="26" name="tmp_233" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_233_fu_8205_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2140" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_166" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_166_fu_8213_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2141" filename="conv/conv_1.cpp" linenumber="26" name="tmp_234" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_234_fu_8217_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2142" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_167" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_167_fu_8225_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2143" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_49" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_49_fu_8229_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2148" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_24_fu_8235_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2150" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_23_fu_8241_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2154" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_174" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_174_fu_8247_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2155" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_115" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_115_fu_8251_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2156" filename="conv/conv_1.cpp" linenumber="26" name="tmp_302_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_302_cast_fu_8256_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2157" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_116" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_116_fu_8264_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2158" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_175" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_175_fu_8269_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2160" filename="conv/conv_1.cpp" linenumber="26" name="or_ln26_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln26_5_fu_8274_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2161" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_2_fu_8282_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2162" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_176" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_176_fu_8286_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2163" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_117" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_117_fu_8290_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2164" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_28_fu_8295_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2168" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_dEe_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2169" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2177" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2178" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_24_fu_8300_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2179" filename="conv/conv_1.cpp" linenumber="34" name="tmp_126" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_126_fu_8304_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2180" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_24_fu_8314_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2181" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_48" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_48_fu_8318_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2182" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_49" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_49_fu_8324_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2183" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_24_fu_8330_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2184" filename="conv/conv_1.cpp" linenumber="34" name="tmp_127" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_eOg_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2185" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_24_fu_8336_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2186" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_24_fu_8342_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2196" filename="conv/conv_1.cpp" linenumber="14" name="icmp_ln14_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_25_fu_8351_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2198" filename="conv/conv_1.cpp" linenumber="14" name="add_ln14_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln14_25_fu_8357_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2203" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_118" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_118_fu_8363_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2204" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_63" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_63_fu_8367_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2205" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_64" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_64_fu_8371_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2206" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_36" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_36_fu_8375_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2207" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_65" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_65_fu_8380_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2213" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_25_fu_8385_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2214" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_25_fu_8389_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2216" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_25_fu_8395_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2221" filename="conv/conv_1.cpp" linenumber="26" name="tmp_235" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_235_fu_8401_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2222" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_171" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_171_fu_8409_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2223" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_50" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_50_fu_8413_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2224" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_25_fu_8419_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2225" filename="conv/conv_1.cpp" linenumber="26" name="tmp_236" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_236_fu_8425_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2226" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_172" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_172_fu_8433_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2227" filename="conv/conv_1.cpp" linenumber="26" name="tmp_237" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_237_fu_8437_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2228" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_173" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_173_fu_8445_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2229" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_51" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_51_fu_8449_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2234" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_17_fu_8455_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2235" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_25_fu_8459_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2237" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_24_fu_8465_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2241" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_177" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_177_fu_8471_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2242" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_118" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_118_fu_8475_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2243" filename="conv/conv_1.cpp" linenumber="26" name="tmp_304_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_304_cast_fu_8480_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2244" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_119" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_119_fu_8488_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2245" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_178" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_178_fu_8493_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2247" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_44" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_44_fu_8498_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2248" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_3_fu_8504_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2249" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_179" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_179_fu_8508_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2250" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_120" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_120_fu_8512_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2251" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_29_fu_8517_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2255" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_dEe_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2256" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2264" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2265" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_25_fu_8522_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2266" filename="conv/conv_1.cpp" linenumber="34" name="tmp_128" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_128_fu_8526_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2267" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_25_fu_8536_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2268" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_50" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_50_fu_8540_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2269" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_51" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_51_fu_8546_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2270" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_25_fu_8552_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2271" filename="conv/conv_1.cpp" linenumber="34" name="tmp_129" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_eOg_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2272" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_25_fu_8558_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2273" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_25_fu_8564_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<\/annotationInfo>
</annotationInfo>
