Release 10.1.03 - xst K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /afs/athena.mit.edu/user/p/w/pwh/Desktop/6.111/Recorder-Hero/src/pwh_lab/rh_video_display/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to /afs/athena.mit.edu/user/p/w/pwh/Desktop/6.111/Recorder-Hero/src/pwh_lab/rh_video_display/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: lab3.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lab3.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lab3"
Output Format                      : NGC
Target Device                      : xc2v6000-4-bf957

---- Source Options
Top Module Name                    : lab3
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : lab3.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "font_rom.v" in library work
Compiling verilog file "display_16hex.v" in library work
Module <font_rom> compiled
Compiling verilog file "cstringdisp.v" in library work
Module <display_16hex> compiled
Compiling verilog file "counter.v" in library work
Module <char_string_display> compiled
Compiling verilog file "blob.v" in library work
Module <counter> compiled
Compiling verilog file "rh_video_display.v" in library work
Module <blob> compiled
Module <debounce> compiled
Module <lab3> compiled
Module <xvga> compiled
Module <rh_display> compiled
No errors in compilation
Analysis of file <"lab3.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <lab3> in library <work>.

Analyzing hierarchy for module <debounce> in library <work>.

Analyzing hierarchy for module <xvga> in library <work>.

Analyzing hierarchy for module <rh_display> in library <work> with parameters.
	ACTION_LINE_X = "00000000000000000000000001001000"
	COLOR = "111111111111111111111111"
	FIRST_LETTER = "00000000000000000000001000100110"
	NOTE_HEIGHT = "00000000000000000000000000011000"
	NOTE_WIDTH = "00000000000000000000000001000000"
	SCREEN_HEIGHT = "1011111111"
	SCREEN_WIDTH = "01111111111"

Analyzing hierarchy for module <display_16hex> in library <work>.

Analyzing hierarchy for module <counter> in library <work>.

Analyzing hierarchy for module <blob> in library <work> with parameters.
	HEIGHT = "00000000000000000000000000011000"
	WIDTH = "00000000000000000000000001000000"

Analyzing hierarchy for module <char_string_display> in library <work> with parameters.
	NCHAR = "00000000000000000000000000000001"
	NCHAR_BITS = "00000000000000000000000000000011"

WARNING:Xst:2591 - "rh_video_display.v" line 331: attribute on instance <CLKFX_DIVIDE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "rh_video_display.v" line 331: attribute on instance <CLKFX_MULTIPLY> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "rh_video_display.v" line 331: attribute on instance <CLKIN_PERIOD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "rh_video_display.v" line 331: attribute on instance <CLK_FEEDBACK> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <lab3>.
Module <lab3> is correct for synthesis.
 
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <vclk1> in unit <lab3>.
    Set user-defined property "CLKFX_DIVIDE =  10" for instance <vclk1> in unit <lab3>.
    Set user-defined property "CLKFX_MULTIPLY =  24" for instance <vclk1> in unit <lab3>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <vclk1> in unit <lab3>.
    Set user-defined property "CLKIN_PERIOD =  37.0000000000000000" for instance <vclk1> in unit <lab3>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <vclk1> in unit <lab3>.
    Set user-defined property "CLK_FEEDBACK =  NONE" for instance <vclk1> in unit <lab3>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <vclk1> in unit <lab3>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <vclk1> in unit <lab3>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <vclk1> in unit <lab3>.
    Set user-defined property "DSS_MODE =  NONE" for instance <vclk1> in unit <lab3>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <vclk1> in unit <lab3>.
    Set user-defined property "FACTORY_JF =  C080" for instance <vclk1> in unit <lab3>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <vclk1> in unit <lab3>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <vclk1> in unit <lab3>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <vclk1> in unit <lab3>.
    Set user-defined property "INIT =  FFFF" for instance <reset_sr> in unit <lab3>.
Analyzing module <debounce> in library <work>.
Module <debounce> is correct for synthesis.
 
Analyzing module <xvga> in library <work>.
Module <xvga> is correct for synthesis.
 
Analyzing module <rh_display> in library <work>.
	ACTION_LINE_X = 32'sb00000000000000000000000001001000
	COLOR = 24'b111111111111111111111111
	FIRST_LETTER = 32'sb00000000000000000000001000100110
	NOTE_HEIGHT = 32'sb00000000000000000000000000011000
	NOTE_WIDTH = 32'sb00000000000000000000000001000000
	SCREEN_HEIGHT = 10'b1011111111
	SCREEN_WIDTH = 11'b01111111111
Module <rh_display> is correct for synthesis.
 
Analyzing module <counter> in library <work>.
Module <counter> is correct for synthesis.
 
Analyzing module <blob> in library <work>.
	HEIGHT = 32'sb00000000000000000000000000011000
	WIDTH = 32'sb00000000000000000000000001000000
Module <blob> is correct for synthesis.
 
Analyzing module <char_string_display> in library <work>.
	NCHAR = 32'sb00000000000000000000000000000001
	NCHAR_BITS = 32'sb00000000000000000000000000000011
Module <char_string_display> is correct for synthesis.
 
    Set user-defined property "FPGA_DONT_TOUCH =  true" for instance <f> in unit <char_string_display>.
WARNING:Xst:37 - Detected unknown constraint/property "FPGA_DONT_TOUCH". This constraint/property is not supported by the current software release and will be ignored.
Analyzing module <display_16hex> in library <work>.
INFO:Xst:1433 - Contents of array <dots> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <display_16hex> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2561 - Always blocking tristate driving signal <flash_data> in unit <lab3> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <ram0_data> in unit <lab3> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <lab3> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user2> in unit <lab3> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user3> in unit <lab3> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user4> in unit <lab3> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <ram1_data> in unit <lab3> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <daughtercard> in unit <lab3> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <systemace_data> in unit <lab3> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <tv_in_i2c_data> in unit <lab3> is removed.

Synthesizing Unit <debounce>.
    Related source file is "rh_video_display.v".
    Found 1-bit register for signal <clean>.
    Found 20-bit up counter for signal <count>.
    Found 1-bit xor2 for signal <count$xor0000> created at line 15.
    Found 1-bit register for signal <new>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <debounce> synthesized.


Synthesizing Unit <xvga>.
    Related source file is "rh_video_display.v".
    Found 10-bit up counter for signal <vcount>.
    Found 1-bit register for signal <vsync>.
    Found 11-bit up counter for signal <hcount>.
    Found 1-bit register for signal <blank>.
    Found 1-bit register for signal <hsync>.
    Found 1-bit register for signal <hblank>.
    Found 1-bit register for signal <vblank>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <xvga> synthesized.


Synthesizing Unit <display_16hex>.
    Related source file is "display_16hex.v".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 7                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | dreset (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16x40-bit ROM for signal <dots>.
    Found 1-bit register for signal <disp_ce_b>.
    Found 1-bit register for signal <disp_data_out>.
    Found 1-bit register for signal <disp_rs>.
    Found 1-bit register for signal <disp_reset_b>.
    Found 1-bit 40-to-1 multiplexer for signal <$varindex0000> created at line 160.
    Found 4-bit register for signal <char_index>.
    Found 4-bit subtractor for signal <char_index$addsub0000> created at line 166.
    Found 1-bit register for signal <clock>.
    Found 32-bit register for signal <control>.
    Found 5-bit up counter for signal <count>.
    Found 10-bit register for signal <dot_index>.
    Found 10-bit addsub for signal <dot_index$share0000> created at line 95.
    Found 4-bit 16-to-1 multiplexer for signal <nibble>.
    Found 8-bit down counter for signal <reset_count>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   5 Multiplexer(s).
Unit <display_16hex> synthesized.


Synthesizing Unit <counter>.
    Related source file is "counter.v".
WARNING:Xst:1780 - Signal <enable> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 27-bit comparator equal for signal <ready>.
    Found 27-bit up counter for signal <count>.
    Found 27-bit register for signal <goal>.
    Summary:
	inferred   1 Counter(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <counter> synthesized.


Synthesizing Unit <blob>.
    Related source file is "blob.v".
    Found 11-bit adder carry out for signal <add0000$addsub0000> created at line 16.
    Found 10-bit adder carry out for signal <add0001$addsub0000> created at line 16.
    Found 11-bit comparator greatequal for signal <pixel$cmp_ge0000> created at line 16.
    Found 10-bit comparator greatequal for signal <pixel$cmp_ge0001> created at line 16.
    Found 12-bit comparator less for signal <pixel$cmp_lt0000> created at line 16.
    Found 11-bit comparator less for signal <pixel$cmp_lt0001> created at line 16.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <blob> synthesized.


Synthesizing Unit <char_string_display>.
    Related source file is "cstringdisp.v".
WARNING:Xst:646 - Signal <voff<9:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <voff<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <hoff<10:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <hoff<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 11-bit adder carry out for signal <add0000$addsub0000> created at line 80.
    Found 10-bit adder carry out for signal <add0001$addsub0000> created at line 80.
    Found 3-bit adder for signal <column>.
    Found 1-bit xor2 for signal <cpixel$xor0000> created at line 79.
    Found 10-bit comparator greatequal for signal <dispflag$cmp_ge0000> created at line 80.
    Found 11-bit comparator greater for signal <dispflag$cmp_gt0000> created at line 80.
    Found 12-bit comparator lessequal for signal <dispflag$cmp_le0000> created at line 80.
    Found 11-bit comparator less for signal <dispflag$cmp_lt0000> created at line 80.
    Found 11-bit adder for signal <font_addr>.
    Found 7x4-bit multiplier for signal <font_addr$mult0000> created at line 74.
    Found 11-bit subtractor for signal <hoff>.
    Found 11-bit subtractor for signal <hoff$addsub0000> created at line 59.
    Found 10-bit subtractor for signal <voff>.
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   4 Comparator(s).
	inferred   7 Multiplexer(s).
Unit <char_string_display> synthesized.


Synthesizing Unit <rh_display>.
    Related source file is "rh_video_display.v".
WARNING:Xst:647 - Input <tempo> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <temp_tempo> is used but never assigned. This sourceless signal will be automatically connected to value 01111011111110100100100000.
    Found 10-bit comparator greatequal for signal <action_line$cmp_ge0000> created at line 699.
    Found 11-bit register for signal <lead_note_x>.
    Found 11-bit addsub for signal <lead_note_x$share0000>.
    Found 1-bit register for signal <load_tempo>.
    Found 160-bit register for signal <note_y_pos>.
    Found 384-bit register for signal <onscreen_notes>.
    Found 11-bit comparator greater for signal <onscreen_notes_0$cmp_gt0000> created at line 706.
INFO:Xst:738 - HDL ADVISOR - 384 flip-flops were inferred for signal <onscreen_notes>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 556 D-type flip-flop(s).
	inferred  16 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <rh_display> synthesized.


Synthesizing Unit <lab3>.
    Related source file is "rh_video_display.v".
WARNING:Xst:2565 - Inout <user3<28>> is never assigned.
WARNING:Xst:2565 - Inout <user3<4>> is never assigned.
WARNING:Xst:2565 - Inout <user3<29>> is never assigned.
WARNING:Xst:2565 - Inout <user3<5>> is never assigned.
WARNING:Xst:647 - Input <button0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user3<6>> is never assigned.
WARNING:Xst:2565 - Inout <user3<7>> is never assigned.
WARNING:Xst:2565 - Inout <user3<8>> is never assigned.
WARNING:Xst:2565 - Inout <user3<9>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<10>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<11>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<11>> is never assigned.
WARNING:Xst:647 - Input <clock1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clock2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<12>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<13>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<13>> is never assigned.
WARNING:Xst:647 - Input <tv_in_aef> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<14>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<14>> is never assigned.
WARNING:Xst:647 - Input <tv_in_aff> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<20>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<21>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<16>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<22>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<17>> is never assigned.
WARNING:Xst:647 - Input <systemace_irq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<18>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<23>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<0>> is never assigned.
WARNING:Xst:647 - Input <clock_feedback_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<19>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<24>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<1>> is never assigned.
WARNING:Xst:647 - Input <disp_data_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<25>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<30>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <user2<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<31>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<26>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <user2<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<32>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<27>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <user2<13>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<33>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<28>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <user4<0>> is never assigned.
WARNING:Xst:2565 - Inout <user2<14>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<34>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<29>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <user4<1>> is never assigned.
WARNING:Xst:2565 - Inout <user2<15>> is never assigned.
WARNING:Xst:2565 - Inout <user2<20>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<40>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<35>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <user4<2>> is never assigned.
WARNING:Xst:2565 - Inout <user2<21>> is never assigned.
WARNING:Xst:2565 - Inout <user2<16>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<41>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<36>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<0>> is never assigned.
WARNING:Xst:2565 - Inout <user4<3>> is never assigned.
WARNING:Xst:2565 - Inout <user2<17>> is never assigned.
WARNING:Xst:2565 - Inout <user2<22>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<37>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<42>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <user1<1>> is never assigned.
WARNING:Xst:2565 - Inout <user4<4>> is never assigned.
WARNING:Xst:2565 - Inout <user2<23>> is never assigned.
WARNING:Xst:2565 - Inout <user2<18>> is never assigned.
WARNING:Xst:647 - Input <keyboard_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<38>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<43>> is never assigned.
WARNING:Xst:2565 - Inout <user1<2>> is never assigned.
WARNING:Xst:2565 - Inout <user4<5>> is never assigned.
WARNING:Xst:2565 - Inout <user2<24>> is never assigned.
WARNING:Xst:2565 - Inout <user2<19>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<39>> is never assigned.
WARNING:Xst:2565 - Inout <user1<3>> is never assigned.
WARNING:Xst:2565 - Inout <tv_in_i2c_data> is never assigned.
WARNING:Xst:2565 - Inout <user4<6>> is never assigned.
WARNING:Xst:2565 - Inout <user2<30>> is never assigned.
WARNING:Xst:2565 - Inout <user2<25>> is never assigned.
WARNING:Xst:2565 - Inout <user1<4>> is never assigned.
WARNING:Xst:2565 - Inout <user4<7>> is never assigned.
WARNING:Xst:2565 - Inout <user2<26>> is never assigned.
WARNING:Xst:2565 - Inout <user2<31>> is never assigned.
WARNING:Xst:2565 - Inout <user1<5>> is never assigned.
WARNING:Xst:647 - Input <flash_sts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<8>> is never assigned.
WARNING:Xst:647 - Input <rs232_rxd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<27>> is never assigned.
WARNING:Xst:2565 - Inout <user1<6>> is never assigned.
WARNING:Xst:2565 - Inout <user4<9>> is never assigned.
WARNING:Xst:2565 - Inout <user2<28>> is never assigned.
WARNING:Xst:647 - Input <mouse_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user1<7>> is never assigned.
WARNING:Xst:647 - Input <rs232_cts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<29>> is never assigned.
WARNING:Xst:2565 - Inout <user1<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<9>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<0>> is never assigned.
WARNING:Xst:2565 - Inout <user4<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<1>> is never assigned.
WARNING:Xst:647 - Input <switch<7:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<2>> is never assigned.
WARNING:Xst:2565 - Inout <user4<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<3>> is never assigned.
WARNING:Xst:2565 - Inout <user4<13>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<4>> is never assigned.
WARNING:Xst:2565 - Inout <user4<14>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<5>> is never assigned.
WARNING:Xst:2565 - Inout <user4<20>> is never assigned.
WARNING:Xst:2565 - Inout <user4<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<6>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <user4<16>> is never assigned.
WARNING:Xst:2565 - Inout <user4<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<7>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <user4<22>> is never assigned.
WARNING:Xst:2565 - Inout <user4<17>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<8>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <user4<23>> is never assigned.
WARNING:Xst:2565 - Inout <user4<18>> is never assigned.
WARNING:Xst:647 - Input <button_left> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<9>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <user4<19>> is never assigned.
WARNING:Xst:2565 - Inout <user4<24>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <user4<30>> is never assigned.
WARNING:Xst:2565 - Inout <user4<25>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<14>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <user4<26>> is never assigned.
WARNING:Xst:2565 - Inout <user4<31>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<20>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <user4<27>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<16>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<7>> is never assigned.
WARNING:Xst:647 - Input <tv_in_data_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<22>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<17>> is never assigned.
WARNING:Xst:647 - Input <tv_in_hff> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram0_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<10>> is never assigned.
WARNING:Xst:2565 - Inout <user4<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<23>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<18>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <user2<0>> is never assigned.
WARNING:Xst:2565 - Inout <user1<11>> is never assigned.
WARNING:Xst:647 - Input <tv_in_ycrcb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram0_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<24>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<19>> is never assigned.
WARNING:Xst:2565 - Inout <user2<1>> is never assigned.
WARNING:Xst:2565 - Inout <user1<12>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<25>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<30>> is never assigned.
WARNING:Xst:2565 - Inout <user1<13>> is never assigned.
WARNING:Xst:2565 - Inout <user2<2>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<31>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<26>> is never assigned.
WARNING:Xst:2565 - Inout <user2<3>> is never assigned.
WARNING:Xst:2565 - Inout <user1<14>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<32>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<27>> is never assigned.
WARNING:Xst:2565 - Inout <user2<4>> is never assigned.
WARNING:Xst:2565 - Inout <user1<15>> is never assigned.
WARNING:Xst:2565 - Inout <user1<20>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<14>> is never assigned.
WARNING:Xst:647 - Input <tv_in_line_clock1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<33>> is never assigned.
WARNING:Xst:647 - Input <tv_in_line_clock2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <user1<16>> is never assigned.
WARNING:Xst:2565 - Inout <user2<5>> is never assigned.
WARNING:Xst:2565 - Inout <user1<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<20>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<34>> is never assigned.
WARNING:Xst:647 - Input <keyboard_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <user1<17>> is never assigned.
WARNING:Xst:2565 - Inout <user2<6>> is never assigned.
WARNING:Xst:2565 - Inout <user1<22>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<16>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<35>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <user1<18>> is never assigned.
WARNING:Xst:2565 - Inout <user2<7>> is never assigned.
WARNING:Xst:2565 - Inout <user1<23>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<22>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<17>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <user1<24>> is never assigned.
WARNING:Xst:2565 - Inout <user2<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<19>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<23>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<18>> is never assigned.
WARNING:Xst:647 - Input <ac97_sdata_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <user1<25>> is never assigned.
WARNING:Xst:2565 - Inout <user2<9>> is never assigned.
WARNING:Xst:2565 - Inout <user1<30>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<24>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<19>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <user1<26>> is never assigned.
WARNING:Xst:2565 - Inout <user1<31>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<25>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<30>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <user1<27>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<31>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<26>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<14>> is never assigned.
WARNING:Xst:2565 - Inout <user1<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<32>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<27>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <user1<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<33>> is never assigned.
WARNING:Xst:647 - Input <systemace_mpbrdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<9>> is never assigned.
WARNING:Xst:647 - Input <button_right> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram0_data<34>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<35>> is never assigned.
WARNING:Xst:2565 - Inout <user3<10>> is never assigned.
WARNING:Xst:647 - Input <mouse_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user3<11>> is never assigned.
WARNING:Xst:2565 - Inout <user3<12>> is never assigned.
WARNING:Xst:2565 - Inout <user3<13>> is never assigned.
WARNING:Xst:647 - Input <ac97_bit_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user3<14>> is never assigned.
WARNING:Xst:2565 - Inout <user3<20>> is never assigned.
WARNING:Xst:2565 - Inout <user3<15>> is never assigned.
WARNING:Xst:2565 - Inout <user3<21>> is never assigned.
WARNING:Xst:2565 - Inout <user3<16>> is never assigned.
WARNING:Xst:2565 - Inout <user3<22>> is never assigned.
WARNING:Xst:2565 - Inout <user3<17>> is never assigned.
WARNING:Xst:2565 - Inout <user3<23>> is never assigned.
WARNING:Xst:2565 - Inout <user3<18>> is never assigned.
WARNING:Xst:2565 - Inout <user3<24>> is never assigned.
WARNING:Xst:2565 - Inout <user3<19>> is never assigned.
WARNING:Xst:2565 - Inout <user3<0>> is never assigned.
WARNING:Xst:2565 - Inout <user3<30>> is never assigned.
WARNING:Xst:2565 - Inout <user3<25>> is never assigned.
WARNING:Xst:2565 - Inout <user3<1>> is never assigned.
WARNING:Xst:2565 - Inout <user3<26>> is never assigned.
WARNING:Xst:2565 - Inout <user3<31>> is never assigned.
WARNING:Xst:2565 - Inout <user3<2>> is never assigned.
WARNING:Xst:2565 - Inout <user3<27>> is never assigned.
WARNING:Xst:2565 - Inout <user3<3>> is never assigned.
WARNING:Xst:646 - Signal <dispdata> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <notes<6>> equivalent to <notes<14>> has been removed
    Register <notes<7>> equivalent to <notes<15>> has been removed
    Found 1-bit register for signal <b>.
    Found 1-bit 4-to-1 multiplexer for signal <b$mux0000>.
    Found 32-bit up counter for signal <count>.
    Found 1-bit register for signal <hs>.
    Found 1-bit 4-to-1 multiplexer for signal <hs$mux0000>.
    Found 32-bit register for signal <notes<15:8>>.
    Found 24-bit register for signal <notes<5:0>>.
    Found 32-bit comparator greater for signal <notes_15$cmp_gt0000> created at line 379.
    Found 32-bit comparator greater for signal <notes_15$cmp_gt0001> created at line 387.
    Found 32-bit comparator greater for signal <notes_15$cmp_gt0002> created at line 395.
    Found 32-bit comparator greater for signal <notes_15$cmp_gt0003> created at line 403.
    Found 32-bit comparator greater for signal <notes_15$cmp_gt0004> created at line 411.
    Found 32-bit comparator greater for signal <notes_15$cmp_gt0005> created at line 419.
    Found 32-bit comparator greater for signal <notes_15$cmp_gt0006> created at line 427.
    Found 24-bit register for signal <rgb>.
    Found 24-bit 4-to-1 multiplexer for signal <rgb$mux0000>.
    Found 1-bit register for signal <vs>.
    Found 1-bit 4-to-1 multiplexer for signal <vs$mux0000>.
    Summary:
	inferred   1 Counter(s).
	inferred  83 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred  27 Multiplexer(s).
Unit <lab3> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x40-bit ROM                                         : 1
# Multipliers                                          : 7
 7x4-bit multiplier                                    : 7
# Adders/Subtractors                                   : 99
 10-bit adder carry out                                : 23
 10-bit addsub                                         : 1
 10-bit subtractor                                     : 7
 11-bit adder                                          : 22
 11-bit adder carry out                                : 23
 11-bit addsub                                         : 1
 11-bit subtractor                                     : 14
 3-bit adder                                           : 7
 4-bit subtractor                                      : 1
# Counters                                             : 10
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 20-bit up counter                                     : 3
 27-bit up counter                                     : 2
 32-bit up counter                                     : 1
 5-bit up counter                                      : 1
 8-bit down counter                                    : 1
# Registers                                            : 73
 1-bit register                                        : 20
 10-bit register                                       : 17
 11-bit register                                       : 1
 24-bit register                                       : 17
 27-bit register                                       : 2
 32-bit register                                       : 1
 4-bit register                                        : 15
# Comparators                                          : 103
 10-bit comparator greatequal                          : 24
 11-bit comparator greatequal                          : 16
 11-bit comparator greater                             : 8
 11-bit comparator less                                : 23
 12-bit comparator less                                : 16
 12-bit comparator lessequal                           : 7
 27-bit comparator equal                               : 2
 32-bit comparator greater                             : 7
# Multiplexers                                         : 55
 1-bit 3-to-1 multiplexer                              : 7
 1-bit 4-to-1 multiplexer                              : 10
 1-bit 40-to-1 multiplexer                             : 1
 1-bit 5-to-1 multiplexer                              : 7
 1-bit 6-to-1 multiplexer                              : 7
 1-bit 7-to-1 multiplexer                              : 7
 1-bit 8-to-1 multiplexer                              : 14
 24-bit 4-to-1 multiplexer                             : 1
 4-bit 16-to-1 multiplexer                             : 1
# Xors                                                 : 10
 1-bit xor2                                            : 10

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <hex_display/state/FSM> on signal <state[1:3]> with sequential encoding.
----------------------
 State    | Encoding
----------------------
 00000000 | 000
 00000001 | 001
 00000010 | 010
 00000011 | 011
 00000100 | 100
 00000101 | 101
 00000110 | 110
----------------------
Loading device for application Rf_Device from file '2v6000.nph' in environment /afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE.
Reading module "font_rom.ngo" ( "font_rom.ngo" unchanged since last run )...
Loading core <font_rom> for timing and area information for instance <f>.

Synthesizing (advanced) Unit <char_string_display>.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_font_addr_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_font_addr_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_font_addr_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_font_addr_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_font_addr_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_font_addr_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_font_addr_mult0000 by adding 1 register level(s).
Unit <char_string_display> synthesized (advanced).
WARNING:Xst:1710 - FF/Latch <note_y_pos_8_0> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_8_3> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_8_4> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_8_8> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_9_0> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_9_3> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_9_4> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_9_8> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_10_0> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_10_3> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_10_4> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_10_8> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_11_0> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_11_3> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_11_4> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_11_8> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_12_0> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_12_3> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_12_4> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_12_8> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_13_0> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_13_3> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_13_4> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_13_8> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_14_0> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_14_3> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_14_4> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_14_8> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_15_0> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_15_3> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_15_4> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_15_8> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_2_0> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_2_3> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_2_4> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_2_8> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_0_0> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_0_3> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_0_4> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_0_8> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_1_0> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_1_3> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_1_4> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_1_8> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_3_0> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_3_3> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_3_4> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_3_8> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_4_0> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_4_3> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_4_4> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_4_8> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_7_0> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_7_3> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_7_4> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_7_8> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_5_0> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_5_3> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_5_4> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_5_8> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_6_0> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_6_3> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_6_4> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_6_8> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <note_y_pos_6_1> in Unit <rh_display> is equivalent to the following 2 FFs/Latches, which will be removed : <note_y_pos_6_2> <note_y_pos_6_9> 
INFO:Xst:2261 - The FF/Latch <note_y_pos_10_1> in Unit <rh_display> is equivalent to the following 2 FFs/Latches, which will be removed : <note_y_pos_10_2> <note_y_pos_10_9> 
INFO:Xst:2261 - The FF/Latch <note_y_pos_4_1> in Unit <rh_display> is equivalent to the following 2 FFs/Latches, which will be removed : <note_y_pos_4_2> <note_y_pos_4_9> 
INFO:Xst:2261 - The FF/Latch <note_y_pos_2_1> in Unit <rh_display> is equivalent to the following 2 FFs/Latches, which will be removed : <note_y_pos_2_2> <note_y_pos_2_9> 
INFO:Xst:2261 - The FF/Latch <note_y_pos_0_1> in Unit <rh_display> is equivalent to the following 2 FFs/Latches, which will be removed : <note_y_pos_0_2> <note_y_pos_0_9> 
INFO:Xst:2261 - The FF/Latch <note_y_pos_15_1> in Unit <rh_display> is equivalent to the following 2 FFs/Latches, which will be removed : <note_y_pos_15_2> <note_y_pos_15_9> 
INFO:Xst:2261 - The FF/Latch <note_y_pos_13_1> in Unit <rh_display> is equivalent to the following 2 FFs/Latches, which will be removed : <note_y_pos_13_2> <note_y_pos_13_9> 
INFO:Xst:2261 - The FF/Latch <note_y_pos_7_1> in Unit <rh_display> is equivalent to the following 2 FFs/Latches, which will be removed : <note_y_pos_7_2> <note_y_pos_7_9> 
INFO:Xst:2261 - The FF/Latch <note_y_pos_11_1> in Unit <rh_display> is equivalent to the following 2 FFs/Latches, which will be removed : <note_y_pos_11_2> <note_y_pos_11_9> 
INFO:Xst:2261 - The FF/Latch <note_y_pos_5_1> in Unit <rh_display> is equivalent to the following 2 FFs/Latches, which will be removed : <note_y_pos_5_2> <note_y_pos_5_9> 
INFO:Xst:2261 - The FF/Latch <note_y_pos_3_1> in Unit <rh_display> is equivalent to the following 2 FFs/Latches, which will be removed : <note_y_pos_3_2> <note_y_pos_3_9> 
INFO:Xst:2261 - The FF/Latch <note_y_pos_1_1> in Unit <rh_display> is equivalent to the following 2 FFs/Latches, which will be removed : <note_y_pos_1_2> <note_y_pos_1_9> 
INFO:Xst:2261 - The FF/Latch <note_y_pos_9_1> in Unit <rh_display> is equivalent to the following 2 FFs/Latches, which will be removed : <note_y_pos_9_2> <note_y_pos_9_9> 
INFO:Xst:2261 - The FF/Latch <note_y_pos_14_1> in Unit <rh_display> is equivalent to the following 2 FFs/Latches, which will be removed : <note_y_pos_14_2> <note_y_pos_14_9> 
INFO:Xst:2261 - The FF/Latch <note_y_pos_8_1> in Unit <rh_display> is equivalent to the following 2 FFs/Latches, which will be removed : <note_y_pos_8_2> <note_y_pos_8_9> 
INFO:Xst:2261 - The FF/Latch <note_y_pos_12_1> in Unit <rh_display> is equivalent to the following 2 FFs/Latches, which will be removed : <note_y_pos_12_2> <note_y_pos_12_9> 
WARNING:Xst:1710 - FF/Latch <notes_13_3> (without init value) has a constant value of 0 in block <lab3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <notes_15_3> (without init value) has a constant value of 0 in block <lab3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <notes_14_3> (without init value) has a constant value of 0 in block <lab3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <notes_12_3> (without init value) has a constant value of 0 in block <lab3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <notes_11_3> (without init value) has a constant value of 0 in block <lab3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <notes_8_3> (without init value) has a constant value of 0 in block <lab3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <notes_10_3> (without init value) has a constant value of 0 in block <lab3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <notes_9_3> (without init value) has a constant value of 0 in block <lab3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <notes_5_3> (without init value) has a constant value of 0 in block <lab3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <notes_4_3> (without init value) has a constant value of 0 in block <lab3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <notes_1_3> (without init value) has a constant value of 0 in block <lab3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <notes_3_3> (without init value) has a constant value of 0 in block <lab3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <notes_2_3> (without init value) has a constant value of 0 in block <lab3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <notes_0_3> (without init value) has a constant value of 0 in block <lab3>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <notes_13_0> in Unit <lab3> is equivalent to the following 6 FFs/Latches, which will be removed : <notes_15_0> <notes_11_0> <notes_9_0> <notes_5_0> <notes_1_0> <notes_3_0> 
INFO:Xst:2261 - The FF/Latch <notes_14_0> in Unit <lab3> is equivalent to the following 6 FFs/Latches, which will be removed : <notes_12_0> <notes_8_0> <notes_10_0> <notes_4_0> <notes_2_0> <notes_0_0> 
INFO:Xst:2261 - The FF/Latch <notes_13_2> in Unit <lab3> is equivalent to the following FF/Latch, which will be removed : <notes_5_2> 
WARNING:Xst:1710 - FF/Latch <goal_0> (without init value) has a constant value of 0 in block <c2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <goal_1> (without init value) has a constant value of 0 in block <c2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <goal_2> (without init value) has a constant value of 1 in block <c2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <goal_3> (without init value) has a constant value of 0 in block <c2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <goal_4> (without init value) has a constant value of 0 in block <c2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <goal_5> (without init value) has a constant value of 1 in block <c2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <goal_6> (without init value) has a constant value of 0 in block <c2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <goal_7> (without init value) has a constant value of 1 in block <c2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <goal_8> (without init value) has a constant value of 1 in block <c2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <goal_9> (without init value) has a constant value of 1 in block <c2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <goal_10> (without init value) has a constant value of 1 in block <c2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <goal_11> (without init value) has a constant value of 1 in block <c2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <goal_12> (without init value) has a constant value of 1 in block <c2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <goal_13> (without init value) has a constant value of 1 in block <c2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <goal_14> (without init value) has a constant value of 0 in block <c2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <goal_15> (without init value) has a constant value of 1 in block <c2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <goal_16> (without init value) has a constant value of 1 in block <c2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <goal_17> (without init value) has a constant value of 1 in block <c2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <goal_18> (without init value) has a constant value of 1 in block <c2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <goal_19> (without init value) has a constant value of 0 in block <c2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <goal_20> (without init value) has a constant value of 0 in block <c2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <goal_21> (without init value) has a constant value of 0 in block <c2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <goal_22> (without init value) has a constant value of 0 in block <c2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <goal_23> (without init value) has a constant value of 0 in block <c2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <goal_24> (without init value) has a constant value of 0 in block <c2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <goal_25> (without init value) has a constant value of 0 in block <c2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <goal_26> (without init value) has a constant value of 0 in block <c2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <goal_0> (without init value) has a constant value of 0 in block <c>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <goal_1> (without init value) has a constant value of 0 in block <c>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <goal_2> (without init value) has a constant value of 0 in block <c>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <goal_3> (without init value) has a constant value of 0 in block <c>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <goal_4> (without init value) has a constant value of 0 in block <c>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <goal_5> (without init value) has a constant value of 1 in block <c>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <goal_6> (without init value) has a constant value of 0 in block <c>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <goal_7> (without init value) has a constant value of 0 in block <c>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <goal_8> (without init value) has a constant value of 1 in block <c>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <goal_9> (without init value) has a constant value of 0 in block <c>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <goal_10> (without init value) has a constant value of 0 in block <c>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <goal_11> (without init value) has a constant value of 1 in block <c>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <goal_12> (without init value) has a constant value of 0 in block <c>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <goal_13> (without init value) has a constant value of 1 in block <c>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <goal_14> (without init value) has a constant value of 1 in block <c>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <goal_15> (without init value) has a constant value of 1 in block <c>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <goal_16> (without init value) has a constant value of 1 in block <c>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <goal_17> (without init value) has a constant value of 1 in block <c>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <goal_18> (without init value) has a constant value of 1 in block <c>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <goal_19> (without init value) has a constant value of 1 in block <c>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <goal_20> (without init value) has a constant value of 0 in block <c>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <goal_21> (without init value) has a constant value of 1 in block <c>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <goal_22> (without init value) has a constant value of 1 in block <c>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <goal_23> (without init value) has a constant value of 1 in block <c>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <goal_24> (without init value) has a constant value of 1 in block <c>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <goal_25> (without init value) has a constant value of 0 in block <c>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <goal_26> (without init value) has a constant value of 0 in block <c>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x40-bit ROM                                         : 1
# Multipliers                                          : 7
 7x4-bit multiplier                                    : 7
# Adders/Subtractors                                   : 85
 10-bit adder carry out                                : 23
 10-bit addsub                                         : 1
 11-bit adder                                          : 22
 11-bit adder carry out                                : 23
 11-bit addsub                                         : 1
 4-bit subtractor                                      : 1
 4-bit subtractor borrow in                            : 7
 5-bit subtractor                                      : 7
# Counters                                             : 10
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 20-bit up counter                                     : 3
 27-bit up counter                                     : 2
 32-bit up counter                                     : 1
 5-bit up counter                                      : 1
 8-bit down counter                                    : 1
# Registers                                            : 635
 Flip-Flops                                            : 635
# Comparators                                          : 103
 10-bit comparator greatequal                          : 24
 11-bit comparator greatequal                          : 16
 11-bit comparator greater                             : 8
 11-bit comparator less                                : 23
 12-bit comparator less                                : 16
 12-bit comparator lessequal                           : 7
 27-bit comparator equal                               : 2
 32-bit comparator greater                             : 7
# Multiplexers                                         : 55
 1-bit 3-to-1 multiplexer                              : 7
 1-bit 4-to-1 multiplexer                              : 10
 1-bit 40-to-1 multiplexer                             : 1
 1-bit 5-to-1 multiplexer                              : 7
 1-bit 6-to-1 multiplexer                              : 7
 1-bit 7-to-1 multiplexer                              : 7
 1-bit 8-to-1 multiplexer                              : 14
 24-bit 4-to-1 multiplexer                             : 1
 4-bit 16-to-1 multiplexer                             : 1
# Xors                                                 : 10
 1-bit xor2                                            : 10

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <c2/goal_26> in Unit <rh_display> is equivalent to the following 26 FFs/Latches, which will be removed : <c2/goal_25> <c2/goal_24> <c2/goal_23> <c2/goal_22> <c2/goal_21> <c2/goal_20> <c2/goal_19> <c2/goal_14> <c2/goal_6> <c2/goal_4> <c2/goal_3> <c2/goal_1> <c2/goal_0> <c/goal_26> <c/goal_25> <c/goal_20> <c/goal_12> <c/goal_10> <c/goal_9> <c/goal_7> <c/goal_6> <c/goal_4> <c/goal_3> <c/goal_2> <c/goal_1> <c/goal_0> 
INFO:Xst:2261 - The FF/Latch <c2/goal_18> in Unit <rh_display> is equivalent to the following 26 FFs/Latches, which will be removed : <c2/goal_17> <c2/goal_16> <c2/goal_15> <c2/goal_13> <c2/goal_12> <c2/goal_11> <c2/goal_10> <c2/goal_9> <c2/goal_8> <c2/goal_7> <c2/goal_5> <c2/goal_2> <c/goal_24> <c/goal_23> <c/goal_22> <c/goal_21> <c/goal_19> <c/goal_18> <c/goal_17> <c/goal_16> <c/goal_15> <c/goal_14> <c/goal_13> <c/goal_11> <c/goal_8> <c/goal_5> 
WARNING:Xst:1710 - FF/Latch <c2/goal_26> (without init value) has a constant value of 0 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <c2/goal_18> (without init value) has a constant value of 1 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <note_y_pos_6_6> in Unit <rh_display> is equivalent to the following FF/Latch, which will be removed : <note_y_pos_14_6> 
INFO:Xst:2261 - The FF/Latch <note_y_pos_7_7> in Unit <rh_display> is equivalent to the following FF/Latch, which will be removed : <note_y_pos_15_7> 
INFO:Xst:2261 - The FF/Latch <note_y_pos_7_6> in Unit <rh_display> is equivalent to the following FF/Latch, which will be removed : <note_y_pos_15_6> 
INFO:Xst:2261 - The FF/Latch <note_y_pos_6_7> in Unit <rh_display> is equivalent to the following FF/Latch, which will be removed : <note_y_pos_14_7> 
INFO:Xst:2261 - The FF/Latch <note_y_pos_6_5> in Unit <rh_display> is equivalent to the following FF/Latch, which will be removed : <note_y_pos_14_5> 
INFO:Xst:2261 - The FF/Latch <note_y_pos_7_1> in Unit <rh_display> is equivalent to the following FF/Latch, which will be removed : <note_y_pos_15_1> 
INFO:Xst:2261 - The FF/Latch <note_y_pos_7_5> in Unit <rh_display> is equivalent to the following FF/Latch, which will be removed : <note_y_pos_15_5> 
INFO:Xst:2261 - The FF/Latch <note_y_pos_6_1> in Unit <rh_display> is equivalent to the following FF/Latch, which will be removed : <note_y_pos_14_1> 

Optimizing unit <lab3> ...

Optimizing unit <xvga> ...

Optimizing unit <display_16hex> ...

Optimizing unit <blob> ...

Optimizing unit <rh_display> ...
WARNING:Xst:1710 - FF/Latch <note_y_pos_2_1> (without init value) has a constant value of 1 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_0_1> (without init value) has a constant value of 1 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_1_1> (without init value) has a constant value of 1 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_3_1> (without init value) has a constant value of 1 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_4_1> (without init value) has a constant value of 1 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_7_1> (without init value) has a constant value of 1 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_5_1> (without init value) has a constant value of 1 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_6_1> (without init value) has a constant value of 1 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_8_1> (without init value) has a constant value of 1 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_9_1> (without init value) has a constant value of 1 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_10_1> (without init value) has a constant value of 1 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_11_1> (without init value) has a constant value of 1 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_12_1> (without init value) has a constant value of 1 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <note_y_pos_13_1> (without init value) has a constant value of 1 in block <rh_display>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <rh_disp/onscreen_notes_11_23> in Unit <lab3> is equivalent to the following 23 FFs/Latches, which will be removed : <rh_disp/onscreen_notes_11_22> <rh_disp/onscreen_notes_11_21> <rh_disp/onscreen_notes_11_20> <rh_disp/onscreen_notes_11_19> <rh_disp/onscreen_notes_11_18> <rh_disp/onscreen_notes_11_17> <rh_disp/onscreen_notes_11_16> <rh_disp/onscreen_notes_11_15> <rh_disp/onscreen_notes_11_14> <rh_disp/onscreen_notes_11_13> <rh_disp/onscreen_notes_11_12> <rh_disp/onscreen_notes_11_11> <rh_disp/onscreen_notes_11_10> <rh_disp/onscreen_notes_11_9> <rh_disp/onscreen_notes_11_8> <rh_disp/onscreen_notes_11_7> <rh_disp/onscreen_notes_11_6> <rh_disp/onscreen_notes_11_5> <rh_disp/onscreen_notes_11_4> <rh_disp/onscreen_notes_11_3> <rh_disp/onscreen_notes_11_2> <rh_disp/onscreen_notes_11_1> <rh_disp/onscreen_notes_11_0> 
INFO:Xst:2261 - The FF/Latch <rh_disp/onscreen_notes_4_23> in Unit <lab3> is equivalent to the following 23 FFs/Latches, which will be removed : <rh_disp/onscreen_notes_4_22> <rh_disp/onscreen_notes_4_21> <rh_disp/onscreen_notes_4_20> <rh_disp/onscreen_notes_4_19> <rh_disp/onscreen_notes_4_18> <rh_disp/onscreen_notes_4_17> <rh_disp/onscreen_notes_4_16> <rh_disp/onscreen_notes_4_15> <rh_disp/onscreen_notes_4_14> <rh_disp/onscreen_notes_4_13> <rh_disp/onscreen_notes_4_12> <rh_disp/onscreen_notes_4_11> <rh_disp/onscreen_notes_4_10> <rh_disp/onscreen_notes_4_9> <rh_disp/onscreen_notes_4_8> <rh_disp/onscreen_notes_4_7> <rh_disp/onscreen_notes_4_6> <rh_disp/onscreen_notes_4_5> <rh_disp/onscreen_notes_4_4> <rh_disp/onscreen_notes_4_3> <rh_disp/onscreen_notes_4_2> <rh_disp/onscreen_notes_4_1> <rh_disp/onscreen_notes_4_0> 
INFO:Xst:2261 - The FF/Latch <rh_disp/onscreen_notes_10_23> in Unit <lab3> is equivalent to the following 23 FFs/Latches, which will be removed : <rh_disp/onscreen_notes_10_22> <rh_disp/onscreen_notes_10_21> <rh_disp/onscreen_notes_10_20> <rh_disp/onscreen_notes_10_19> <rh_disp/onscreen_notes_10_18> <rh_disp/onscreen_notes_10_17> <rh_disp/onscreen_notes_10_16> <rh_disp/onscreen_notes_10_15> <rh_disp/onscreen_notes_10_14> <rh_disp/onscreen_notes_10_13> <rh_disp/onscreen_notes_10_12> <rh_disp/onscreen_notes_10_11> <rh_disp/onscreen_notes_10_10> <rh_disp/onscreen_notes_10_9> <rh_disp/onscreen_notes_10_8> <rh_disp/onscreen_notes_10_7> <rh_disp/onscreen_notes_10_6> <rh_disp/onscreen_notes_10_5> <rh_disp/onscreen_notes_10_4> <rh_disp/onscreen_notes_10_3> <rh_disp/onscreen_notes_10_2> <rh_disp/onscreen_notes_10_1> <rh_disp/onscreen_notes_10_0> 
INFO:Xst:2261 - The FF/Latch <rh_disp/onscreen_notes_3_23> in Unit <lab3> is equivalent to the following 23 FFs/Latches, which will be removed : <rh_disp/onscreen_notes_3_22> <rh_disp/onscreen_notes_3_21> <rh_disp/onscreen_notes_3_20> <rh_disp/onscreen_notes_3_19> <rh_disp/onscreen_notes_3_18> <rh_disp/onscreen_notes_3_17> <rh_disp/onscreen_notes_3_16> <rh_disp/onscreen_notes_3_15> <rh_disp/onscreen_notes_3_14> <rh_disp/onscreen_notes_3_13> <rh_disp/onscreen_notes_3_12> <rh_disp/onscreen_notes_3_11> <rh_disp/onscreen_notes_3_10> <rh_disp/onscreen_notes_3_9> <rh_disp/onscreen_notes_3_8> <rh_disp/onscreen_notes_3_7> <rh_disp/onscreen_notes_3_6> <rh_disp/onscreen_notes_3_5> <rh_disp/onscreen_notes_3_4> <rh_disp/onscreen_notes_3_3> <rh_disp/onscreen_notes_3_2> <rh_disp/onscreen_notes_3_1> <rh_disp/onscreen_notes_3_0> 
INFO:Xst:2261 - The FF/Latch <rh_disp/onscreen_notes_2_23> in Unit <lab3> is equivalent to the following 23 FFs/Latches, which will be removed : <rh_disp/onscreen_notes_2_22> <rh_disp/onscreen_notes_2_21> <rh_disp/onscreen_notes_2_20> <rh_disp/onscreen_notes_2_19> <rh_disp/onscreen_notes_2_18> <rh_disp/onscreen_notes_2_17> <rh_disp/onscreen_notes_2_16> <rh_disp/onscreen_notes_2_15> <rh_disp/onscreen_notes_2_14> <rh_disp/onscreen_notes_2_13> <rh_disp/onscreen_notes_2_12> <rh_disp/onscreen_notes_2_11> <rh_disp/onscreen_notes_2_10> <rh_disp/onscreen_notes_2_9> <rh_disp/onscreen_notes_2_8> <rh_disp/onscreen_notes_2_7> <rh_disp/onscreen_notes_2_6> <rh_disp/onscreen_notes_2_5> <rh_disp/onscreen_notes_2_4> <rh_disp/onscreen_notes_2_3> <rh_disp/onscreen_notes_2_2> <rh_disp/onscreen_notes_2_1> <rh_disp/onscreen_notes_2_0> 
INFO:Xst:2261 - The FF/Latch <rh_disp/onscreen_notes_1_23> in Unit <lab3> is equivalent to the following 23 FFs/Latches, which will be removed : <rh_disp/onscreen_notes_1_22> <rh_disp/onscreen_notes_1_21> <rh_disp/onscreen_notes_1_20> <rh_disp/onscreen_notes_1_19> <rh_disp/onscreen_notes_1_18> <rh_disp/onscreen_notes_1_17> <rh_disp/onscreen_notes_1_16> <rh_disp/onscreen_notes_1_15> <rh_disp/onscreen_notes_1_14> <rh_disp/onscreen_notes_1_13> <rh_disp/onscreen_notes_1_12> <rh_disp/onscreen_notes_1_11> <rh_disp/onscreen_notes_1_10> <rh_disp/onscreen_notes_1_9> <rh_disp/onscreen_notes_1_8> <rh_disp/onscreen_notes_1_7> <rh_disp/onscreen_notes_1_6> <rh_disp/onscreen_notes_1_5> <rh_disp/onscreen_notes_1_4> <rh_disp/onscreen_notes_1_3> <rh_disp/onscreen_notes_1_2> <rh_disp/onscreen_notes_1_1> <rh_disp/onscreen_notes_1_0> 
INFO:Xst:2261 - The FF/Latch <rh_disp/onscreen_notes_0_23> in Unit <lab3> is equivalent to the following 23 FFs/Latches, which will be removed : <rh_disp/onscreen_notes_0_22> <rh_disp/onscreen_notes_0_21> <rh_disp/onscreen_notes_0_20> <rh_disp/onscreen_notes_0_19> <rh_disp/onscreen_notes_0_18> <rh_disp/onscreen_notes_0_17> <rh_disp/onscreen_notes_0_16> <rh_disp/onscreen_notes_0_15> <rh_disp/onscreen_notes_0_14> <rh_disp/onscreen_notes_0_13> <rh_disp/onscreen_notes_0_12> <rh_disp/onscreen_notes_0_11> <rh_disp/onscreen_notes_0_10> <rh_disp/onscreen_notes_0_9> <rh_disp/onscreen_notes_0_8> <rh_disp/onscreen_notes_0_7> <rh_disp/onscreen_notes_0_6> <rh_disp/onscreen_notes_0_5> <rh_disp/onscreen_notes_0_4> <rh_disp/onscreen_notes_0_3> <rh_disp/onscreen_notes_0_2> <rh_disp/onscreen_notes_0_1> <rh_disp/onscreen_notes_0_0> 
INFO:Xst:2261 - The FF/Latch <rh_disp/onscreen_notes_15_23> in Unit <lab3> is equivalent to the following 23 FFs/Latches, which will be removed : <rh_disp/onscreen_notes_15_22> <rh_disp/onscreen_notes_15_21> <rh_disp/onscreen_notes_15_20> <rh_disp/onscreen_notes_15_19> <rh_disp/onscreen_notes_15_18> <rh_disp/onscreen_notes_15_17> <rh_disp/onscreen_notes_15_16> <rh_disp/onscreen_notes_15_15> <rh_disp/onscreen_notes_15_14> <rh_disp/onscreen_notes_15_13> <rh_disp/onscreen_notes_15_12> <rh_disp/onscreen_notes_15_11> <rh_disp/onscreen_notes_15_10> <rh_disp/onscreen_notes_15_9> <rh_disp/onscreen_notes_15_8> <rh_disp/onscreen_notes_15_7> <rh_disp/onscreen_notes_15_6> <rh_disp/onscreen_notes_15_5> <rh_disp/onscreen_notes_15_4> <rh_disp/onscreen_notes_15_3> <rh_disp/onscreen_notes_15_2> <rh_disp/onscreen_notes_15_1> <rh_disp/onscreen_notes_15_0> 
INFO:Xst:2261 - The FF/Latch <rh_disp/onscreen_notes_8_23> in Unit <lab3> is equivalent to the following 23 FFs/Latches, which will be removed : <rh_disp/onscreen_notes_8_22> <rh_disp/onscreen_notes_8_21> <rh_disp/onscreen_notes_8_20> <rh_disp/onscreen_notes_8_19> <rh_disp/onscreen_notes_8_18> <rh_disp/onscreen_notes_8_17> <rh_disp/onscreen_notes_8_16> <rh_disp/onscreen_notes_8_15> <rh_disp/onscreen_notes_8_14> <rh_disp/onscreen_notes_8_13> <rh_disp/onscreen_notes_8_12> <rh_disp/onscreen_notes_8_11> <rh_disp/onscreen_notes_8_10> <rh_disp/onscreen_notes_8_9> <rh_disp/onscreen_notes_8_8> <rh_disp/onscreen_notes_8_7> <rh_disp/onscreen_notes_8_6> <rh_disp/onscreen_notes_8_5> <rh_disp/onscreen_notes_8_4> <rh_disp/onscreen_notes_8_3> <rh_disp/onscreen_notes_8_2> <rh_disp/onscreen_notes_8_1> <rh_disp/onscreen_notes_8_0> 
INFO:Xst:2261 - The FF/Latch <rh_disp/onscreen_notes_14_23> in Unit <lab3> is equivalent to the following 23 FFs/Latches, which will be removed : <rh_disp/onscreen_notes_14_22> <rh_disp/onscreen_notes_14_21> <rh_disp/onscreen_notes_14_20> <rh_disp/onscreen_notes_14_19> <rh_disp/onscreen_notes_14_18> <rh_disp/onscreen_notes_14_17> <rh_disp/onscreen_notes_14_16> <rh_disp/onscreen_notes_14_15> <rh_disp/onscreen_notes_14_14> <rh_disp/onscreen_notes_14_13> <rh_disp/onscreen_notes_14_12> <rh_disp/onscreen_notes_14_11> <rh_disp/onscreen_notes_14_10> <rh_disp/onscreen_notes_14_9> <rh_disp/onscreen_notes_14_8> <rh_disp/onscreen_notes_14_7> <rh_disp/onscreen_notes_14_6> <rh_disp/onscreen_notes_14_5> <rh_disp/onscreen_notes_14_4> <rh_disp/onscreen_notes_14_3> <rh_disp/onscreen_notes_14_2> <rh_disp/onscreen_notes_14_1> <rh_disp/onscreen_notes_14_0> 
INFO:Xst:2261 - The FF/Latch <rh_disp/onscreen_notes_7_23> in Unit <lab3> is equivalent to the following 23 FFs/Latches, which will be removed : <rh_disp/onscreen_notes_7_22> <rh_disp/onscreen_notes_7_21> <rh_disp/onscreen_notes_7_20> <rh_disp/onscreen_notes_7_19> <rh_disp/onscreen_notes_7_18> <rh_disp/onscreen_notes_7_17> <rh_disp/onscreen_notes_7_16> <rh_disp/onscreen_notes_7_15> <rh_disp/onscreen_notes_7_14> <rh_disp/onscreen_notes_7_13> <rh_disp/onscreen_notes_7_12> <rh_disp/onscreen_notes_7_11> <rh_disp/onscreen_notes_7_10> <rh_disp/onscreen_notes_7_9> <rh_disp/onscreen_notes_7_8> <rh_disp/onscreen_notes_7_7> <rh_disp/onscreen_notes_7_6> <rh_disp/onscreen_notes_7_5> <rh_disp/onscreen_notes_7_4> <rh_disp/onscreen_notes_7_3> <rh_disp/onscreen_notes_7_2> <rh_disp/onscreen_notes_7_1> <rh_disp/onscreen_notes_7_0> 
INFO:Xst:2261 - The FF/Latch <rh_disp/onscreen_notes_6_23> in Unit <lab3> is equivalent to the following 23 FFs/Latches, which will be removed : <rh_disp/onscreen_notes_6_22> <rh_disp/onscreen_notes_6_21> <rh_disp/onscreen_notes_6_20> <rh_disp/onscreen_notes_6_19> <rh_disp/onscreen_notes_6_18> <rh_disp/onscreen_notes_6_17> <rh_disp/onscreen_notes_6_16> <rh_disp/onscreen_notes_6_15> <rh_disp/onscreen_notes_6_14> <rh_disp/onscreen_notes_6_13> <rh_disp/onscreen_notes_6_12> <rh_disp/onscreen_notes_6_11> <rh_disp/onscreen_notes_6_10> <rh_disp/onscreen_notes_6_9> <rh_disp/onscreen_notes_6_8> <rh_disp/onscreen_notes_6_7> <rh_disp/onscreen_notes_6_6> <rh_disp/onscreen_notes_6_5> <rh_disp/onscreen_notes_6_4> <rh_disp/onscreen_notes_6_3> <rh_disp/onscreen_notes_6_2> <rh_disp/onscreen_notes_6_1> <rh_disp/onscreen_notes_6_0> 
INFO:Xst:2261 - The FF/Latch <rh_disp/onscreen_notes_5_23> in Unit <lab3> is equivalent to the following 23 FFs/Latches, which will be removed : <rh_disp/onscreen_notes_5_22> <rh_disp/onscreen_notes_5_21> <rh_disp/onscreen_notes_5_20> <rh_disp/onscreen_notes_5_19> <rh_disp/onscreen_notes_5_18> <rh_disp/onscreen_notes_5_17> <rh_disp/onscreen_notes_5_16> <rh_disp/onscreen_notes_5_15> <rh_disp/onscreen_notes_5_14> <rh_disp/onscreen_notes_5_13> <rh_disp/onscreen_notes_5_12> <rh_disp/onscreen_notes_5_11> <rh_disp/onscreen_notes_5_10> <rh_disp/onscreen_notes_5_9> <rh_disp/onscreen_notes_5_8> <rh_disp/onscreen_notes_5_7> <rh_disp/onscreen_notes_5_6> <rh_disp/onscreen_notes_5_5> <rh_disp/onscreen_notes_5_4> <rh_disp/onscreen_notes_5_3> <rh_disp/onscreen_notes_5_2> <rh_disp/onscreen_notes_5_1> <rh_disp/onscreen_notes_5_0> 
INFO:Xst:2261 - The FF/Latch <rh_disp/onscreen_notes_9_23> in Unit <lab3> is equivalent to the following 23 FFs/Latches, which will be removed : <rh_disp/onscreen_notes_9_22> <rh_disp/onscreen_notes_9_21> <rh_disp/onscreen_notes_9_20> <rh_disp/onscreen_notes_9_19> <rh_disp/onscreen_notes_9_18> <rh_disp/onscreen_notes_9_17> <rh_disp/onscreen_notes_9_16> <rh_disp/onscreen_notes_9_15> <rh_disp/onscreen_notes_9_14> <rh_disp/onscreen_notes_9_13> <rh_disp/onscreen_notes_9_12> <rh_disp/onscreen_notes_9_11> <rh_disp/onscreen_notes_9_10> <rh_disp/onscreen_notes_9_9> <rh_disp/onscreen_notes_9_8> <rh_disp/onscreen_notes_9_7> <rh_disp/onscreen_notes_9_6> <rh_disp/onscreen_notes_9_5> <rh_disp/onscreen_notes_9_4> <rh_disp/onscreen_notes_9_3> <rh_disp/onscreen_notes_9_2> <rh_disp/onscreen_notes_9_1> <rh_disp/onscreen_notes_9_0> 
INFO:Xst:2261 - The FF/Latch <rh_disp/onscreen_notes_13_23> in Unit <lab3> is equivalent to the following 23 FFs/Latches, which will be removed : <rh_disp/onscreen_notes_13_22> <rh_disp/onscreen_notes_13_21> <rh_disp/onscreen_notes_13_20> <rh_disp/onscreen_notes_13_19> <rh_disp/onscreen_notes_13_18> <rh_disp/onscreen_notes_13_17> <rh_disp/onscreen_notes_13_16> <rh_disp/onscreen_notes_13_15> <rh_disp/onscreen_notes_13_14> <rh_disp/onscreen_notes_13_13> <rh_disp/onscreen_notes_13_12> <rh_disp/onscreen_notes_13_11> <rh_disp/onscreen_notes_13_10> <rh_disp/onscreen_notes_13_9> <rh_disp/onscreen_notes_13_8> <rh_disp/onscreen_notes_13_7> <rh_disp/onscreen_notes_13_6> <rh_disp/onscreen_notes_13_5> <rh_disp/onscreen_notes_13_4> <rh_disp/onscreen_notes_13_3> <rh_disp/onscreen_notes_13_2> <rh_disp/onscreen_notes_13_1> <rh_disp/onscreen_notes_13_0> 
INFO:Xst:2261 - The FF/Latch <rh_disp/onscreen_notes_12_23> in Unit <lab3> is equivalent to the following 23 FFs/Latches, which will be removed : <rh_disp/onscreen_notes_12_22> <rh_disp/onscreen_notes_12_21> <rh_disp/onscreen_notes_12_20> <rh_disp/onscreen_notes_12_19> <rh_disp/onscreen_notes_12_18> <rh_disp/onscreen_notes_12_17> <rh_disp/onscreen_notes_12_16> <rh_disp/onscreen_notes_12_15> <rh_disp/onscreen_notes_12_14> <rh_disp/onscreen_notes_12_13> <rh_disp/onscreen_notes_12_12> <rh_disp/onscreen_notes_12_11> <rh_disp/onscreen_notes_12_10> <rh_disp/onscreen_notes_12_9> <rh_disp/onscreen_notes_12_8> <rh_disp/onscreen_notes_12_7> <rh_disp/onscreen_notes_12_6> <rh_disp/onscreen_notes_12_5> <rh_disp/onscreen_notes_12_4> <rh_disp/onscreen_notes_12_3> <rh_disp/onscreen_notes_12_2> <rh_disp/onscreen_notes_12_1> <rh_disp/onscreen_notes_12_0> 
INFO:Xst:2261 - The FF/Latch <rgb_0> in Unit <lab3> is equivalent to the following 7 FFs/Latches, which will be removed : <rgb_1> <rgb_2> <rgb_3> <rgb_4> <rgb_5> <rgb_6> <rgb_7> 
INFO:Xst:2261 - The FF/Latch <rgb_16> in Unit <lab3> is equivalent to the following 7 FFs/Latches, which will be removed : <rgb_17> <rgb_18> <rgb_19> <rgb_20> <rgb_21> <rgb_22> <rgb_23> 
INFO:Xst:2261 - The FF/Latch <rgb_8> in Unit <lab3> is equivalent to the following 7 FFs/Latches, which will be removed : <rgb_9> <rgb_10> <rgb_11> <rgb_12> <rgb_13> <rgb_14> <rgb_15> 
Found area constraint ratio of 100 (+ 5) on block lab3, actual ratio is 2.
FlipFlop xvga1/hcount_0 has been replicated 3 time(s)
FlipFlop xvga1/hcount_1 has been replicated 3 time(s)
FlipFlop xvga1/hcount_10 has been replicated 2 time(s)
FlipFlop xvga1/hcount_2 has been replicated 3 time(s)
FlipFlop xvga1/hcount_3 has been replicated 2 time(s)
FlipFlop xvga1/hcount_4 has been replicated 3 time(s)
FlipFlop xvga1/hcount_5 has been replicated 2 time(s)
FlipFlop xvga1/hcount_7 has been replicated 2 time(s)
FlipFlop xvga1/hcount_8 has been replicated 2 time(s)
FlipFlop xvga1/hcount_9 has been replicated 2 time(s)
FlipFlop xvga1/vcount_0 has been replicated 2 time(s)
FlipFlop xvga1/vcount_1 has been replicated 1 time(s)
FlipFlop xvga1/vcount_2 has been replicated 1 time(s)
FlipFlop xvga1/vcount_3 has been replicated 1 time(s)
FlipFlop xvga1/vcount_6 has been replicated 2 time(s)
FlipFlop xvga1/vcount_7 has been replicated 2 time(s)
FlipFlop xvga1/vcount_8 has been replicated 2 time(s)
FlipFlop xvga1/vcount_9 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <lab3> :
	Found 7-bit shift register for signal <hex_display/control_30>.
	Found 7-bit shift register for signal <hex_display/control_22>.
	Found 7-bit shift register for signal <hex_display/control_14>.
	Found 7-bit shift register for signal <hex_display/control_6>.
Unit <lab3> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 358
 Flip-Flops                                            : 358
# Shift Registers                                      : 4
 7-bit shift register                                  : 4

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : lab3.ngr
Top Level Output File Name         : lab3
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 576

Cell Usage :
# BELS                             : 3114
#      GND                         : 8
#      INV                         : 171
#      LUT1                        : 364
#      LUT2                        : 504
#      LUT2_L                      : 2
#      LUT3                        : 183
#      LUT3_D                      : 9
#      LUT3_L                      : 5
#      LUT4                        : 349
#      LUT4_D                      : 8
#      LUT4_L                      : 15
#      MUXCY                       : 1157
#      MUXF5                       : 50
#      MUXF6                       : 15
#      MUXF7                       : 3
#      VCC                         : 8
#      XORCY                       : 263
# FlipFlops/Latches                : 372
#      FD                          : 34
#      FDE                         : 18
#      FDR                         : 153
#      FDRE                        : 98
#      FDRS                        : 27
#      FDS                         : 30
#      FDSE                        : 12
# RAMS                             : 7
#      RAMB16_S9                   : 7
# Shift Registers                  : 5
#      SRL16                       : 1
#      SRL16E                      : 4
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 246
#      IBUF                        : 5
#      IBUFG                       : 1
#      OBUF                        : 240
# DCMs                             : 1
#      DCM                         : 1
# MULTs                            : 7
#      MULT18X18                   : 7
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2v6000bf957-4 

 Number of Slices:                      870  out of  33792     2%  
 Number of Slice Flip Flops:            372  out of  67584     0%  
 Number of 4 input LUTs:               1615  out of  67584     2%  
    Number used as logic:              1610
    Number used as Shift registers:       5
 Number of IOs:                         576
 Number of bonded IOBs:                 246  out of    684    35%  
 Number of BRAMs:                         7  out of    144     4%  
 Number of MULT18X18s:                    7  out of    144     4%  
 Number of GCLKs:                         2  out of     16    12%  
 Number of DCMs:                          1  out of     12     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock_27mhz                        | vclk1:CLKFX            | 334   |
hex_display/clock1                 | BUFG                   | 43    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 24.077ns (Maximum Frequency: 41.534MHz)
   Minimum input arrival time before clock: 5.579ns
   Maximum output required time after clock: 9.565ns
   Maximum combinational path delay: 6.936ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_27mhz'
  Clock period: 24.077ns (frequency: 41.534MHz)
  Total number of paths / destination ports: 22675 / 736
-------------------------------------------------------------------------
Delay:               10.032ns (Levels of Logic = 22)
  Source:            rh_disp/c2/count_7 (FF)
  Destination:       rh_disp/lead_note_x_10 (FF)
  Source Clock:      clock_27mhz rising 2.4X
  Destination Clock: clock_27mhz rising 2.4X

  Data Path: rh_disp/c2/count_7 to rh_disp/lead_note_x_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.568   0.986  rh_disp/c2/count_7 (rh_disp/c2/count_7)
     LUT3:I0->O            1   0.439   0.000  rh_disp/tempo_beat_move_wg_lut<0> (rh_disp/tempo_beat_move_wg_lut<0>)
     MUXCY:S->O            1   0.298   0.000  rh_disp/tempo_beat_move_wg_cy<0> (rh_disp/tempo_beat_move_wg_cy<0>)
     MUXCY:CI->O           1   0.053   0.000  rh_disp/tempo_beat_move_wg_cy<1> (rh_disp/tempo_beat_move_wg_cy<1>)
     MUXCY:CI->O           1   0.053   0.000  rh_disp/tempo_beat_move_wg_cy<2> (rh_disp/tempo_beat_move_wg_cy<2>)
     MUXCY:CI->O           1   0.053   0.000  rh_disp/tempo_beat_move_wg_cy<3> (rh_disp/tempo_beat_move_wg_cy<3>)
     MUXCY:CI->O           1   0.053   0.000  rh_disp/tempo_beat_move_wg_cy<4> (rh_disp/tempo_beat_move_wg_cy<4>)
     MUXCY:CI->O           1   0.053   0.000  rh_disp/tempo_beat_move_wg_cy<5> (rh_disp/tempo_beat_move_wg_cy<5>)
     MUXCY:CI->O           9   0.942   1.070  rh_disp/tempo_beat_move_wg_cy<6> (rh_disp/tempo_beat_move)
     LUT4:I1->O            6   0.439   1.002  rh_disp/lead_note_x_mux00022 (rh_disp/lead_note_x_mux0002)
     LUT3:I1->O            1   0.439   0.000  rh_disp/Maddsub_lead_note_x_share0000_lut<0> (rh_disp/Maddsub_lead_note_x_share0000_lut<0>)
     MUXCY:S->O            1   0.298   0.000  rh_disp/Maddsub_lead_note_x_share0000_cy<0> (rh_disp/Maddsub_lead_note_x_share0000_cy<0>)
     MUXCY:CI->O           1   0.053   0.000  rh_disp/Maddsub_lead_note_x_share0000_cy<1> (rh_disp/Maddsub_lead_note_x_share0000_cy<1>)
     MUXCY:CI->O           1   0.053   0.000  rh_disp/Maddsub_lead_note_x_share0000_cy<2> (rh_disp/Maddsub_lead_note_x_share0000_cy<2>)
     MUXCY:CI->O           1   0.053   0.000  rh_disp/Maddsub_lead_note_x_share0000_cy<3> (rh_disp/Maddsub_lead_note_x_share0000_cy<3>)
     MUXCY:CI->O           1   0.053   0.000  rh_disp/Maddsub_lead_note_x_share0000_cy<4> (rh_disp/Maddsub_lead_note_x_share0000_cy<4>)
     MUXCY:CI->O           1   0.053   0.000  rh_disp/Maddsub_lead_note_x_share0000_cy<5> (rh_disp/Maddsub_lead_note_x_share0000_cy<5>)
     MUXCY:CI->O           1   0.053   0.000  rh_disp/Maddsub_lead_note_x_share0000_cy<6> (rh_disp/Maddsub_lead_note_x_share0000_cy<6>)
     MUXCY:CI->O           1   0.053   0.000  rh_disp/Maddsub_lead_note_x_share0000_cy<7> (rh_disp/Maddsub_lead_note_x_share0000_cy<7>)
     MUXCY:CI->O           1   0.053   0.000  rh_disp/Maddsub_lead_note_x_share0000_cy<8> (rh_disp/Maddsub_lead_note_x_share0000_cy<8>)
     MUXCY:CI->O           0   0.053   0.000  rh_disp/Maddsub_lead_note_x_share0000_cy<9> (rh_disp/Maddsub_lead_note_x_share0000_cy<9>)
     XORCY:CI->O           1   1.274   0.725  rh_disp/Maddsub_lead_note_x_share0000_xor<10> (rh_disp/lead_note_x_share0000<10>)
     LUT2:I1->O            1   0.439   0.000  rh_disp/lead_note_x_mux0000<10>1 (rh_disp/lead_note_x_mux0000<10>)
     FDRE:D                    0.370          rh_disp/lead_note_x_10
    ----------------------------------------
    Total                     10.032ns (6.248ns logic, 3.784ns route)
                                       (62.3% logic, 37.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hex_display/clock1'
  Clock period: 12.898ns (frequency: 77.531MHz)
  Total number of paths / destination ports: 1860 / 75
-------------------------------------------------------------------------
Delay:               12.898ns (Levels of Logic = 13)
  Source:            hex_display/char_index_0 (FF)
  Destination:       hex_display/disp_data_out (FF)
  Source Clock:      hex_display/clock1 rising
  Destination Clock: hex_display/clock1 rising

  Data Path: hex_display/char_index_0 to hex_display/disp_data_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             24   0.568   1.349  hex_display/char_index_0 (hex_display/char_index_0)
     LUT3:I0->O            1   0.439   0.000  hex_display/Mmux_nibble_6 (hex_display/Mmux_nibble_6)
     MUXF5:I0->O           1   0.436   0.000  hex_display/Mmux_nibble_4_f5 (hex_display/Mmux_nibble_4_f5)
     MUXF6:I1->O           1   0.447   0.000  hex_display/Mmux_nibble_3_f6 (hex_display/Mmux_nibble_3_f6)
     MUXF7:I1->O          20   0.447   1.326  hex_display/Mmux_nibble_2_f7 (hex_display/nibble<1>)
     LUT3:I0->O            2   0.439   0.910  hex_display/Mrom_dots16 (hex_display/Mrom_dots16)
     LUT3:I1->O            1   0.439   0.000  hex_display/Mmux__varindex0000_132 (hex_display/Mmux__varindex0000_132)
     MUXF5:I1->O           1   0.436   0.000  hex_display/Mmux__varindex0000_12_f5 (hex_display/Mmux__varindex0000_12_f5)
     MUXF6:I0->O           1   0.447   0.000  hex_display/Mmux__varindex0000_10_f6 (hex_display/Mmux__varindex0000_10_f6)
     MUXF7:I0->O           1   0.447   0.726  hex_display/Mmux__varindex0000_8_f7 (hex_display/Mmux__varindex0000_8_f7)
     LUT2:I1->O            1   0.439   0.557  hex_display/disp_data_out_mux000056 (hex_display/disp_data_out_mux000056)
     LUT4:I3->O            1   0.439   0.557  hex_display/disp_data_out_mux000093 (hex_display/disp_data_out_mux000093)
     LUT4:I3->O            1   0.439   0.803  hex_display/disp_data_out_mux0000146 (hex_display/disp_data_out_mux0000146)
     LUT2:I0->O            1   0.439   0.000  hex_display/disp_data_out_mux0000168 (hex_display/disp_data_out_mux0000)
     FDE:D                     0.370          hex_display/disp_data_out
    ----------------------------------------
    Total                     12.898ns (6.671ns logic, 6.227ns route)
                                       (51.7% logic, 48.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_27mhz'
  Total number of paths / destination ports: 90 / 78
-------------------------------------------------------------------------
Offset:              5.579ns (Levels of Logic = 4)
  Source:            switch<0> (PAD)
  Destination:       rgb_0 (FF)
  Destination Clock: clock_27mhz rising 2.4X

  Data Path: switch<0> to rgb_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.825   1.078  switch_0_IBUF (switch_0_IBUF)
     LUT2:I0->O            1   0.439   0.803  Mmux_rgb_mux0000110209 (Mmux_rgb_mux0000110209)
     LUT4:I0->O            3   0.439   0.758  Mmux_rgb_mux0000110213 (N7)
     LUT4:I2->O            1   0.439   0.518  Mmux_rgb_mux0000251 (N11)
     FDS:S                     0.280          rgb_8
    ----------------------------------------
    Total                      5.579ns (2.422ns logic, 3.157ns route)
                                       (43.4% logic, 56.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_27mhz'
  Total number of paths / destination ports: 32 / 31
-------------------------------------------------------------------------
Offset:              9.565ns (Levels of Logic = 2)
  Source:            reset_sr (FF)
  Destination:       led<2> (PAD)
  Source Clock:      clock_27mhz rising 2.4X

  Data Path: reset_sr to led<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16:CLK->Q         13   2.901   1.162  reset_sr (power_on_reset)
     LUT2:I1->O            2   0.439   0.701  led<2>1 (led_2_OBUF)
     OBUF:I->O                 4.361          led_2_OBUF (led<2>)
    ----------------------------------------
    Total                      9.565ns (7.701ns logic, 1.864ns route)
                                       (80.5% logic, 19.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hex_display/clock1'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              5.630ns (Levels of Logic = 1)
  Source:            hex_display/disp_rs (FF)
  Destination:       disp_rs (PAD)
  Source Clock:      hex_display/clock1 rising

  Data Path: hex_display/disp_rs to disp_rs
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.568   0.701  hex_display/disp_rs (hex_display/disp_rs)
     OBUF:I->O                 4.361          disp_rs_OBUF (disp_rs)
    ----------------------------------------
    Total                      5.630ns (4.929ns logic, 0.701ns route)
                                       (87.5% logic, 12.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               6.936ns (Levels of Logic = 3)
  Source:            switch<1> (PAD)
  Destination:       led<1> (PAD)

  Data Path: switch<1> to led<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.825   0.793  switch_1_IBUF (switch_1_IBUF)
     INV:I->O              1   0.439   0.517  led<1>1_INV_0 (led_1_OBUF)
     OBUF:I->O                 4.361          led_1_OBUF (led<1>)
    ----------------------------------------
    Total                      6.936ns (5.625ns logic, 1.311ns route)
                                       (81.1% logic, 18.9% route)

=========================================================================
WARNING:Xst:616 - Invalid property "FPGA_DONT_TOUCH true": Did not attach to rh_disp/generate_characters[0].csd/f.
WARNING:Xst:616 - Invalid property "FPGA_DONT_TOUCH true": Did not attach to rh_disp/generate_characters[1].csd/f.
WARNING:Xst:616 - Invalid property "FPGA_DONT_TOUCH true": Did not attach to rh_disp/generate_characters[2].csd/f.
WARNING:Xst:616 - Invalid property "FPGA_DONT_TOUCH true": Did not attach to rh_disp/generate_characters[3].csd/f.
WARNING:Xst:616 - Invalid property "FPGA_DONT_TOUCH true": Did not attach to rh_disp/generate_characters[4].csd/f.
WARNING:Xst:616 - Invalid property "FPGA_DONT_TOUCH true": Did not attach to rh_disp/generate_characters[5].csd/f.
WARNING:Xst:616 - Invalid property "FPGA_DONT_TOUCH true": Did not attach to rh_disp/generate_characters[6].csd/f.


Total REAL time to Xst completion: 22.00 secs
Total CPU time to Xst completion: 21.26 secs
 
--> 


Total memory usage is 504676 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  499 (   0 filtered)
Number of infos    :   68 (   0 filtered)

