==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvc900-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvc900-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: source ./uz_FOC/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.586 seconds; current allocated memory: 0.262 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.297 seconds; peak allocated memory: 676.973 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvc900-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvc900-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: source ./uz_FOC/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.923 seconds; current allocated memory: 0.406 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.534 seconds; peak allocated memory: 677.395 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvc900-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvc900-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: source ./uz_FOC/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.076 seconds; current allocated memory: 676.965 MB.
INFO: [HLS 200-10] Analyzing design file 'uz_FOC/uz_FOC.cpp' ... 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (uz_FOC/uz_FOC.cpp:21:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (uz_FOC/uz_FOC.cpp:22:15)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (uz_FOC/uz_FOC.cpp:20:9)
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region (uz_FOC/uz_FOC.cpp:20:9)
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file uz_FOC/uz_FOC.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.288 seconds; current allocated memory: 677.898 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.763 seconds; current allocated memory: 678.195 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 678.195 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 683.188 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 684.805 MB.
ERROR: [XFORM 203-711] Argument 'ref_uq' (uz_FOC/uz_FOC.cpp:2) failed dataflow checking: Scalar channel must only have 1 reader and 1 writer.
INFO: [HLS 200-992] Argument 'ref_uq' has write operations in process function 'uz_PI_Controller_sample_parallel.1' (uz_FOC/uz_FOC.cpp:25:11) (around uz_FOC/uz_FOC.cpp:25).
INFO: [HLS 200-992] Argument 'ref_uq' has write operations in process function 'Block_entry15_proc' (uz_FOC/uz_FOC.cpp:26:10).
ERROR: [HLS 200-1715] Encountered problem during source synthesis
ERROR: [HLS 200-70] Pre-synthesis failed.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.219 seconds; current allocated memory: 11.820 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 19.857 seconds; peak allocated memory: 688.840 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvc900-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvc900-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: source ./uz_FOC/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.066 seconds; current allocated memory: 676.516 MB.
INFO: [HLS 200-10] Analyzing design file 'uz_FOC/uz_FOC.cpp' ... 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (uz_FOC/uz_FOC.cpp:23:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (uz_FOC/uz_FOC.cpp:24:15)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (uz_FOC/uz_FOC.cpp:22:9)
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region (uz_FOC/uz_FOC.cpp:22:9)
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file uz_FOC/uz_FOC.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.333 seconds; current allocated memory: 677.941 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.251 seconds; current allocated memory: 678.277 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 678.277 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 683.309 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 684.723 MB.
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable I_sum_q, in Top Function uz_FOC issue(s) in file (uz_FOC/uz_FOC.cpp:2)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
ERROR: [HLS 200-70] Pre-synthesis failed.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.766 seconds; current allocated memory: 12.129 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 20.393 seconds; peak allocated memory: 688.719 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvc900-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvc900-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: source ./uz_FOC/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.07 seconds; current allocated memory: 676.262 MB.
INFO: [HLS 200-10] Analyzing design file 'uz_FOC/uz_FOC.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.199 seconds; current allocated memory: 677.426 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'uz_PI_Controller_sample_parallel(float, float, float, float, float, float, bool, float*, float*)' into 'uz_FOC(float, float, float, bool, float*, float*, float, float, float, float, float, float, bool, float, float*, float*, bool*, float*)' (uz_FOC/uz_FOC.cpp:2:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.747 seconds; current allocated memory: 678.438 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 678.438 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 683.402 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 684.711 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 705.766 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 705.781 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'uz_FOC' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'uz_FOC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 705.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.314 seconds; current allocated memory: 706.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'uz_FOC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_FOC/actual_id' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_FOC/actual_iq' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_FOC/sampletime' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_FOC/reset_PL' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_FOC/ref_ud' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'ref_ud' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_FOC/ref_uq' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'ref_uq' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_FOC/set_i_d' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_FOC/set_i_q' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_FOC/KP_d' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_FOC/KI_d' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_FOC/KP_q' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_FOC/KI_q' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_FOC/reset_PS' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_FOC/limit' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_FOC/out_KP_d' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_FOC/out_idref' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_FOC/out_status' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_FOC/test_out_pl' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'test_out_pl' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'uz_FOC' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'I_sum_d' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'I_sum_q' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'sampletime', 'set_i_d', 'set_i_q', 'KP_d', 'KI_d', 'KP_q', 'KI_q', 'reset_PS', 'limit', 'out_KP_d', 'out_idref' and 'out_status' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'uz_FOC'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.495 seconds; current allocated memory: 709.199 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.081 seconds; current allocated memory: 716.480 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.948 seconds; current allocated memory: 721.035 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for uz_FOC.
INFO: [VLOG 209-307] Generating Verilog RTL for uz_FOC.
INFO: [HLS 200-789] **** Estimated Fmax: 133.59 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 8.322 seconds; current allocated memory: 45.074 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 23.048 seconds; peak allocated memory: 721.363 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvc900-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvc900-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: source ./uz_FOC/solution1/directives.tcl
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file uz_FOC/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 21.263 seconds; current allocated memory: 8.234 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 35.984 seconds; peak allocated memory: 685.656 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvc900-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=100MHz
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvc900-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl vhdl -vivado_clock 100MHz 
INFO: [HLS 200-1510] Running: source ./uz_FOC/solution1/directives.tcl
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl vhdl -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file uz_FOC/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 366.466 seconds; current allocated memory: 8.676 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 381.133 seconds; peak allocated memory: 685.871 MB.
