Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.2 (lin64) Build 932637 Wed Jun 11 13:08:52 MDT 2014
| Date             : Mon Sep 14 03:31:16 2015
| Host             : ubuntu-xilinx-2014 running 64-bit Ubuntu 14.04.3 LTS
| Command          : report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb
| Design           : system_top
| Device           : xc7z020clg484-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.715 |
| Dynamic (W)              | 1.555 |
| Device Static (W)        | 0.160 |
| Total Off-Chip Power (W) | 0.121 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 65.2  |
| Junction Temperature (C) | 44.8  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.048 |        8 |       --- |             --- |
| Slice Logic              |     0.006 |    36278 |       --- |             --- |
|   LUT as Logic           |     0.005 |    13206 |     53200 |           24.82 |
|   Register               |    <0.001 |    17467 |    106400 |           16.41 |
|   LUT as Distributed RAM |    <0.001 |       84 |     17400 |            0.48 |
|   CARRY4                 |    <0.001 |      598 |     13300 |            4.49 |
|   Others                 |     0.000 |     1076 |       --- |             --- |
|   LUT as Shift Register  |     0.000 |      622 |     17400 |            3.57 |
|   F7/F8 Muxes            |     0.000 |       10 |     53200 |            0.01 |
| Signals                  |     0.011 |    28694 |       --- |             --- |
| Block RAM                |     0.007 |     54.5 |       140 |           38.92 |
| MMCM                     |     0.120 |        2 |         4 |           50.00 |
| DSPs                     |     0.000 |        9 |       220 |            4.09 |
| I/O                      |     0.055 |       65 |       200 |           32.50 |
| PS7                      |     1.308 |        1 |       --- |             --- |
| Static Power             |     0.160 |          |           |                 |
| Total                    |     1.715 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.088 |       0.072 |      0.016 |
| Vccaux    |       1.800 |     0.089 |       0.069 |      0.021 |
| Vcco33    |       3.300 |     0.012 |       0.011 |      0.001 |
| Vcco25    |       2.500 |     0.007 |       0.006 |      0.001 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.000 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.421 |       0.391 |      0.030 |
| Vccpaux   |       1.800 |     0.045 |       0.034 |      0.010 |
| Vccpll    |       1.800 |     0.116 |       0.113 |      0.003 |
| Vcco_ddr  |       1.500 |     0.511 |       0.509 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------+------------------------------------------------------------------------------------+-----------------+
| Clock                                | Domain                                                                             | Constraint (ns) |
+--------------------------------------+------------------------------------------------------------------------------------+-----------------+
| clk_out1_system_sys_audio_clkgen_0_1 | i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0 |            81.4 |
| clkfbout_system_sys_audio_clkgen_0_1 | i_system_wrapper/system_i/sys_audio_clkgen/inst/clkfbout_system_sys_audio_clkgen_0 |            45.0 |
| mmcm_clk_0_s                         | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s             |             6.7 |
| mmcm_fb_clk_s                        | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_fb_clk_s            |            55.0 |
| clk_fpga_0                           | i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]                      |            10.0 |
| clk_fpga_1                           | i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]                      |             5.0 |
| clk_fpga_1                           | i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK1                                   |             5.0 |
+--------------------------------------+------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------+-----------+
| Name                                                                             | Power (W) |
+----------------------------------------------------------------------------------+-----------+
| system_top                                                                       |     1.555 |
|   i_iic_mux_scl                                                                  |     0.000 |
|     g_iobuf[0].i_iobuf                                                           |     0.000 |
|     g_iobuf[1].i_iobuf                                                           |     0.000 |
|   i_iic_mux_sda                                                                  |     0.000 |
|     g_iobuf[0].i_iobuf                                                           |     0.000 |
|     g_iobuf[1].i_iobuf                                                           |     0.000 |
|   i_iobuf                                                                        |     0.037 |
|     g_iobuf[0].i_iobuf                                                           |    <0.001 |
|     g_iobuf[10].i_iobuf                                                          |     0.001 |
|     g_iobuf[11].i_iobuf                                                          |    <0.001 |
|     g_iobuf[12].i_iobuf                                                          |    <0.001 |
|     g_iobuf[13].i_iobuf                                                          |    <0.001 |
|     g_iobuf[14].i_iobuf                                                          |    <0.001 |
|     g_iobuf[15].i_iobuf                                                          |    <0.001 |
|     g_iobuf[16].i_iobuf                                                          |    <0.001 |
|     g_iobuf[17].i_iobuf                                                          |    <0.001 |
|     g_iobuf[18].i_iobuf                                                          |    <0.001 |
|     g_iobuf[19].i_iobuf                                                          |     0.001 |
|     g_iobuf[1].i_iobuf                                                           |    <0.001 |
|     g_iobuf[20].i_iobuf                                                          |     0.001 |
|     g_iobuf[21].i_iobuf                                                          |     0.002 |
|     g_iobuf[22].i_iobuf                                                          |     0.001 |
|     g_iobuf[23].i_iobuf                                                          |     0.002 |
|     g_iobuf[24].i_iobuf                                                          |     0.002 |
|     g_iobuf[25].i_iobuf                                                          |     0.001 |
|     g_iobuf[26].i_iobuf                                                          |     0.002 |
|     g_iobuf[27].i_iobuf                                                          |    <0.001 |
|     g_iobuf[28].i_iobuf                                                          |    <0.001 |
|     g_iobuf[29].i_iobuf                                                          |    <0.001 |
|     g_iobuf[2].i_iobuf                                                           |    <0.001 |
|     g_iobuf[30].i_iobuf                                                          |    <0.001 |
|     g_iobuf[31].i_iobuf                                                          |    <0.001 |
|     g_iobuf[3].i_iobuf                                                           |    <0.001 |
|     g_iobuf[4].i_iobuf                                                           |    <0.001 |
|     g_iobuf[5].i_iobuf                                                           |     0.001 |
|     g_iobuf[6].i_iobuf                                                           |     0.001 |
|     g_iobuf[7].i_iobuf                                                           |     0.001 |
|     g_iobuf[8].i_iobuf                                                           |     0.001 |
|     g_iobuf[9].i_iobuf                                                           |     0.001 |
|   i_system_wrapper                                                               |     1.499 |
|     iic_fmc_scl_iobuf                                                            |     0.000 |
|     iic_fmc_sda_iobuf                                                            |     0.000 |
|     system_i                                                                     |     1.499 |
|       aes_0_axi_periph                                                           |    <0.001 |
|         s00_couplers                                                             |    <0.001 |
|           auto_pc                                                                |    <0.001 |
|             inst                                                                 |    <0.001 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                               |    <0.001 |
|                 RD.ar_channel_0                                                  |    <0.001 |
|                   ar_cmd_fsm_0                                                   |    <0.001 |
|                   cmd_translator_0                                               |    <0.001 |
|                     incr_cmd_0                                                   |    <0.001 |
|                     wrap_cmd_0                                                   |     0.000 |
|                 RD.r_channel_0                                                   |    <0.001 |
|                   rd_data_fifo_0                                                 |    <0.001 |
|                   transaction_fifo_0                                             |    <0.001 |
|                 SI_REG                                                           |    <0.001 |
|                   ar_pipe                                                        |    <0.001 |
|                   aw_pipe                                                        |    <0.001 |
|                   b_pipe                                                         |    <0.001 |
|                   r_pipe                                                         |    <0.001 |
|                 WR.aw_channel_0                                                  |    <0.001 |
|                   aw_cmd_fsm_0                                                   |    <0.001 |
|                   cmd_translator_0                                               |    <0.001 |
|                     incr_cmd_0                                                   |    <0.001 |
|                     wrap_cmd_0                                                   |     0.000 |
|                 WR.b_channel_0                                                   |    <0.001 |
|                   bid_fifo_0                                                     |    <0.001 |
|                   bresp_fifo_0                                                   |    <0.001 |
|       aes_0_axi_periph_1                                                         |    <0.001 |
|         s00_couplers                                                             |    <0.001 |
|           auto_pc                                                                |    <0.001 |
|             inst                                                                 |    <0.001 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                               |    <0.001 |
|                 RD.ar_channel_0                                                  |    <0.001 |
|                   ar_cmd_fsm_0                                                   |    <0.001 |
|                   cmd_translator_0                                               |    <0.001 |
|                     incr_cmd_0                                                   |    <0.001 |
|                     wrap_cmd_0                                                   |     0.000 |
|                 RD.r_channel_0                                                   |    <0.001 |
|                   rd_data_fifo_0                                                 |    <0.001 |
|                   transaction_fifo_0                                             |    <0.001 |
|                 SI_REG                                                           |    <0.001 |
|                   ar_pipe                                                        |    <0.001 |
|                   aw_pipe                                                        |    <0.001 |
|                   b_pipe                                                         |    <0.001 |
|                   r_pipe                                                         |    <0.001 |
|                 WR.aw_channel_0                                                  |    <0.001 |
|                   aw_cmd_fsm_0                                                   |    <0.001 |
|                   cmd_translator_0                                               |    <0.001 |
|                     incr_cmd_0                                                   |    <0.001 |
|                     wrap_cmd_0                                                   |     0.000 |
|                 WR.b_channel_0                                                   |    <0.001 |
|                   bid_fifo_0                                                     |    <0.001 |
|                   bresp_fifo_0                                                   |    <0.001 |
|       aes_1                                                                      |     0.021 |
|         inst                                                                     |     0.021 |
|           aes_AXILiteS_s_axi_U                                                   |     0.002 |
|           aes_m_mm2s_ctl_m_axi_U                                                 |     0.002 |
|             bus_read                                                             |     0.001 |
|               fifo_rreq                                                          |    <0.001 |
|               read_data_align                                                    |     0.001 |
|                 data_fifo                                                        |    <0.001 |
|                 request_fifo                                                     |    <0.001 |
|                 rs0                                                              |    <0.001 |
|                 rs1                                                              |    <0.001 |
|             bus_write                                                            |    <0.001 |
|               fifo_resp                                                          |    <0.001 |
|               fifo_resp_to_slice                                                 |    <0.001 |
|               fifo_wreq                                                          |    <0.001 |
|               resp_slice                                                         |    <0.001 |
|           aes_m_s2mm_ctl_m_axi_U                                                 |     0.002 |
|             bus_read                                                             |     0.001 |
|               fifo_rreq                                                          |    <0.001 |
|               read_data_align                                                    |     0.001 |
|                 data_fifo                                                        |    <0.001 |
|                 request_fifo                                                     |    <0.001 |
|                 rs0                                                              |    <0.001 |
|                 rs1                                                              |    <0.001 |
|             bus_write                                                            |    <0.001 |
|               fifo_resp                                                          |    <0.001 |
|               fifo_resp_to_slice                                                 |    <0.001 |
|               fifo_wreq                                                          |    <0.001 |
|               resp_slice                                                         |    <0.001 |
|           grp_aestest_fu_337                                                     |     0.010 |
|             sboxes_0_U                                                           |    <0.001 |
|               aestest_sboxes_0_rom_U                                             |    <0.001 |
|             sboxes_10_U                                                          |    <0.001 |
|               aestest_sboxes_0_rom_U                                             |    <0.001 |
|             sboxes_11_U                                                          |    <0.001 |
|               aestest_sboxes_0_rom_U                                             |    <0.001 |
|             sboxes_12_U                                                          |    <0.001 |
|               aestest_sboxes_0_rom_U                                             |    <0.001 |
|             sboxes_13_U                                                          |    <0.001 |
|               aestest_sboxes_0_rom_U                                             |    <0.001 |
|             sboxes_14_U                                                          |    <0.001 |
|               aestest_sboxes_0_rom_U                                             |    <0.001 |
|             sboxes_15_U                                                          |    <0.001 |
|               aestest_sboxes_0_rom_U                                             |    <0.001 |
|             sboxes_16_U                                                          |    <0.001 |
|               aestest_sboxes_0_rom_U                                             |    <0.001 |
|             sboxes_17_U                                                          |    <0.001 |
|               aestest_sboxes_0_rom_U                                             |    <0.001 |
|             sboxes_18_U                                                          |    <0.001 |
|               aestest_sboxes_0_rom_U                                             |    <0.001 |
|             sboxes_19_U                                                          |    <0.001 |
|               aestest_sboxes_0_rom_U                                             |    <0.001 |
|             sboxes_1_U                                                           |    <0.001 |
|               aestest_sboxes_0_rom_U                                             |    <0.001 |
|             sboxes_2_U                                                           |    <0.001 |
|               aestest_sboxes_0_rom_U                                             |    <0.001 |
|             sboxes_3_U                                                           |    <0.001 |
|               aestest_sboxes_0_rom_U                                             |    <0.001 |
|             sboxes_4_U                                                           |    <0.001 |
|               aestest_sboxes_0_rom_U                                             |    <0.001 |
|             sboxes_5_U                                                           |    <0.001 |
|               aestest_sboxes_0_rom_U                                             |    <0.001 |
|             sboxes_6_U                                                           |    <0.001 |
|               aestest_sboxes_0_rom_U                                             |    <0.001 |
|             sboxes_7_U                                                           |    <0.001 |
|               aestest_sboxes_0_rom_U                                             |    <0.001 |
|             sboxes_8_U                                                           |    <0.001 |
|               aestest_sboxes_0_rom_U                                             |    <0.001 |
|             sboxes_9_U                                                           |    <0.001 |
|               aestest_sboxes_0_rom_U                                             |    <0.001 |
|       axi_cpu_interconnect                                                       |     0.002 |
|         s00_couplers                                                             |     0.002 |
|           auto_pc                                                                |     0.002 |
|             inst                                                                 |     0.002 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                               |     0.002 |
|                 RD.ar_channel_0                                                  |    <0.001 |
|                   ar_cmd_fsm_0                                                   |    <0.001 |
|                   cmd_translator_0                                               |    <0.001 |
|                     incr_cmd_0                                                   |    <0.001 |
|                     wrap_cmd_0                                                   |    <0.001 |
|                 RD.r_channel_0                                                   |    <0.001 |
|                   rd_data_fifo_0                                                 |    <0.001 |
|                   transaction_fifo_0                                             |    <0.001 |
|                 SI_REG                                                           |     0.001 |
|                   ar_pipe                                                        |    <0.001 |
|                   aw_pipe                                                        |    <0.001 |
|                   b_pipe                                                         |    <0.001 |
|                   r_pipe                                                         |    <0.001 |
|                 WR.aw_channel_0                                                  |    <0.001 |
|                   aw_cmd_fsm_0                                                   |    <0.001 |
|                   cmd_translator_0                                               |    <0.001 |
|                     incr_cmd_0                                                   |    <0.001 |
|                     wrap_cmd_0                                                   |    <0.001 |
|                 WR.b_channel_0                                                   |    <0.001 |
|                   bid_fifo_0                                                     |    <0.001 |
|                   bresp_fifo_0                                                   |    <0.001 |
|         xbar                                                                     |    <0.001 |
|           inst                                                                   |    <0.001 |
|             gen_sasd.crossbar_sasd_0                                             |    <0.001 |
|               addr_arbiter_inst                                                  |    <0.001 |
|               gen_decerr.decerr_slave_inst                                       |    <0.001 |
|               splitter_ar                                                        |    <0.001 |
|               splitter_aw                                                        |    <0.001 |
|       axi_dma_0                                                                  |     0.005 |
|         U0                                                                       |     0.005 |
|           I_AXI_DMA_REG_MODULE                                                   |    <0.001 |
|             GEN_AXI_LITE_IF.AXI_LITE_IF_I                                        |    <0.001 |
|             GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                               |    <0.001 |
|           I_MM2S_DMA_MNGR                                                        |    <0.001 |
|             GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM              |    <0.001 |
|             GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                   |    <0.001 |
|             GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                 |    <0.001 |
|           I_PRMRY_DATAMOVER                                                      |     0.004 |
|             GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                    |     0.004 |
|               ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                   |    <0.001 |
|               GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64                                |    <0.001 |
|               GEN_INCLUDE_MM2S_SF.I_RD_SF                                        |     0.003 |
|                 INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO                                 |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                       |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                             |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                    |    <0.001 |
|                       DYNSHREG_F_I                                               |    <0.001 |
|                 I_DATA_FIFO                                                      |     0.003 |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                    |     0.003 |
|                     FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                            |     0.003 |
|                       inst_fifo_gen                                              |     0.003 |
|                         gconvfifo.rf                                             |     0.003 |
|                           grf.rf                                                 |     0.003 |
|                             gntv_or_sync_fifo.gl0.rd                             |    <0.001 |
|                               gr1.rfwft                                          |    <0.001 |
|                               grss.gdc.dc                                        |    <0.001 |
|                                 gsym_dc.dc                                       |    <0.001 |
|                               grss.rsts                                          |    <0.001 |
|                                 c1                                               |     0.000 |
|                                 c2                                               |     0.000 |
|                               rpntr                                              |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                             |    <0.001 |
|                               gwss.wsts                                          |    <0.001 |
|                                 c0                                               |     0.000 |
|                                 c1                                               |     0.000 |
|                               wpntr                                              |    <0.001 |
|                             gntv_or_sync_fifo.mem                                |     0.003 |
|                               gbm.gbmg.gbmgb.ngecc.bmg                           |     0.003 |
|                                 inst_blk_mem_gen                                 |     0.003 |
|                                   gnativebmg.native_blk_mem_gen                  |     0.003 |
|                                     valid.cstr                                   |     0.003 |
|                                       ramloop[0].ram.r                           |    <0.001 |
|                                         prim_noinit.ram                          |    <0.001 |
|                                       ramloop[1].ram.r                           |     0.002 |
|                                         prim_noinit.ram                          |     0.002 |
|               I_ADDR_CNTL                                                        |    <0.001 |
|               I_CMD_STATUS                                                       |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                               |    <0.001 |
|                 I_CMD_FIFO                                                       |    <0.001 |
|               I_MSTR_PCC                                                         |    <0.001 |
|               I_RD_DATA_CNTL                                                     |    <0.001 |
|               I_RD_STATUS_CNTLR                                                  |    <0.001 |
|               I_RESET                                                            |    <0.001 |
|           I_RST_MODULE                                                           |    <0.001 |
|             GEN_RESET_FOR_MM2S.RESET_I                                           |    <0.001 |
|             REG_HRD_RST                                                          |    <0.001 |
|             REG_HRD_RST_OUT                                                      |    <0.001 |
|           I_S2MM_DMA_MNGR                                                        |     0.000 |
|       axi_dma_1                                                                  |     0.003 |
|         U0                                                                       |     0.003 |
|           I_AXI_DMA_REG_MODULE                                                   |    <0.001 |
|             GEN_AXI_LITE_IF.AXI_LITE_IF_I                                        |    <0.001 |
|             GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                               |    <0.001 |
|           I_MM2S_DMA_MNGR                                                        |     0.000 |
|           I_PRMRY_DATAMOVER                                                      |     0.003 |
|             GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                    |     0.003 |
|               ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                              |    <0.001 |
|               GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                |    <0.001 |
|                 ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                            |    <0.001 |
|                 I_DATA_FIFO                                                      |    <0.001 |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                    |    <0.001 |
|                     FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                            |    <0.001 |
|                       inst_fifo_gen                                              |    <0.001 |
|                         gconvfifo.rf                                             |    <0.001 |
|                           grf.rf                                                 |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                             |    <0.001 |
|                               gr1.rfwft                                          |    <0.001 |
|                               grss.rsts                                          |    <0.001 |
|                               rpntr                                              |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                             |    <0.001 |
|                               gwss.wsts                                          |    <0.001 |
|                               wpntr                                              |    <0.001 |
|                             gntv_or_sync_fifo.mem                                |    <0.001 |
|                               gbm.gbmg.gbmgb.ngecc.bmg                           |    <0.001 |
|                                 inst_blk_mem_gen                                 |    <0.001 |
|                                   gnativebmg.native_blk_mem_gen                  |    <0.001 |
|                                     valid.cstr                                   |    <0.001 |
|                                       ramloop[0].ram.r                           |    <0.001 |
|                                         prim_noinit.ram                          |    <0.001 |
|                 I_XD_FIFO                                                        |    <0.001 |
|                   NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                |    <0.001 |
|                     FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                            |    <0.001 |
|                       inst_fifo_gen                                              |    <0.001 |
|                         gconvfifo.rf                                             |    <0.001 |
|                           grf.rf                                                 |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                             |    <0.001 |
|                               grhf.rhf                                           |    <0.001 |
|                               grss.gdc.dc                                        |    <0.001 |
|                                 gsym_dc.dc                                       |    <0.001 |
|                               grss.rsts                                          |    <0.001 |
|                               rpntr                                              |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                             |    <0.001 |
|                               gwss.wsts                                          |    <0.001 |
|                               wpntr                                              |    <0.001 |
|                             gntv_or_sync_fifo.mem                                |    <0.001 |
|                               gdm.dm                                             |    <0.001 |
|                                 RAM_reg_0_7_0_5                                  |    <0.001 |
|                                 RAM_reg_0_7_6_8                                  |    <0.001 |
|               GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                              |    <0.001 |
|               GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                             |    <0.001 |
|                 GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK                                 |    <0.001 |
|                 GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                               |    <0.001 |
|                   I_MSSAI_SKID_BUF                                               |    <0.001 |
|                   I_TSTRB_FIFO                                                   |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                     |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                           |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                  |    <0.001 |
|                         DYNSHREG_F_I                                             |    <0.001 |
|                   SLICE_INSERTION                                                |    <0.001 |
|                 I_DRE_CNTL_FIFO                                                  |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                       |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                             |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                    |    <0.001 |
|                       DYNSHREG_F_I                                               |    <0.001 |
|               I_ADDR_CNTL                                                        |    <0.001 |
|               I_CMD_STATUS                                                       |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                               |    <0.001 |
|                 I_CMD_FIFO                                                       |    <0.001 |
|               I_RESET                                                            |    <0.001 |
|               I_S2MM_MMAP_SKID_BUF                                               |    <0.001 |
|               I_WR_DATA_CNTL                                                     |    <0.001 |
|               I_WR_STATUS_CNTLR                                                  |    <0.001 |
|                 GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                  |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                       |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                             |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                    |    <0.001 |
|                       DYNSHREG_F_I                                               |    <0.001 |
|                 I_WRESP_STATUS_FIFO                                              |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                       |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                             |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                    |    <0.001 |
|                       DYNSHREG_F_I                                               |    <0.001 |
|           I_RST_MODULE                                                           |    <0.001 |
|             GEN_RESET_FOR_S2MM.RESET_I                                           |    <0.001 |
|             REG_HRD_RST                                                          |    <0.001 |
|             REG_HRD_RST_OUT                                                      |    <0.001 |
|           I_S2MM_DMA_MNGR                                                        |    <0.001 |
|             GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM              |    <0.001 |
|             GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                   |    <0.001 |
|             GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                 |    <0.001 |
|       axi_hdmi_clkgen                                                            |     0.002 |
|         inst                                                                     |     0.002 |
|           i_mmcm_drp                                                             |     0.001 |
|           i_up_axi                                                               |    <0.001 |
|           i_up_clkgen                                                            |    <0.001 |
|             i_drp_cntrl                                                          |    <0.001 |
|             i_drp_rst_reg                                                        |    <0.001 |
|             i_mmcm_rst_reg                                                       |    <0.001 |
|       axi_hdmi_core                                                              |     0.016 |
|         inst                                                                     |     0.016 |
|           i_tx_core                                                              |     0.011 |
|             i_csc_RGB2CrYCb                                                      |     0.004 |
|               i_csc_1_Cb                                                         |     0.001 |
|                 i_add_c4                                                         |     0.001 |
|                 i_mul_c1                                                         |    <0.001 |
|                   i_mult_macro                                                   |    <0.001 |
|                 i_mul_c2                                                         |    <0.001 |
|                   i_mult_macro                                                   |    <0.001 |
|                 i_mul_c3                                                         |    <0.001 |
|                   i_mult_macro                                                   |    <0.001 |
|               i_csc_1_Cr                                                         |     0.001 |
|                 i_add_c4                                                         |     0.001 |
|                 i_mul_c1                                                         |    <0.001 |
|                   i_mult_macro                                                   |    <0.001 |
|                 i_mul_c2                                                         |    <0.001 |
|                   i_mult_macro                                                   |    <0.001 |
|                 i_mul_c3                                                         |    <0.001 |
|                   i_mult_macro                                                   |    <0.001 |
|               i_csc_1_Y                                                          |     0.001 |
|                 i_add_c4                                                         |     0.001 |
|                 i_mul_c1                                                         |    <0.001 |
|                   i_mult_macro                                                   |    <0.001 |
|                 i_mul_c2                                                         |    <0.001 |
|                   i_mult_macro                                                   |    <0.001 |
|                 i_mul_c3                                                         |    <0.001 |
|                   i_mult_macro                                                   |    <0.001 |
|             i_mem                                                                |     0.004 |
|             i_ss_444to422                                                        |     0.001 |
|           i_up                                                                   |     0.004 |
|             i_hdmi_clock_mon                                                     |     0.001 |
|             i_hdmi_rst_reg                                                       |    <0.001 |
|             i_hdmi_xfer_cntrl                                                    |     0.002 |
|             i_hdmi_xfer_status                                                   |    <0.001 |
|             i_vdma_rst_reg                                                       |    <0.001 |
|             i_vdma_xfer_status                                                   |    <0.001 |
|           i_up_axi                                                               |    <0.001 |
|           i_vdma                                                                 |    <0.001 |
|       axi_hdmi_dma                                                               |     0.003 |
|         U0                                                                       |     0.003 |
|           AXI_LITE_REG_INTERFACE_I                                               |    <0.001 |
|             GEN_AXI_LITE_IF.AXI_LITE_IF_I                                        |    <0.001 |
|           GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR                                      |    <0.001 |
|             I_CMDSTS                                                             |    <0.001 |
|             I_SM                                                                 |    <0.001 |
|             I_STS_MNGR                                                           |    <0.001 |
|             VIDEO_GENLOCK_I                                                      |    <0.001 |
|               DYNAMIC_GENLOCK_FOR_SLAVE.GENLOCK_MUX_I                            |     0.000 |
|             VIDEO_REG_I                                                          |    <0.001 |
|               GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I               |    <0.001 |
|           GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I                                         |    <0.001 |
|           GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I                                    |    <0.001 |
|             GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO |    <0.001 |
|               fg_inst                                                            |    <0.001 |
|                 inst_fifo_gen                                                    |    <0.001 |
|                   gconvfifo.rf                                                   |    <0.001 |
|                     grf.rf                                                       |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                         gr1.rfwft                                                |    <0.001 |
|                         grss.rsts                                                |    <0.001 |
|                           c1                                                     |     0.000 |
|                           c2                                                     |     0.000 |
|                         rpntr                                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                         gwss.wsts                                                |    <0.001 |
|                           c0                                                     |     0.000 |
|                           c1                                                     |     0.000 |
|                         wpntr                                                    |    <0.001 |
|                       gntv_or_sync_fifo.mem                                      |    <0.001 |
|                         gbm.gbmg.gbmgb.ngecc.bmg                                 |    <0.001 |
|                           inst_blk_mem_gen                                       |    <0.001 |
|                             gnativebmg.native_blk_mem_gen                        |    <0.001 |
|                               valid.cstr                                         |    <0.001 |
|                                 ramloop[0].ram.r                                 |    <0.001 |
|                                   prim_noinit.ram                                |    <0.001 |
|             GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID                     |    <0.001 |
|           GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I                               |    <0.001 |
|             GEN_REG_DIRECT_MODE.REGDIRECT_I                                      |    <0.001 |
|             I_DMA_REGISTER                                                       |    <0.001 |
|             LITE_READ_MUX_I                                                      |     0.000 |
|           GEN_SPRT_FOR_MM2S.MM2S_SOF_I                                           |    <0.001 |
|           GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I                                       |    <0.001 |
|           I_AXI_DMA_INTRPT                                                       |    <0.001 |
|           I_PRMRY_DATAMOVER                                                      |    <0.001 |
|             GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                    |    <0.001 |
|               I_ADDR_CNTL                                                        |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                   |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                       |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                             |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                    |    <0.001 |
|                       DYNSHREG_F_I                                               |    <0.001 |
|               I_CMD_STATUS                                                       |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                               |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                       |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                             |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                    |    <0.001 |
|                       DYNSHREG_F_I                                               |    <0.001 |
|                 I_CMD_FIFO                                                       |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                       |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                             |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                    |    <0.001 |
|                       DYNSHREG_F_I                                               |    <0.001 |
|               I_MSTR_PCC                                                         |    <0.001 |
|               I_RD_DATA_CNTL                                                     |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                              |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                       |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                             |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                    |    <0.001 |
|                       DYNSHREG_F_I                                               |    <0.001 |
|               I_RD_STATUS_CNTLR                                                  |    <0.001 |
|               I_RESET                                                            |    <0.001 |
|           I_RST_MODULE                                                           |    <0.001 |
|             GEN_RESET_FOR_MM2S.RESET_I                                           |    <0.001 |
|       axi_hdmi_interconnect                                                      |     0.001 |
|         s00_couplers                                                             |     0.001 |
|           auto_pc                                                                |     0.001 |
|             inst                                                                 |     0.001 |
|               gen_axi4_axi3.axi3_conv_inst                                       |     0.001 |
|                 USE_READ.USE_SPLIT_R.read_addr_inst                              |     0.001 |
|                   USE_R_CHANNEL.cmd_queue                                        |    <0.001 |
|                     inst                                                         |    <0.001 |
|                       fifo_gen_inst                                              |    <0.001 |
|                         inst_fifo_gen                                            |    <0.001 |
|                           gconvfifo.rf                                           |    <0.001 |
|                             grf.rf                                               |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                           |    <0.001 |
|                                 gr1.rfwft                                        |    <0.001 |
|                                 grss.rsts                                        |    <0.001 |
|                                 rpntr                                            |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                           |    <0.001 |
|                                 gwss.wsts                                        |    <0.001 |
|                                 wpntr                                            |    <0.001 |
|                               gntv_or_sync_fifo.mem                              |    <0.001 |
|                                 gdm.dm                                           |    <0.001 |
|                                   RAM_reg_0_31_0_0                               |    <0.001 |
|                               rstblk                                             |    <0.001 |
|       axi_i2s_adi                                                                |    <0.001 |
|         U0                                                                       |    <0.001 |
|           ctrl                                                                   |    <0.001 |
|             clkgen                                                               |    <0.001 |
|             rx_gen.rx                                                            |    <0.001 |
|             rx_gen.rx_sync                                                       |    <0.001 |
|               fifo_reg_0_3_0_4                                                   |    <0.001 |
|             tx_gen.tx                                                            |    <0.001 |
|             tx_sync                                                              |    <0.001 |
|               fifo_reg_0_3_0_4                                                   |    <0.001 |
|           ctrlif                                                                 |    <0.001 |
|           pl330_dma_rx_gen.rx_fifo                                               |    <0.001 |
|             fifo                                                                 |    <0.001 |
|               data_fifo_reg_0_7_0_5                                              |    <0.001 |
|               data_fifo_reg_0_7_12_17                                            |    <0.001 |
|               data_fifo_reg_0_7_18_23                                            |    <0.001 |
|               data_fifo_reg_0_7_6_11                                             |    <0.001 |
|           pl330_dma_tx_gen.tx_fifo                                               |    <0.001 |
|             fifo                                                                 |    <0.001 |
|               data_fifo_reg_0_7_0_5                                              |    <0.001 |
|               data_fifo_reg_0_7_12_17                                            |    <0.001 |
|               data_fifo_reg_0_7_18_23                                            |    <0.001 |
|               data_fifo_reg_0_7_6_11                                             |    <0.001 |
|       axi_iic_fmc                                                                |    <0.001 |
|         U0                                                                       |    <0.001 |
|           X_IIC                                                                  |    <0.001 |
|             DYN_MASTER_I                                                         |    <0.001 |
|             FILTER_I                                                             |    <0.001 |
|               SCL_DEBOUNCE                                                       |    <0.001 |
|                 INPUT_DOUBLE_REGS                                                |    <0.001 |
|               SDA_DEBOUNCE                                                       |    <0.001 |
|                 INPUT_DOUBLE_REGS                                                |    <0.001 |
|             IIC_CONTROL_I                                                        |    <0.001 |
|               BITCNT                                                             |    <0.001 |
|               CLKCNT                                                             |    <0.001 |
|               I2CDATA_REG                                                        |    <0.001 |
|               I2CHEADER_REG                                                      |    <0.001 |
|               SETUP_CNT                                                          |    <0.001 |
|             READ_FIFO_I                                                          |    <0.001 |
|             REG_INTERFACE_I                                                      |    <0.001 |
|             WRITE_FIFO_CTRL_I                                                    |    <0.001 |
|             WRITE_FIFO_I                                                         |    <0.001 |
|             X_AXI_IPIF_SSP1                                                      |    <0.001 |
|               AXI_LITE_IPIF_I                                                    |    <0.001 |
|                 I_SLAVE_ATTACHMENT                                               |    <0.001 |
|                   I_DECODER                                                      |    <0.001 |
|               X_INTERRUPT_CONTROL                                                |    <0.001 |
|               X_SOFT_RESET                                                       |    <0.001 |
|       axi_iic_main                                                               |    <0.001 |
|         U0                                                                       |    <0.001 |
|           X_IIC                                                                  |    <0.001 |
|             DYN_MASTER_I                                                         |    <0.001 |
|             FILTER_I                                                             |    <0.001 |
|               SCL_DEBOUNCE                                                       |    <0.001 |
|                 INPUT_DOUBLE_REGS                                                |    <0.001 |
|               SDA_DEBOUNCE                                                       |    <0.001 |
|                 INPUT_DOUBLE_REGS                                                |    <0.001 |
|             IIC_CONTROL_I                                                        |    <0.001 |
|               BITCNT                                                             |    <0.001 |
|               CLKCNT                                                             |    <0.001 |
|               I2CDATA_REG                                                        |    <0.001 |
|               I2CHEADER_REG                                                      |    <0.001 |
|               SETUP_CNT                                                          |    <0.001 |
|             READ_FIFO_I                                                          |    <0.001 |
|             REG_INTERFACE_I                                                      |    <0.001 |
|             WRITE_FIFO_CTRL_I                                                    |    <0.001 |
|             WRITE_FIFO_I                                                         |    <0.001 |
|             X_AXI_IPIF_SSP1                                                      |    <0.001 |
|               AXI_LITE_IPIF_I                                                    |    <0.001 |
|                 I_SLAVE_ATTACHMENT                                               |    <0.001 |
|                   I_DECODER                                                      |    <0.001 |
|               X_INTERRUPT_CONTROL                                                |    <0.001 |
|               X_SOFT_RESET                                                       |    <0.001 |
|       axi_mem_intercon                                                           |     0.006 |
|         m00_couplers                                                             |     0.003 |
|           auto_pc                                                                |     0.003 |
|             inst                                                                 |     0.003 |
|               gen_axi4_axi3.axi3_conv_inst                                       |     0.003 |
|                 USE_READ.USE_SPLIT_R.read_addr_inst                              |     0.001 |
|                   USE_R_CHANNEL.cmd_queue                                        |    <0.001 |
|                     inst                                                         |    <0.001 |
|                       fifo_gen_inst                                              |    <0.001 |
|                         inst_fifo_gen                                            |    <0.001 |
|                           gconvfifo.rf                                           |    <0.001 |
|                             grf.rf                                               |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                           |    <0.001 |
|                                 gr1.rfwft                                        |    <0.001 |
|                                 grss.rsts                                        |    <0.001 |
|                                 rpntr                                            |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                           |    <0.001 |
|                                 gwss.wsts                                        |    <0.001 |
|                                 wpntr                                            |    <0.001 |
|                               gntv_or_sync_fifo.mem                              |    <0.001 |
|                                 gdm.dm                                           |    <0.001 |
|                                   RAM_reg_0_31_0_0                               |    <0.001 |
|                               rstblk                                             |    <0.001 |
|                 USE_WRITE.USE_SPLIT_W.write_resp_inst                            |    <0.001 |
|                 USE_WRITE.write_addr_inst                                        |     0.002 |
|                   USE_BURSTS.cmd_queue                                           |    <0.001 |
|                     inst                                                         |    <0.001 |
|                       fifo_gen_inst                                              |    <0.001 |
|                         inst_fifo_gen                                            |    <0.001 |
|                           gconvfifo.rf                                           |    <0.001 |
|                             grf.rf                                               |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                           |    <0.001 |
|                                 gr1.rfwft                                        |    <0.001 |
|                                 grss.rsts                                        |    <0.001 |
|                                 rpntr                                            |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                           |    <0.001 |
|                                 gwss.wsts                                        |    <0.001 |
|                                 wpntr                                            |    <0.001 |
|                               gntv_or_sync_fifo.mem                              |    <0.001 |
|                                 gdm.dm                                           |    <0.001 |
|                                   RAM_reg_0_31_0_4                               |    <0.001 |
|                               rstblk                                             |    <0.001 |
|                   USE_B_CHANNEL.cmd_b_queue                                      |    <0.001 |
|                     inst                                                         |    <0.001 |
|                       fifo_gen_inst                                              |    <0.001 |
|                         inst_fifo_gen                                            |    <0.001 |
|                           gconvfifo.rf                                           |    <0.001 |
|                             grf.rf                                               |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                           |    <0.001 |
|                                 gr1.rfwft                                        |    <0.001 |
|                                 grss.rsts                                        |    <0.001 |
|                                 rpntr                                            |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                           |    <0.001 |
|                                 gwss.wsts                                        |    <0.001 |
|                                 wpntr                                            |    <0.001 |
|                               gntv_or_sync_fifo.mem                              |    <0.001 |
|                                 gdm.dm                                           |    <0.001 |
|                                   RAM_reg_0_31_0_4                               |    <0.001 |
|                               rstblk                                             |    <0.001 |
|                 USE_WRITE.write_data_inst                                        |    <0.001 |
|         s00_couplers                                                             |    <0.001 |
|           auto_us                                                                |    <0.001 |
|             inst                                                                 |    <0.001 |
|               gen_upsizer.gen_full_upsizer.axi_upsizer_inst                      |    <0.001 |
|                 USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst           |    <0.001 |
|                   r_pipe                                                         |    <0.001 |
|                 USE_READ.gen_non_fifo_r_upsizer.read_data_inst                   |    <0.001 |
|                 USE_READ.read_addr_inst                                          |    <0.001 |
|                   GEN_CMD_QUEUE.cmd_queue                                        |    <0.001 |
|                 si_register_slice_inst                                           |    <0.001 |
|                   ar_pipe                                                        |    <0.001 |
|         s01_couplers                                                             |    <0.001 |
|           auto_us                                                                |    <0.001 |
|             inst                                                                 |    <0.001 |
|               gen_upsizer.gen_full_upsizer.axi_upsizer_inst                      |    <0.001 |
|                 USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                 |    <0.001 |
|                 USE_WRITE.write_addr_inst                                        |    <0.001 |
|                   GEN_CMD_QUEUE.cmd_queue                                        |    <0.001 |
|                 si_register_slice_inst                                           |    <0.001 |
|                   aw_pipe                                                        |    <0.001 |
|         xbar                                                                     |     0.001 |
|           inst                                                                   |     0.001 |
|             gen_samd.crossbar_samd                                               |     0.001 |
|               addr_arbiter_ar                                                    |    <0.001 |
|               addr_arbiter_aw                                                    |    <0.001 |
|               gen_decerr_slave.decerr_slave_inst                                 |    <0.001 |
|               gen_master_slots[0].gen_mi_write.wdata_mux_w                       |    <0.001 |
|                 gen_wmux.wmux_aw_fifo                                            |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                 |    <0.001 |
|               gen_master_slots[0].reg_slice_mi                                   |    <0.001 |
|                 b_pipe                                                           |    <0.001 |
|                 r_pipe                                                           |    <0.001 |
|               gen_master_slots[1].gen_mi_write.wdata_mux_w                       |    <0.001 |
|                 gen_wmux.wmux_aw_fifo                                            |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                 |    <0.001 |
|               gen_master_slots[1].reg_slice_mi                                   |    <0.001 |
|                 b_pipe                                                           |    <0.001 |
|                 r_pipe                                                           |    <0.001 |
|               gen_slave_slots[0].gen_si_read.si_transactor_ar                    |    <0.001 |
|               gen_slave_slots[1].gen_si_write.si_transactor_aw                   |    <0.001 |
|               gen_slave_slots[1].gen_si_write.splitter_aw_si                     |    <0.001 |
|               gen_slave_slots[1].gen_si_write.wdata_router_w                     |    <0.001 |
|                 wrouter_aw_fifo                                                  |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                 |    <0.001 |
|               splitter_aw_mi                                                     |    <0.001 |
|       axi_spdif_tx_core                                                          |    <0.001 |
|         U0                                                                       |    <0.001 |
|           TENC                                                                   |    <0.001 |
|           ctrlif                                                                 |    <0.001 |
|           pl330_dma_gen.fifo                                                     |    <0.001 |
|             fifo                                                                 |    <0.001 |
|               data_fifo_reg_0_7_0_5                                              |    <0.001 |
|               data_fifo_reg_0_7_12_17                                            |    <0.001 |
|               data_fifo_reg_0_7_18_23                                            |    <0.001 |
|               data_fifo_reg_0_7_24_29                                            |    <0.001 |
|               data_fifo_reg_0_7_30_31                                            |    <0.001 |
|               data_fifo_reg_0_7_6_11                                             |    <0.001 |
|       reset_axi_0                                                                |    <0.001 |
|         inst                                                                     |    <0.001 |
|           reset_axi_AXI4LiteS_if_U                                               |    <0.001 |
|       sys_audio_clkgen                                                           |     0.121 |
|         inst                                                                     |     0.121 |
|       sys_concat_intc                                                            |     0.000 |
|       sys_i2c_mixer                                                              |     0.000 |
|       sys_logic_inv                                                              |    <0.001 |
|       sys_ps7                                                                    |     1.314 |
|         inst                                                                     |     1.314 |
|       sys_rstgen                                                                 |    <0.001 |
|         U0                                                                       |    <0.001 |
|           EXT_LPF                                                                |    <0.001 |
|           SEQ                                                                    |    <0.001 |
|             SEQ_COUNTER                                                          |    <0.001 |
+----------------------------------------------------------------------------------+-----------+


