#define HDMIRX_PHY_READBACK 0x220f00
//Page P0_HDMIRX_PHY_READBACK
#define REG_0000_P0_HDMIRX_PHY_READBACK (HDMIRX_PHY_READBACK +0x00)//0x220f_00h
    #define REG_0000_P0_HDMIRX_PHY_READBACK_REG_RD_LANE_FSM_STAT_0 Fld(13,0,AC_MSKW10)//[12:0]
#define REG_0004_P0_HDMIRX_PHY_READBACK (HDMIRX_PHY_READBACK +0x02)//0x220f_01h
    #define REG_0004_P0_HDMIRX_PHY_READBACK_REG_RD_LANE_FSM_STAT_1 Fld(13,0,AC_MSKW10)//[12:0]
#define REG_0008_P0_HDMIRX_PHY_READBACK (HDMIRX_PHY_READBACK +0x04)//0x220f_02h
    #define REG_0008_P0_HDMIRX_PHY_READBACK_REG_RD_LANE_FSM_STAT_2 Fld(13,0,AC_MSKW10)//[12:0]
#define REG_000C_P0_HDMIRX_PHY_READBACK (HDMIRX_PHY_READBACK +0x06)//0x220f_03h
    #define REG_000C_P0_HDMIRX_PHY_READBACK_REG_RD_LANE_FSM_STAT_3 Fld(13,0,AC_MSKW10)//[12:0]
#define REG_0010_P0_HDMIRX_PHY_READBACK (HDMIRX_PHY_READBACK +0x08)//0x220f_04h
    #define REG_0010_P0_HDMIRX_PHY_READBACK_REG_RD_EQ_FSM_STAT_0 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0010_P0_HDMIRX_PHY_READBACK_REG_RD_EQ_FSM_STAT_1 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0014_P0_HDMIRX_PHY_READBACK (HDMIRX_PHY_READBACK +0x0a)//0x220f_05h
    #define REG_0014_P0_HDMIRX_PHY_READBACK_REG_RD_EQ_FSM_STAT_2 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0014_P0_HDMIRX_PHY_READBACK_REG_RD_EQ_FSM_STAT_3 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0100_P0_HDMIRX_PHY_READBACK (HDMIRX_PHY_READBACK +0x80)//0x220f_40h
    #define REG_0100_P0_HDMIRX_PHY_READBACK_REG_RD_DLEV_CHECK_OV_0 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0100_P0_HDMIRX_PHY_READBACK_REG_RD_DLEV_CHECK_OV_1 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0104_P0_HDMIRX_PHY_READBACK (HDMIRX_PHY_READBACK +0x82)//0x220f_41h
    #define REG_0104_P0_HDMIRX_PHY_READBACK_REG_RD_DLEV_CHECK_OV_2 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0104_P0_HDMIRX_PHY_READBACK_REG_RD_DLEV_CHECK_OV_3 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0140_P0_HDMIRX_PHY_READBACK (HDMIRX_PHY_READBACK +0xa0)//0x220f_50h
    #define REG_0140_P0_HDMIRX_PHY_READBACK_REG_RD_CLK_LCK_CNT_OVF_L0 Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0140_P0_HDMIRX_PHY_READBACK_REG_RD_CLK_LCK_CNT_OVF_L1 Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0140_P0_HDMIRX_PHY_READBACK_REG_RD_CLK_LCK_CNT_OVF_L2 Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0140_P0_HDMIRX_PHY_READBACK_REG_RD_CLK_LCK_CNT_OVF_L3 Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0140_P0_HDMIRX_PHY_READBACK_REG_RD_CLK_BIG_CHG_STS_L0 Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0140_P0_HDMIRX_PHY_READBACK_REG_RD_CLK_BIG_CHG_STS_L1 Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0140_P0_HDMIRX_PHY_READBACK_REG_RD_CLK_BIG_CHG_STS_L2 Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0140_P0_HDMIRX_PHY_READBACK_REG_RD_CLK_BIG_CHG_STS_L3 Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0154_P0_HDMIRX_PHY_READBACK (HDMIRX_PHY_READBACK +0xaa)//0x220f_55h
    #define REG_0154_P0_HDMIRX_PHY_READBACK_REG_ECO_DUMMY_W_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0158_P0_HDMIRX_PHY_READBACK (HDMIRX_PHY_READBACK +0xac)//0x220f_56h
    #define REG_0158_P0_HDMIRX_PHY_READBACK_REG_ECO_DUMMY_W_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_015C_P0_HDMIRX_PHY_READBACK (HDMIRX_PHY_READBACK +0xae)//0x220f_57h
    #define REG_015C_P0_HDMIRX_PHY_READBACK_REG_ECO_DUMMY_W_2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0160_P0_HDMIRX_PHY_READBACK (HDMIRX_PHY_READBACK +0xb0)//0x220f_58h
    #define REG_0160_P0_HDMIRX_PHY_READBACK_REG_ECO_DUMMY_W_3 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0164_P0_HDMIRX_PHY_READBACK (HDMIRX_PHY_READBACK +0xb2)//0x220f_59h
    #define REG_0164_P0_HDMIRX_PHY_READBACK_REG_ECO_DUMMY_W_4 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0168_P0_HDMIRX_PHY_READBACK (HDMIRX_PHY_READBACK +0xb4)//0x220f_5ah
    #define REG_0168_P0_HDMIRX_PHY_READBACK_REG_ECO_DUMMY_W_5 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_016C_P0_HDMIRX_PHY_READBACK (HDMIRX_PHY_READBACK +0xb6)//0x220f_5bh
    #define REG_016C_P0_HDMIRX_PHY_READBACK_REG_ECO_DUMMY_W_6 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0170_P0_HDMIRX_PHY_READBACK (HDMIRX_PHY_READBACK +0xb8)//0x220f_5ch
    #define REG_0170_P0_HDMIRX_PHY_READBACK_REG_ECO_DUMMY_W_7 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0174_P0_HDMIRX_PHY_READBACK (HDMIRX_PHY_READBACK +0xba)//0x220f_5dh
    #define REG_0174_P0_HDMIRX_PHY_READBACK_REG_ECO_DUMMY_W_8 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0178_P0_HDMIRX_PHY_READBACK (HDMIRX_PHY_READBACK +0xbc)//0x220f_5eh
    #define REG_0178_P0_HDMIRX_PHY_READBACK_REG_ECO_DUMMY_W_9 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_017C_P0_HDMIRX_PHY_READBACK (HDMIRX_PHY_READBACK +0xbe)//0x220f_5fh
    #define REG_017C_P0_HDMIRX_PHY_READBACK_REG_ECO_DUMMY_W_10 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0180_P0_HDMIRX_PHY_READBACK (HDMIRX_PHY_READBACK +0xc0)//0x220f_60h
    #define REG_0180_P0_HDMIRX_PHY_READBACK_REG_ECO_DUMMY_W_11 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0184_P0_HDMIRX_PHY_READBACK (HDMIRX_PHY_READBACK +0xc2)//0x220f_61h
    #define REG_0184_P0_HDMIRX_PHY_READBACK_REG_ECO_DUMMY_W_12 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0188_P0_HDMIRX_PHY_READBACK (HDMIRX_PHY_READBACK +0xc4)//0x220f_62h
    #define REG_0188_P0_HDMIRX_PHY_READBACK_REG_ECO_DUMMY_W_13 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_018C_P0_HDMIRX_PHY_READBACK (HDMIRX_PHY_READBACK +0xc6)//0x220f_63h
    #define REG_018C_P0_HDMIRX_PHY_READBACK_REG_ECO_DUMMY_W_14 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0190_P0_HDMIRX_PHY_READBACK (HDMIRX_PHY_READBACK +0xc8)//0x220f_64h
    #define REG_0190_P0_HDMIRX_PHY_READBACK_REG_ECO_DUMMY_W_15 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0194_P0_HDMIRX_PHY_READBACK (HDMIRX_PHY_READBACK +0xca)//0x220f_65h
    #define REG_0194_P0_HDMIRX_PHY_READBACK_REG_ECO_DUMMY_R_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0198_P0_HDMIRX_PHY_READBACK (HDMIRX_PHY_READBACK +0xcc)//0x220f_66h
    #define REG_0198_P0_HDMIRX_PHY_READBACK_REG_ECO_DUMMY_R_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_019C_P0_HDMIRX_PHY_READBACK (HDMIRX_PHY_READBACK +0xce)//0x220f_67h
    #define REG_019C_P0_HDMIRX_PHY_READBACK_REG_ECO_DUMMY_R_2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01A0_P0_HDMIRX_PHY_READBACK (HDMIRX_PHY_READBACK +0xd0)//0x220f_68h
    #define REG_01A0_P0_HDMIRX_PHY_READBACK_REG_ECO_DUMMY_R_3 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01A4_P0_HDMIRX_PHY_READBACK (HDMIRX_PHY_READBACK +0xd2)//0x220f_69h
    #define REG_01A4_P0_HDMIRX_PHY_READBACK_REG_ECO_DUMMY_R_4 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01A8_P0_HDMIRX_PHY_READBACK (HDMIRX_PHY_READBACK +0xd4)//0x220f_6ah
    #define REG_01A8_P0_HDMIRX_PHY_READBACK_REG_ECO_DUMMY_R_5 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01AC_P0_HDMIRX_PHY_READBACK (HDMIRX_PHY_READBACK +0xd6)//0x220f_6bh
    #define REG_01AC_P0_HDMIRX_PHY_READBACK_REG_ECO_DUMMY_R_6 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01B0_P0_HDMIRX_PHY_READBACK (HDMIRX_PHY_READBACK +0xd8)//0x220f_6ch
    #define REG_01B0_P0_HDMIRX_PHY_READBACK_REG_ECO_DUMMY_R_7 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01B4_P0_HDMIRX_PHY_READBACK (HDMIRX_PHY_READBACK +0xda)//0x220f_6dh
    #define REG_01B4_P0_HDMIRX_PHY_READBACK_REG_ECO_DUMMY_R_8 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01B8_P0_HDMIRX_PHY_READBACK (HDMIRX_PHY_READBACK +0xdc)//0x220f_6eh
    #define REG_01B8_P0_HDMIRX_PHY_READBACK_REG_ECO_DUMMY_R_9 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01BC_P0_HDMIRX_PHY_READBACK (HDMIRX_PHY_READBACK +0xde)//0x220f_6fh
    #define REG_01BC_P0_HDMIRX_PHY_READBACK_REG_ECO_DUMMY_R_10 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01C0_P0_HDMIRX_PHY_READBACK (HDMIRX_PHY_READBACK +0xe0)//0x220f_70h
    #define REG_01C0_P0_HDMIRX_PHY_READBACK_REG_ECO_DUMMY_R_11 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01C4_P0_HDMIRX_PHY_READBACK (HDMIRX_PHY_READBACK +0xe2)//0x220f_71h
    #define REG_01C4_P0_HDMIRX_PHY_READBACK_REG_ECO_DUMMY_R_12 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01C8_P0_HDMIRX_PHY_READBACK (HDMIRX_PHY_READBACK +0xe4)//0x220f_72h
    #define REG_01C8_P0_HDMIRX_PHY_READBACK_REG_ECO_DUMMY_R_13 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01CC_P0_HDMIRX_PHY_READBACK (HDMIRX_PHY_READBACK +0xe6)//0x220f_73h
    #define REG_01CC_P0_HDMIRX_PHY_READBACK_REG_ECO_DUMMY_R_14 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01D0_P0_HDMIRX_PHY_READBACK (HDMIRX_PHY_READBACK +0xe8)//0x220f_74h
    #define REG_01D0_P0_HDMIRX_PHY_READBACK_REG_ECO_DUMMY_R_15 Fld(16,0,AC_FULLW10)//[15:0]

