$date
	Sun Jul 30 21:29:12 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 12 ! bcd_output [11:0] $end
$var reg 8 " binary_input [7:0] $end
$var reg 1 # clk $end
$scope module dut $end
$var wire 8 $ binary_input [7:0] $end
$var wire 1 # clk $end
$var reg 4 % bcd_digit [3:0] $end
$var reg 12 & bcd_output [11:0] $end
$var reg 4 ' shift_counter [3:0] $end
$var reg 8 ( shift_register [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
b0 '
bx &
b0 %
b0 $
x#
b0 "
bx !
$end
#20
b11111111 "
b11111111 $
#30
b101010 "
b101010 $
#40
b110 "
b110 $
#50
b11111111 "
b11111111 $
#60
