// Seed: 934613481
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_4 = 1;
  wire id_5;
  assign id_1 = 1;
  integer id_6 = id_5;
  assign id_4 = 1 | 1'd0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  module_0(
      id_4, id_3, id_5, id_4
  );
endmodule
