Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Dec 22 00:15:15 2019
| Host         : DESKTOP-TQ1A79H running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_control_sets_placed.rpt
| Design       : vga
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    85 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              44 |           23 |
| No           | No                    | Yes                    |              19 |            5 |
| No           | Yes                   | No                     |              22 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              12 |           10 |
| Yes          | Yes                   | No                     |              10 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------+----------------------+------------------+----------------+
|  Clock Signal  |          Enable Signal         |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+--------------------------------+----------------------+------------------+----------------+
|  mclk_BUFG     | rgb/in/rx_data_temp[1]_i_1_n_0 | rgb/in/rx_bit2_reg_0 |                1 |              1 |
|  mclk_BUFG     | rgb/in/rx_data_temp[5]_i_1_n_0 | rgb/in/rx_bit2_reg_0 |                1 |              1 |
|  mclk_BUFG     | rgb/in/rx_data_temp[7]_i_1_n_0 | rgb/in/rx_bit2_reg_0 |                1 |              1 |
|  mclk_BUFG     | rgb/in/rx_data_temp[4]_i_1_n_0 | rgb/in/rx_bit2_reg_0 |                1 |              1 |
|  mclk_BUFG     | rgb/in/rx_data_temp[6]_i_1_n_0 | rgb/in/rx_bit2_reg_0 |                1 |              1 |
|  mclk_BUFG     | rgb/in/rx_data_temp[8]_i_1_n_0 | rgb/in/rx_bit2_reg_0 |                1 |              1 |
|  mclk_BUFG     | rgb/in/rx_data_temp[2]_i_1_n_0 | rgb/in/rx_bit2_reg_0 |                1 |              1 |
|  mclk_BUFG     | rgb/in/rx_data_temp[3]_i_1_n_0 | rgb/in/rx_bit2_reg_0 |                1 |              1 |
|  clk_IBUF_BUFG |                                |                      |                1 |              3 |
|  mclk_BUFG     | rgb/in/bit_num[3]_i_1_n_0      | rgb/in/rx_bit2_reg_0 |                2 |              4 |
|  mclk_BUFG     | syn/vsenable                   | rgb/in/rx_bit2_reg_0 |                3 |             10 |
|  mclk_BUFG     |                                | syn/r_reg[3]_0       |                4 |             12 |
|  mclk_BUFG     |                                | rgb/in/rx_bit2_reg_0 |                9 |             29 |
|  mclk_BUFG     |                                |                      |               22 |             41 |
+----------------+--------------------------------+----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     8 |
| 3      |                     1 |
| 4      |                     1 |
| 10     |                     1 |
| 12     |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


