{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1641433321105 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641433321105 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan  6 09:42:01 2022 " "Processing started: Thu Jan  6 09:42:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641433321106 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641433321105 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final -c final " "Command: quartus_map --read_settings_files=on --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641433321106 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1641433321430 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1641433321430 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "final final.v(1) " "Verilog HDL Declaration warning at final.v(1): \"final\" is SystemVerilog-2005 keyword" {  } { { "final.v" "" { Text "C:/Users/cs000/Desktop/quartus/final/final.v" 1 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1641433329273 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "final.v(35) " "Verilog HDL information at final.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "final.v" "" { Text "C:/Users/cs000/Desktop/quartus/final/final.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1641433329273 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "final.v(152) " "Verilog HDL information at final.v(152): always construct contains both blocking and non-blocking assignments" {  } { { "final.v" "" { Text "C:/Users/cs000/Desktop/quartus/final/final.v" 152 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1641433329274 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "final.v(255) " "Verilog HDL information at final.v(255): always construct contains both blocking and non-blocking assignments" {  } { { "final.v" "" { Text "C:/Users/cs000/Desktop/quartus/final/final.v" 255 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1641433329274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.v 1 1 " "Found 1 design units, including 1 entities, in source file final.v" { { "Info" "ISGN_ENTITY_NAME" "1 final " "Found entity 1: final" {  } { { "final.v" "" { Text "C:/Users/cs000/Desktop/quartus/final/final.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641433329275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641433329275 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final " "Elaborating entity \"final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1641433329307 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 final.v(42) " "Verilog HDL assignment warning at final.v(42): truncated value with size 32 to match size of target (23)" {  } { { "final.v" "" { Text "C:/Users/cs000/Desktop/quartus/final/final.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641433329317 "|final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 final.v(43) " "Verilog HDL assignment warning at final.v(43): truncated value with size 32 to match size of target (25)" {  } { { "final.v" "" { Text "C:/Users/cs000/Desktop/quartus/final/final.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641433329318 "|final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 final.v(66) " "Verilog HDL assignment warning at final.v(66): truncated value with size 32 to match size of target (16)" {  } { { "final.v" "" { Text "C:/Users/cs000/Desktop/quartus/final/final.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641433329319 "|final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 final.v(73) " "Verilog HDL assignment warning at final.v(73): truncated value with size 32 to match size of target (4)" {  } { { "final.v" "" { Text "C:/Users/cs000/Desktop/quartus/final/final.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641433329320 "|final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 final.v(89) " "Verilog HDL assignment warning at final.v(89): truncated value with size 32 to match size of target (4)" {  } { { "final.v" "" { Text "C:/Users/cs000/Desktop/quartus/final/final.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641433329320 "|final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 final.v(94) " "Verilog HDL assignment warning at final.v(94): truncated value with size 32 to match size of target (4)" {  } { { "final.v" "" { Text "C:/Users/cs000/Desktop/quartus/final/final.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641433329321 "|final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 final.v(105) " "Verilog HDL assignment warning at final.v(105): truncated value with size 32 to match size of target (4)" {  } { { "final.v" "" { Text "C:/Users/cs000/Desktop/quartus/final/final.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641433329322 "|final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 final.v(108) " "Verilog HDL assignment warning at final.v(108): truncated value with size 32 to match size of target (4)" {  } { { "final.v" "" { Text "C:/Users/cs000/Desktop/quartus/final/final.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641433329322 "|final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 final.v(111) " "Verilog HDL assignment warning at final.v(111): truncated value with size 32 to match size of target (4)" {  } { { "final.v" "" { Text "C:/Users/cs000/Desktop/quartus/final/final.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641433329322 "|final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 final.v(114) " "Verilog HDL assignment warning at final.v(114): truncated value with size 32 to match size of target (4)" {  } { { "final.v" "" { Text "C:/Users/cs000/Desktop/quartus/final/final.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641433329323 "|final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 final.v(117) " "Verilog HDL assignment warning at final.v(117): truncated value with size 32 to match size of target (4)" {  } { { "final.v" "" { Text "C:/Users/cs000/Desktop/quartus/final/final.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641433329323 "|final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 final.v(120) " "Verilog HDL assignment warning at final.v(120): truncated value with size 32 to match size of target (4)" {  } { { "final.v" "" { Text "C:/Users/cs000/Desktop/quartus/final/final.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641433329323 "|final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 final.v(135) " "Verilog HDL assignment warning at final.v(135): truncated value with size 32 to match size of target (4)" {  } { { "final.v" "" { Text "C:/Users/cs000/Desktop/quartus/final/final.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641433329325 "|final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 final.v(146) " "Verilog HDL assignment warning at final.v(146): truncated value with size 32 to match size of target (4)" {  } { { "final.v" "" { Text "C:/Users/cs000/Desktop/quartus/final/final.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641433329332 "|final"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x final.v(70) " "Verilog HDL Always Construct warning at final.v(70): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "final.v" "" { Text "C:/Users/cs000/Desktop/quartus/final/final.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1641433329333 "|final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 final.v(163) " "Verilog HDL assignment warning at final.v(163): truncated value with size 32 to match size of target (4)" {  } { { "final.v" "" { Text "C:/Users/cs000/Desktop/quartus/final/final.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641433329334 "|final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 final.v(171) " "Verilog HDL assignment warning at final.v(171): truncated value with size 32 to match size of target (4)" {  } { { "final.v" "" { Text "C:/Users/cs000/Desktop/quartus/final/final.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641433329334 "|final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 final.v(182) " "Verilog HDL assignment warning at final.v(182): truncated value with size 32 to match size of target (4)" {  } { { "final.v" "" { Text "C:/Users/cs000/Desktop/quartus/final/final.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641433329334 "|final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 final.v(193) " "Verilog HDL assignment warning at final.v(193): truncated value with size 32 to match size of target (4)" {  } { { "final.v" "" { Text "C:/Users/cs000/Desktop/quartus/final/final.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641433329335 "|final"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q final.v(234) " "Verilog HDL Always Construct warning at final.v(234): variable \"q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "final.v" "" { Text "C:/Users/cs000/Desktop/quartus/final/final.v" 234 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1641433329336 "|final"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q final.v(236) " "Verilog HDL Always Construct warning at final.v(236): variable \"q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "final.v" "" { Text "C:/Users/cs000/Desktop/quartus/final/final.v" 236 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1641433329336 "|final"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q final.v(238) " "Verilog HDL Always Construct warning at final.v(238): variable \"q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "final.v" "" { Text "C:/Users/cs000/Desktop/quartus/final/final.v" 238 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1641433329336 "|final"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q final.v(240) " "Verilog HDL Always Construct warning at final.v(240): variable \"q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "final.v" "" { Text "C:/Users/cs000/Desktop/quartus/final/final.v" 240 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1641433329336 "|final"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q final.v(242) " "Verilog HDL Always Construct warning at final.v(242): variable \"q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "final.v" "" { Text "C:/Users/cs000/Desktop/quartus/final/final.v" 242 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1641433329336 "|final"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q final.v(244) " "Verilog HDL Always Construct warning at final.v(244): variable \"q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "final.v" "" { Text "C:/Users/cs000/Desktop/quartus/final/final.v" 244 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1641433329336 "|final"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q final.v(246) " "Verilog HDL Always Construct warning at final.v(246): variable \"q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "final.v" "" { Text "C:/Users/cs000/Desktop/quartus/final/final.v" 246 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1641433329336 "|final"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q final.v(248) " "Verilog HDL Always Construct warning at final.v(248): variable \"q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "final.v" "" { Text "C:/Users/cs000/Desktop/quartus/final/final.v" 248 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1641433329336 "|final"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q0 final.v(260) " "Verilog HDL Always Construct warning at final.v(260): variable \"q0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "final.v" "" { Text "C:/Users/cs000/Desktop/quartus/final/final.v" 260 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1641433329336 "|final"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q1 final.v(262) " "Verilog HDL Always Construct warning at final.v(262): variable \"q1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "final.v" "" { Text "C:/Users/cs000/Desktop/quartus/final/final.v" 262 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1641433329336 "|final"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q2 final.v(264) " "Verilog HDL Always Construct warning at final.v(264): variable \"q2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "final.v" "" { Text "C:/Users/cs000/Desktop/quartus/final/final.v" 264 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1641433329336 "|final"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q3 final.v(266) " "Verilog HDL Always Construct warning at final.v(266): variable \"q3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "final.v" "" { Text "C:/Users/cs000/Desktop/quartus/final/final.v" 266 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1641433329337 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] final.v(84) " "Inferred latch for \"x\[0\]\" at final.v(84)" {  } { { "final.v" "" { Text "C:/Users/cs000/Desktop/quartus/final/final.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641433329411 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] final.v(84) " "Inferred latch for \"x\[1\]\" at final.v(84)" {  } { { "final.v" "" { Text "C:/Users/cs000/Desktop/quartus/final/final.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641433329411 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] final.v(84) " "Inferred latch for \"x\[2\]\" at final.v(84)" {  } { { "final.v" "" { Text "C:/Users/cs000/Desktop/quartus/final/final.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641433329411 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] final.v(84) " "Inferred latch for \"x\[3\]\" at final.v(84)" {  } { { "final.v" "" { Text "C:/Users/cs000/Desktop/quartus/final/final.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641433329411 "|final"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "segout7\[7\] VCC " "Pin \"segout7\[7\]\" is stuck at VCC" {  } { { "final.v" "" { Text "C:/Users/cs000/Desktop/quartus/final/final.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641433330640 "|final|segout7[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1641433330640 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "final.v" "" { Text "C:/Users/cs000/Desktop/quartus/final/final.v" 84 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1641433330651 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1641433331007 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "550 " "Implemented 550 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1641433331026 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1641433331026 ""} { "Info" "ICUT_CUT_TM_LCELLS" "525 " "Implemented 525 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1641433331026 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1641433331026 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/cs000/Desktop/quartus/final/output_files/final.map.smsg " "Generated suppressed messages file C:/Users/cs000/Desktop/quartus/final/output_files/final.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641433331067 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641433331086 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan  6 09:42:11 2022 " "Processing ended: Thu Jan  6 09:42:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641433331086 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641433331086 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641433331086 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1641433331086 ""}
