Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Apr 16 23:39:17 2025
| Host         : bubbles running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file temp_display_timing_summary_routed.rpt -pb temp_display_timing_summary_routed.pb -rpx temp_display_timing_summary_routed.rpx -warn_on_violation
| Design       : temp_display
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.718        0.000                      0                  100        0.175        0.000                      0                  100        4.500        0.000                       0                    80  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.718        0.000                      0                  100        0.175        0.000                      0                  100        4.500        0.000                       0                    80  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.718ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.718ns  (required time - arrival time)
  Source:                 temp_raw_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_celsius_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.248ns  (logic 4.545ns (62.707%)  route 2.703ns (37.293%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.606     5.208    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y125        FDCE                                         r  temp_raw_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y125        FDCE (Prop_fdce_C_Q)         0.456     5.664 r  temp_raw_reg[10]/Q
                         net (fo=1, routed)           0.897     6.562    temp_raw[10]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_A[6]_P[15])
                                                      3.841    10.403 r  temp_celsius2/P[15]
                         net (fo=4, routed)           1.163    11.565    temp_celsius1[3]
    SLICE_X10Y128        LUT6 (Prop_lut6_I3_O)        0.124    11.689 r  temp_celsius[8]_i_2/O
                         net (fo=3, routed)           0.643    12.332    temp_celsius[8]_i_2_n_0
    SLICE_X11Y128        LUT3 (Prop_lut3_I1_O)        0.124    12.456 r  temp_celsius[7]_i_1/O
                         net (fo=1, routed)           0.000    12.456    temp_celsius[7]_i_1_n_0
    SLICE_X11Y128        FDRE                                         r  temp_celsius_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.499    14.921    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y128        FDRE                                         r  temp_celsius_reg[7]/C
                         clock pessimism              0.259    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X11Y128        FDRE (Setup_fdre_C_D)        0.029    15.174    temp_celsius_reg[7]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                         -12.456    
  -------------------------------------------------------------------
                         slack                                  2.718    

Slack (MET) :             2.738ns  (required time - arrival time)
  Source:                 temp_raw_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_celsius_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.274ns  (logic 4.571ns (62.840%)  route 2.703ns (37.160%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.606     5.208    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y125        FDCE                                         r  temp_raw_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y125        FDCE (Prop_fdce_C_Q)         0.456     5.664 r  temp_raw_reg[10]/Q
                         net (fo=1, routed)           0.897     6.562    temp_raw[10]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_A[6]_P[15])
                                                      3.841    10.403 r  temp_celsius2/P[15]
                         net (fo=4, routed)           1.163    11.565    temp_celsius1[3]
    SLICE_X10Y128        LUT6 (Prop_lut6_I3_O)        0.124    11.689 r  temp_celsius[8]_i_2/O
                         net (fo=3, routed)           0.643    12.332    temp_celsius[8]_i_2_n_0
    SLICE_X11Y128        LUT4 (Prop_lut4_I1_O)        0.150    12.482 r  temp_celsius[8]_i_1/O
                         net (fo=1, routed)           0.000    12.482    temp_celsius0[8]
    SLICE_X11Y128        FDRE                                         r  temp_celsius_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.499    14.921    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y128        FDRE                                         r  temp_celsius_reg[8]/C
                         clock pessimism              0.259    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X11Y128        FDRE (Setup_fdre_C_D)        0.075    15.220    temp_celsius_reg[8]
  -------------------------------------------------------------------
                         required time                         15.220    
                         arrival time                         -12.482    
  -------------------------------------------------------------------
                         slack                                  2.738    

Slack (MET) :             2.850ns  (required time - arrival time)
  Source:                 temp_raw_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_celsius_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.118ns  (logic 4.545ns (63.856%)  route 2.573ns (36.144%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.606     5.208    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y125        FDCE                                         r  temp_raw_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y125        FDCE (Prop_fdce_C_Q)         0.456     5.664 r  temp_raw_reg[10]/Q
                         net (fo=1, routed)           0.897     6.562    temp_raw[10]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_A[6]_P[15])
                                                      3.841    10.403 r  temp_celsius2/P[15]
                         net (fo=4, routed)           1.163    11.565    temp_celsius1[3]
    SLICE_X10Y128        LUT6 (Prop_lut6_I3_O)        0.124    11.689 r  temp_celsius[8]_i_2/O
                         net (fo=3, routed)           0.513    12.202    temp_celsius[8]_i_2_n_0
    SLICE_X11Y128        LUT2 (Prop_lut2_I0_O)        0.124    12.326 r  temp_celsius[6]_i_1/O
                         net (fo=1, routed)           0.000    12.326    temp_celsius[6]_i_1_n_0
    SLICE_X11Y128        FDRE                                         r  temp_celsius_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.499    14.921    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y128        FDRE                                         r  temp_celsius_reg[6]/C
                         clock pessimism              0.259    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X11Y128        FDRE (Setup_fdre_C_D)        0.031    15.176    temp_celsius_reg[6]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                         -12.326    
  -------------------------------------------------------------------
                         slack                                  2.850    

Slack (MET) :             3.486ns  (required time - arrival time)
  Source:                 temp_raw_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_celsius_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.479ns  (logic 4.421ns (68.241%)  route 2.058ns (31.759%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.606     5.208    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y125        FDCE                                         r  temp_raw_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y125        FDCE (Prop_fdce_C_Q)         0.456     5.664 r  temp_raw_reg[10]/Q
                         net (fo=1, routed)           0.897     6.562    temp_raw[10]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_A[6]_P[17])
                                                      3.841    10.403 r  temp_celsius2/P[17]
                         net (fo=2, routed)           1.160    11.563    temp_celsius1[5]
    SLICE_X9Y128         LUT6 (Prop_lut6_I5_O)        0.124    11.687 r  temp_celsius[5]_i_1/O
                         net (fo=1, routed)           0.000    11.687    temp_celsius[5]_i_1_n_0
    SLICE_X9Y128         FDRE                                         r  temp_celsius_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.496    14.918    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y128         FDRE                                         r  temp_celsius_reg[5]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X9Y128         FDRE (Setup_fdre_C_D)        0.031    15.173    temp_celsius_reg[5]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                         -11.687    
  -------------------------------------------------------------------
                         slack                                  3.486    

Slack (MET) :             3.496ns  (required time - arrival time)
  Source:                 temp_raw_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_celsius_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.517ns  (logic 4.421ns (67.840%)  route 2.096ns (32.160%))
  Logic Levels:           2  (DSP48E1=1 LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.606     5.208    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y125        FDCE                                         r  temp_raw_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y125        FDCE (Prop_fdce_C_Q)         0.456     5.664 r  temp_raw_reg[10]/Q
                         net (fo=1, routed)           0.897     6.562    temp_raw[10]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_A[6]_P[12])
                                                      3.841    10.403 f  temp_celsius2/P[12]
                         net (fo=7, routed)           1.198    11.601    temp_celsius1[0]
    SLICE_X8Y127         LUT1 (Prop_lut1_I0_O)        0.124    11.725 r  temp_celsius[0]_i_1/O
                         net (fo=1, routed)           0.000    11.725    temp_celsius0[0]
    SLICE_X8Y127         FDRE                                         r  temp_celsius_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.494    14.916    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y127         FDRE                                         r  temp_celsius_reg[0]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X8Y127         FDRE (Setup_fdre_C_D)        0.081    15.221    temp_celsius_reg[0]
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                         -11.725    
  -------------------------------------------------------------------
                         slack                                  3.496    

Slack (MET) :             3.603ns  (required time - arrival time)
  Source:                 temp_raw_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_celsius_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.362ns  (logic 4.421ns (69.495%)  route 1.941ns (30.505%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.606     5.208    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y125        FDCE                                         r  temp_raw_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y125        FDCE (Prop_fdce_C_Q)         0.456     5.664 r  temp_raw_reg[10]/Q
                         net (fo=1, routed)           0.897     6.562    temp_raw[10]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_A[6]_P[14])
                                                      3.841    10.403 r  temp_celsius2/P[14]
                         net (fo=5, routed)           1.043    11.446    temp_celsius1[2]
    SLICE_X9Y128         LUT4 (Prop_lut4_I0_O)        0.124    11.570 r  temp_celsius[3]_i_1/O
                         net (fo=1, routed)           0.000    11.570    temp_celsius[3]_i_1_n_0
    SLICE_X9Y128         FDRE                                         r  temp_celsius_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.496    14.918    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y128         FDRE                                         r  temp_celsius_reg[3]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X9Y128         FDRE (Setup_fdre_C_D)        0.031    15.173    temp_celsius_reg[3]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                         -11.570    
  -------------------------------------------------------------------
                         slack                                  3.603    

Slack (MET) :             3.611ns  (required time - arrival time)
  Source:                 temp_raw_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_celsius_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.352ns  (logic 4.421ns (69.604%)  route 1.931ns (30.396%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.606     5.208    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y125        FDCE                                         r  temp_raw_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y125        FDCE (Prop_fdce_C_Q)         0.456     5.664 r  temp_raw_reg[10]/Q
                         net (fo=1, routed)           0.897     6.562    temp_raw[10]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_A[6]_P[13])
                                                      3.841    10.403 r  temp_celsius2/P[13]
                         net (fo=6, routed)           1.033    11.436    temp_celsius1[1]
    SLICE_X9Y128         LUT2 (Prop_lut2_I1_O)        0.124    11.560 r  temp_celsius[1]_i_1/O
                         net (fo=1, routed)           0.000    11.560    temp_celsius[1]_i_1_n_0
    SLICE_X9Y128         FDRE                                         r  temp_celsius_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.496    14.918    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y128         FDRE                                         r  temp_celsius_reg[1]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X9Y128         FDRE (Setup_fdre_C_D)        0.029    15.171    temp_celsius_reg[1]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                         -11.560    
  -------------------------------------------------------------------
                         slack                                  3.611    

Slack (MET) :             3.619ns  (required time - arrival time)
  Source:                 temp_raw_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_celsius_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.390ns  (logic 4.449ns (69.629%)  route 1.941ns (30.371%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.606     5.208    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y125        FDCE                                         r  temp_raw_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y125        FDCE (Prop_fdce_C_Q)         0.456     5.664 r  temp_raw_reg[10]/Q
                         net (fo=1, routed)           0.897     6.562    temp_raw[10]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_A[6]_P[14])
                                                      3.841    10.403 r  temp_celsius2/P[14]
                         net (fo=5, routed)           1.043    11.446    temp_celsius1[2]
    SLICE_X9Y128         LUT5 (Prop_lut5_I3_O)        0.152    11.598 r  temp_celsius[4]_i_1/O
                         net (fo=1, routed)           0.000    11.598    temp_celsius0[4]
    SLICE_X9Y128         FDRE                                         r  temp_celsius_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.496    14.918    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y128         FDRE                                         r  temp_celsius_reg[4]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X9Y128         FDRE (Setup_fdre_C_D)        0.075    15.217    temp_celsius_reg[4]
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                         -11.598    
  -------------------------------------------------------------------
                         slack                                  3.619    

Slack (MET) :             3.621ns  (required time - arrival time)
  Source:                 temp_raw_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_celsius_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.388ns  (logic 4.449ns (69.650%)  route 1.939ns (30.350%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.606     5.208    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y125        FDCE                                         r  temp_raw_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y125        FDCE (Prop_fdce_C_Q)         0.456     5.664 r  temp_raw_reg[10]/Q
                         net (fo=1, routed)           0.897     6.562    temp_raw[10]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_A[6]_P[14])
                                                      3.841    10.403 r  temp_celsius2/P[14]
                         net (fo=5, routed)           1.041    11.444    temp_celsius1[2]
    SLICE_X9Y128         LUT3 (Prop_lut3_I2_O)        0.152    11.596 r  temp_celsius[2]_i_1/O
                         net (fo=1, routed)           0.000    11.596    temp_celsius[2]_i_1_n_0
    SLICE_X9Y128         FDRE                                         r  temp_celsius_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.496    14.918    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y128         FDRE                                         r  temp_celsius_reg[2]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X9Y128         FDRE (Setup_fdre_C_D)        0.075    15.217    temp_celsius_reg[2]
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                         -11.596    
  -------------------------------------------------------------------
                         slack                                  3.621    

Slack (MET) :             5.076ns  (required time - arrival time)
  Source:                 temp_celsius_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_ones_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.973ns  (logic 1.364ns (27.430%)  route 3.609ns (72.570%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.613     5.215    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y127         FDRE                                         r  temp_celsius_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y127         FDRE (Prop_fdre_C_Q)         0.518     5.733 r  temp_celsius_reg[0]/Q
                         net (fo=7, routed)           0.774     6.507    temp_celsius[0]
    SLICE_X10Y129        LUT5 (Prop_lut5_I2_O)        0.124     6.631 r  alarm_active_i_3/O
                         net (fo=8, routed)           0.676     7.306    alarm_active_i_3_n_0
    SLICE_X8Y128         LUT4 (Prop_lut4_I1_O)        0.117     7.423 r  temp_tens[3]_i_5/O
                         net (fo=1, routed)           0.667     8.090    temp_tens[3]_i_5_n_0
    SLICE_X8Y130         LUT6 (Prop_lut6_I1_O)        0.331     8.421 r  temp_tens[3]_i_3/O
                         net (fo=5, routed)           0.507     8.929    temp_tens[3]_i_3_n_0
    SLICE_X9Y129         LUT5 (Prop_lut5_I1_O)        0.124     9.053 r  temp_ones[3]_i_2/O
                         net (fo=1, routed)           0.985    10.038    temp_ones[3]_i_2_n_0
    SLICE_X10Y129        LUT4 (Prop_lut4_I0_O)        0.150    10.188 r  temp_ones[3]_i_1/O
                         net (fo=1, routed)           0.000    10.188    temp_ones[3]_i_1_n_0
    SLICE_X10Y129        FDRE                                         r  temp_ones_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.500    14.922    CLK100MHZ_IBUF_BUFG
    SLICE_X10Y129        FDRE                                         r  temp_ones_reg[3]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X10Y129        FDRE (Setup_fdre_C_D)        0.118    15.264    temp_ones_reg[3]
  -------------------------------------------------------------------
                         required time                         15.264    
                         arrival time                         -10.188    
  -------------------------------------------------------------------
                         slack                                  5.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 temp_celsius_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_active_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.559     1.478    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y128        FDRE                                         r  temp_celsius_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y128        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  temp_celsius_reg[7]/Q
                         net (fo=6, routed)           0.122     1.742    temp_celsius[7]
    SLICE_X10Y128        LUT6 (Prop_lut6_I4_O)        0.045     1.787 r  alarm_active_i_2/O
                         net (fo=1, routed)           0.000     1.787    alarm_active
    SLICE_X10Y128        FDCE                                         r  alarm_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.828     1.993    CLK100MHZ_IBUF_BUFG
    SLICE_X10Y128        FDCE                                         r  alarm_active_reg/C
                         clock pessimism             -0.501     1.491    
    SLICE_X10Y128        FDCE (Hold_fdce_C_D)         0.120     1.611    alarm_active_reg
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 temp_celsius_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_ones_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.848%)  route 0.141ns (46.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.559     1.478    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y127         FDRE                                         r  temp_celsius_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y127         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  temp_celsius_reg[0]/Q
                         net (fo=7, routed)           0.141     1.783    temp_celsius[0]
    SLICE_X9Y127         FDRE                                         r  temp_ones_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.827     1.992    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y127         FDRE                                         r  temp_ones_reg[0]/C
                         clock pessimism             -0.500     1.491    
    SLICE_X9Y127         FDRE (Hold_fdre_C_D)         0.070     1.561    temp_ones_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.559     1.478    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y122        FDCE                                         r  refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y122        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.728    refresh_counter_reg_n_0_[3]
    SLICE_X11Y122        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.836    refresh_counter_reg[0]_i_1_n_4
    SLICE_X11Y122        FDCE                                         r  refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.827     1.992    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y122        FDCE                                         r  refresh_counter_reg[3]/C
                         clock pessimism             -0.513     1.478    
    SLICE_X11Y122        FDCE (Hold_fdce_C_D)         0.105     1.583    refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.557     1.476    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y123        FDCE                                         r  refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y123        FDCE (Prop_fdce_C_Q)         0.141     1.617 r  refresh_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.726    refresh_counter_reg_n_0_[7]
    SLICE_X11Y123        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    refresh_counter_reg[4]_i_1_n_4
    SLICE_X11Y123        FDCE                                         r  refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.825     1.990    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y123        FDCE                                         r  refresh_counter_reg[7]/C
                         clock pessimism             -0.513     1.476    
    SLICE_X11Y123        FDCE (Hold_fdce_C_D)         0.105     1.581    refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.556     1.475    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y124        FDCE                                         r  refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y124        FDCE (Prop_fdce_C_Q)         0.141     1.616 r  refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.725    refresh_counter_reg_n_0_[11]
    SLICE_X11Y124        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    refresh_counter_reg[8]_i_1_n_4
    SLICE_X11Y124        FDCE                                         r  refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.824     1.989    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y124        FDCE                                         r  refresh_counter_reg[11]/C
                         clock pessimism             -0.513     1.475    
    SLICE_X11Y124        FDCE (Hold_fdce_C_D)         0.105     1.580    refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.556     1.475    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y125        FDCE                                         r  refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y125        FDCE (Prop_fdce_C_Q)         0.141     1.616 r  refresh_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.725    refresh_counter_reg_n_0_[15]
    SLICE_X11Y125        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    refresh_counter_reg[12]_i_1_n_4
    SLICE_X11Y125        FDCE                                         r  refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.824     1.989    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y125        FDCE                                         r  refresh_counter_reg[15]/C
                         clock pessimism             -0.513     1.475    
    SLICE_X11Y125        FDCE (Hold_fdce_C_D)         0.105     1.580    refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.557     1.476    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y126        FDCE                                         r  refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y126        FDCE (Prop_fdce_C_Q)         0.141     1.617 r  refresh_counter_reg[16]/Q
                         net (fo=1, routed)           0.105     1.723    refresh_counter_reg_n_0_[16]
    SLICE_X11Y126        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.838 r  refresh_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.838    refresh_counter_reg[16]_i_1_n_7
    SLICE_X11Y126        FDCE                                         r  refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.825     1.990    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y126        FDCE                                         r  refresh_counter_reg[16]/C
                         clock pessimism             -0.513     1.476    
    SLICE_X11Y126        FDCE (Hold_fdce_C_D)         0.105     1.581    refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.557     1.476    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y123        FDCE                                         r  refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y123        FDCE (Prop_fdce_C_Q)         0.141     1.617 r  refresh_counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.723    refresh_counter_reg_n_0_[4]
    SLICE_X11Y123        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.838 r  refresh_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.838    refresh_counter_reg[4]_i_1_n_7
    SLICE_X11Y123        FDCE                                         r  refresh_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.825     1.990    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y123        FDCE                                         r  refresh_counter_reg[4]/C
                         clock pessimism             -0.513     1.476    
    SLICE_X11Y123        FDCE (Hold_fdce_C_D)         0.105     1.581    refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 refresh_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.556     1.475    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y125        FDCE                                         r  refresh_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y125        FDCE (Prop_fdce_C_Q)         0.141     1.616 r  refresh_counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.722    refresh_counter_reg_n_0_[12]
    SLICE_X11Y125        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.837 r  refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.837    refresh_counter_reg[12]_i_1_n_7
    SLICE_X11Y125        FDCE                                         r  refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.824     1.989    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y125        FDCE                                         r  refresh_counter_reg[12]/C
                         clock pessimism             -0.513     1.475    
    SLICE_X11Y125        FDCE (Hold_fdce_C_D)         0.105     1.580    refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 refresh_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.556     1.475    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y124        FDCE                                         r  refresh_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y124        FDCE (Prop_fdce_C_Q)         0.141     1.616 r  refresh_counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.722    refresh_counter_reg_n_0_[8]
    SLICE_X11Y124        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.837 r  refresh_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.837    refresh_counter_reg[8]_i_1_n_7
    SLICE_X11Y124        FDCE                                         r  refresh_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.824     1.989    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y124        FDCE                                         r  refresh_counter_reg[8]/C
                         clock pessimism             -0.513     1.475    
    SLICE_X11Y124        FDCE (Hold_fdce_C_D)         0.105     1.580    refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0       XADC_inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X8Y127    temp_celsius_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X9Y128    temp_celsius_reg[1]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X9Y128    temp_celsius_reg[2]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X9Y128    temp_celsius_reg[3]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X9Y128    temp_celsius_reg[4]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X9Y128    temp_celsius_reg[5]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X11Y128   temp_celsius_reg[6]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X11Y128   temp_celsius_reg[7]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X31Y124   update_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X31Y124   update_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X31Y124   update_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X31Y124   update_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X31Y125   update_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X31Y125   update_counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X31Y125   update_counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X31Y125   update_counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X28Y126   temp_raw_reg[12]/C
Low Pulse Width   Fast    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X28Y126   temp_raw_reg[12]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X8Y127    temp_celsius_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X9Y127    temp_ones_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X9Y127    temp_ones_reg[2]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X9Y127    temp_tens_reg[0]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X11Y122   refresh_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X11Y126   refresh_counter_reg[16]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X11Y126   refresh_counter_reg[17]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X11Y126   refresh_counter_reg[18]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X11Y126   refresh_counter_reg[19]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X11Y122   refresh_counter_reg[1]/C



