Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o F:/Project europlanetarium/Code/Encoder/Zedboard test/Frequentiedeler/Frequentiedeler/Frequentiedeler_TEST_isim_beh.exe -prj F:/Project europlanetarium/Code/Encoder/Zedboard test/Frequentiedeler/Frequentiedeler/Frequentiedeler_TEST_beh.prj work.Frequentiedeler_TEST 
ISim P.68d (signature 0x8ef4fb42)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "F:/Project europlanetarium/Code/Encoder/Zedboard test/Frequentiedeler/Frequentiedeler/Frequentiedeler.vhd" into library work
Parsing VHDL file "F:/Project europlanetarium/Code/Encoder/Zedboard test/Frequentiedeler/Frequentiedeler/Frequentiedeler_TEST.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 123052 KB
Fuse CPU Usage: 1169 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity Frequentiedeler [frequentiedeler_default]
Compiling architecture behavior of entity frequentiedeler_test
Time Resolution for simulation is 1ps.
Compiled 6 VHDL Units
Built simulation executable F:/Project europlanetarium/Code/Encoder/Zedboard test/Frequentiedeler/Frequentiedeler/Frequentiedeler_TEST_isim_beh.exe
Fuse Memory Usage: 137560 KB
Fuse CPU Usage: 1887 ms
