// Seed: 3307468402
module module_0;
  integer id_1;
  ;
  wire  id_2;
  logic id_3 = -1'b0 > id_2;
  logic id_4;
  ;
endmodule
module module_1 (
    output wor id_0,
    input tri1 id_1,
    input tri id_2,
    input tri id_3,
    output supply1 id_4,
    output logic id_5,
    input supply0 id_6,
    input supply1 id_7,
    input wand id_8,
    input supply1 id_9,
    output wand id_10
);
  final begin : LABEL_0
    id_5 <= (id_3 == 1);
  end
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
endmodule
