#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Jun 14 14:00:00 2017
# Process ID: 21998
# Current directory: /home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/synth_1
# Command line: vivado -log hdmi_vga_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source hdmi_vga_wrapper.tcl
# Log file: /home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/synth_1/hdmi_vga_wrapper.vds
# Journal file: /home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source hdmi_vga_wrapper.tcl -notrace
WARNING: [Board 49-69] Validation failed for board file /home/pingwin/VIVADO/Vivado/2016.4/data/boards/board_files/arty-s7-50/B.0/board.xml:
 Pin Map file does not provide LOC constraints for shield_dp0_dp9_tri_i_0COMP : digilentinc.com:arty-s7-50:part0:1.0

CRITICAL WARNING: [Board 49-56] Problem parsing board file - /home/pingwin/VIVADO/Vivado/2016.4/data/boards/board_files/arty-s7-50/B.0/board.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pingwin/Dokumenty/Verilog/compound-project/ip-repository'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/pingwin/VIVADO/Vivado/2016.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'hdmi_vga_vb_0_0' generated file not found '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/1d12/src/delay.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_vga_vb_0_0' generated file not found '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/1d12/src/sobell_1.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_vga_vb_0_0' generated file not found '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/1d12/src/sobell_2.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_vga_vb_0_0' generated file not found '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/1d12/src/delayLinieBRAM_WP.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_vga_vb_0_0' generated file not found '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/1d12/src/two_signal_bram_full_delay.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_vga_vb_0_0' generated file not found '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/1d12/src/full_bram_delay.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_vga_vb_0_0' generated file not found '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/1d12/src/combined_sobell.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_vga_vb_0_0' generated file not found '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/1d12/src/erosion_delay_line.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_vga_vb_0_0' generated file not found '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/1d12/src/dilatation_delay_line.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_vga_vb_0_0' generated file not found '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/1d12/src/core_adder.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_vga_vb_0_0' generated file not found '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/1d12/src/median_bram_delay.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_vga_vb_0_0' generated file not found '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/1d12/src/median_delay_line.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_vga_vb_0_0' generated file not found '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/1d12/src/sobell_bram_delay.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_vga_vb_0_0' generated file not found '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/1d12/src/average.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_vga_vb_0_0' generated file not found '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/1d12/src/sobell.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_vga_vb_0_0' generated file not found '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/1d12/src/erosion.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_vga_vb_0_0' generated file not found '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/1d12/src/draw_shape.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_vga_vb_0_0' generated file not found '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/1d12/src/dilatation.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_vga_vb_0_0' generated file not found '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/1d12/src/center_seeker.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_vga_vb_0_0' generated file not found '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/1d12/src/median_5_5.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_vga_vb_0_0' generated file not found '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/1d12/src/mux.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_vga_vb_0_0' generated file not found '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/1d12/src/vb.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_vga_vb_0_0' generated file not found '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/1d12/src/delay.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_vga_vb_0_0' generated file not found '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/1d12/src/sobell_1.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_vga_vb_0_0' generated file not found '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/1d12/src/sobell_2.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_vga_vb_0_0' generated file not found '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/1d12/src/delayLinieBRAM_WP.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_vga_vb_0_0' generated file not found '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/1d12/src/two_signal_bram_full_delay.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_vga_vb_0_0' generated file not found '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/1d12/src/full_bram_delay.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_vga_vb_0_0' generated file not found '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/1d12/src/combined_sobell.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_vga_vb_0_0' generated file not found '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/1d12/src/erosion_delay_line.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_vga_vb_0_0' generated file not found '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/1d12/src/dilatation_delay_line.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_vga_vb_0_0' generated file not found '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/1d12/src/core_adder.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_vga_vb_0_0' generated file not found '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/1d12/src/median_bram_delay.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_vga_vb_0_0' generated file not found '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/1d12/src/median_delay_line.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_vga_vb_0_0' generated file not found '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/1d12/src/sobell_bram_delay.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_vga_vb_0_0' generated file not found '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/1d12/src/average.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_vga_vb_0_0' generated file not found '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/1d12/src/sobell.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_vga_vb_0_0' generated file not found '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/1d12/src/erosion.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_vga_vb_0_0' generated file not found '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/1d12/src/draw_shape.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_vga_vb_0_0' generated file not found '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/1d12/src/dilatation.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_vga_vb_0_0' generated file not found '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/1d12/src/center_seeker.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_vga_vb_0_0' generated file not found '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/1d12/src/median_5_5.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_vga_vb_0_0' generated file not found '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/1d12/src/mux.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_vga_vb_0_0' generated file not found '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/1d12/src/vb.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_vga_vb_0_0' generated file not found '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/hdmi_vga_vb_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_vga_vb_0_0' generated file not found '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/hdmi_vga_vb_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_vga_vb_0_0' generated file not found '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/hdmi_vga_vb_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_vga_vb_0_0' generated file not found '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/hdmi_vga_vb_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_vga_vb_0_0' generated file not found '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/hdmi_vga_vb_0_0_sim_netlist.vhdl'. Please regenerate to continue.
CRITICAL WARNING: [IP_Flow 19-182] Failed to load BOM file '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/summatr_9u_9u/summatr_9u_9u.xml'.
CRITICAL WARNING: [IP_Flow 19-183] Failed to load IP instance 'summatr_9u_9u'.
CRITICAL WARNING: [IP_Flow 19-1835] Failed to recreate IP instance 'summatr_9u_9u'. Error reading project file(s).
CRITICAL WARNING: [IP_Flow 19-3577] Failed to recreate IP instance 'hdmi_vga_vb_0_0'. Error during subcore creation.
Command: synth_design -top hdmi_vga_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22003 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1084.738 ; gain = 153.086 ; free physical = 2068 ; free virtual = 4264
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'hdmi_vga_wrapper' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/hdl/hdmi_vga_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [/home/pingwin/VIVADO/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (1#1) [/home/pingwin/VIVADO/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333]
INFO: [Synth 8-638] synthesizing module 'hdmi_vga' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/hdl/hdmi_vga.v:13]
INFO: [Synth 8-638] synthesizing module 'hdmi_vga_clk_wiz_0_0' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/synth_1/.Xil/Vivado-21998-mothership/realtime/hdmi_vga_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'hdmi_vga_clk_wiz_0_0' (2#1) [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/synth_1/.Xil/Vivado-21998-mothership/realtime/hdmi_vga_clk_wiz_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'hdmi_vga_clk_wiz_0_0' requires 4 connections, but only 3 given [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/hdl/hdmi_vga.v:98]
INFO: [Synth 8-638] synthesizing module 'hdmi_vga_dvi2rgb_0_0' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/synth_1/.Xil/Vivado-21998-mothership/realtime/hdmi_vga_dvi2rgb_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'hdmi_vga_dvi2rgb_0_0' (3#1) [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/synth_1/.Xil/Vivado-21998-mothership/realtime/hdmi_vga_dvi2rgb_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dvi2rgb_0' of module 'hdmi_vga_dvi2rgb_0_0' requires 19 connections, but only 18 given [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/hdl/hdmi_vga.v:102]
INFO: [Synth 8-638] synthesizing module 'hdmi_vga_rgb2vga_0_0' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/synth_1/.Xil/Vivado-21998-mothership/realtime/hdmi_vga_rgb2vga_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'hdmi_vga_rgb2vga_0_0' (4#1) [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/synth_1/.Xil/Vivado-21998-mothership/realtime/hdmi_vga_rgb2vga_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'hdmi_vga_vb_0_0' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/synth_1/.Xil/Vivado-21998-mothership/realtime/hdmi_vga_vb_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'hdmi_vga_vb_0_0' (5#1) [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/synth_1/.Xil/Vivado-21998-mothership/realtime/hdmi_vga_vb_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'hdmi_vga_xlconstant_0_0' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/synth_1/.Xil/Vivado-21998-mothership/realtime/hdmi_vga_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'hdmi_vga_xlconstant_0_0' (6#1) [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/synth_1/.Xil/Vivado-21998-mothership/realtime/hdmi_vga_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'hdmi_vga' (7#1) [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/hdl/hdmi_vga.v:13]
INFO: [Synth 8-256] done synthesizing module 'hdmi_vga_wrapper' (8#1) [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/hdl/hdmi_vga_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1126.207 ; gain = 194.555 ; free physical = 2025 ; free virtual = 4222
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1126.207 ; gain = 194.555 ; free physical = 2025 ; free virtual = 4222
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'hdmi_vga_clk_wiz_0_0' instantiated as 'hdmi_vga_i/clk_wiz_0' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/hdl/hdmi_vga.v:98]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'hdmi_vga_dvi2rgb_0_0' instantiated as 'hdmi_vga_i/dvi2rgb_0' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/hdl/hdmi_vga.v:102]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'hdmi_vga_rgb2vga_0_0' instantiated as 'hdmi_vga_i/rgb2vga_0' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/hdl/hdmi_vga.v:121]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'hdmi_vga_vb_0_0' instantiated as 'hdmi_vga_i/vb_0' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/hdl/hdmi_vga.v:132]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'hdmi_vga_xlconstant_0_0' instantiated as 'hdmi_vga_i/xlconstant_0' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/hdl/hdmi_vga.v:143]
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/synth_1/.Xil/Vivado-21998-mothership/dcp/hdmi_vga_rgb2vga_0_0_in_context.xdc] for cell 'hdmi_vga_i/rgb2vga_0'
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/synth_1/.Xil/Vivado-21998-mothership/dcp/hdmi_vga_rgb2vga_0_0_in_context.xdc] for cell 'hdmi_vga_i/rgb2vga_0'
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/synth_1/.Xil/Vivado-21998-mothership/dcp_2/hdmi_vga_dvi2rgb_0_0_in_context.xdc] for cell 'hdmi_vga_i/dvi2rgb_0'
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/synth_1/.Xil/Vivado-21998-mothership/dcp_2/hdmi_vga_dvi2rgb_0_0_in_context.xdc] for cell 'hdmi_vga_i/dvi2rgb_0'
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/synth_1/.Xil/Vivado-21998-mothership/dcp_3/hdmi_vga_clk_wiz_0_0_in_context.xdc] for cell 'hdmi_vga_i/clk_wiz_0'
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/synth_1/.Xil/Vivado-21998-mothership/dcp_3/hdmi_vga_clk_wiz_0_0_in_context.xdc] for cell 'hdmi_vga_i/clk_wiz_0'
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/synth_1/.Xil/Vivado-21998-mothership/dcp_4/hdmi_vga_xlconstant_0_0_in_context.xdc] for cell 'hdmi_vga_i/xlconstant_0'
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/synth_1/.Xil/Vivado-21998-mothership/dcp_4/hdmi_vga_xlconstant_0_0_in_context.xdc] for cell 'hdmi_vga_i/xlconstant_0'
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/synth_1/.Xil/Vivado-21998-mothership/dcp_5/hdmi_vga_vb_0_0_in_context.xdc] for cell 'hdmi_vga_i/vb_0'
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/synth_1/.Xil/Vivado-21998-mothership/dcp_5/hdmi_vga_vb_0_0_in_context.xdc] for cell 'hdmi_vga_i/vb_0'
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/ZYBO_Master.xdc]
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/ZYBO_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/ZYBO_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hdmi_vga_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hdmi_vga_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1366.105 ; gain = 0.000 ; free physical = 1833 ; free virtual = 4029
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1366.105 ; gain = 434.453 ; free physical = 1832 ; free virtual = 4029
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1366.105 ; gain = 434.453 ; free physical = 1832 ; free virtual = 4029
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_clk_n. (constraint file  /home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/synth_1/.Xil/Vivado-21998-mothership/dcp_2/hdmi_vga_dvi2rgb_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_clk_n. (constraint file  /home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/synth_1/.Xil/Vivado-21998-mothership/dcp_2/hdmi_vga_dvi2rgb_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_clk_p. (constraint file  /home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/synth_1/.Xil/Vivado-21998-mothership/dcp_2/hdmi_vga_dvi2rgb_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_clk_p. (constraint file  /home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/synth_1/.Xil/Vivado-21998-mothership/dcp_2/hdmi_vga_dvi2rgb_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_n[0]. (constraint file  /home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/synth_1/.Xil/Vivado-21998-mothership/dcp_2/hdmi_vga_dvi2rgb_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_n[0]. (constraint file  /home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/synth_1/.Xil/Vivado-21998-mothership/dcp_2/hdmi_vga_dvi2rgb_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_n[1]. (constraint file  /home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/synth_1/.Xil/Vivado-21998-mothership/dcp_2/hdmi_vga_dvi2rgb_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_n[1]. (constraint file  /home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/synth_1/.Xil/Vivado-21998-mothership/dcp_2/hdmi_vga_dvi2rgb_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_n[2]. (constraint file  /home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/synth_1/.Xil/Vivado-21998-mothership/dcp_2/hdmi_vga_dvi2rgb_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_n[2]. (constraint file  /home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/synth_1/.Xil/Vivado-21998-mothership/dcp_2/hdmi_vga_dvi2rgb_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_p[0]. (constraint file  /home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/synth_1/.Xil/Vivado-21998-mothership/dcp_2/hdmi_vga_dvi2rgb_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_p[0]. (constraint file  /home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/synth_1/.Xil/Vivado-21998-mothership/dcp_2/hdmi_vga_dvi2rgb_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_p[1]. (constraint file  /home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/synth_1/.Xil/Vivado-21998-mothership/dcp_2/hdmi_vga_dvi2rgb_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_p[1]. (constraint file  /home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/synth_1/.Xil/Vivado-21998-mothership/dcp_2/hdmi_vga_dvi2rgb_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_p[2]. (constraint file  /home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/synth_1/.Xil/Vivado-21998-mothership/dcp_2/hdmi_vga_dvi2rgb_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_p[2]. (constraint file  /home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/synth_1/.Xil/Vivado-21998-mothership/dcp_2/hdmi_vga_dvi2rgb_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/synth_1/.Xil/Vivado-21998-mothership/dcp_3/hdmi_vga_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/synth_1/.Xil/Vivado-21998-mothership/dcp_3/hdmi_vga_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for hdmi_vga_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_vga_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_vga_i/dvi2rgb_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_vga_i/rgb2vga_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_vga_i/vb_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_vga_i/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1366.105 ; gain = 434.453 ; free physical = 1832 ; free virtual = 4029
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1366.105 ; gain = 434.453 ; free physical = 1832 ; free virtual = 4030
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1366.105 ; gain = 434.453 ; free physical = 1817 ; free virtual = 4014
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_vga_i/dvi2rgb_0/PixelClk' to pin 'hdmi_vga_i/dvi2rgb_0/bbstub_PixelClk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_vga_i/clk_wiz_0/clk_out1' to pin 'hdmi_vga_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1373.105 ; gain = 441.453 ; free physical = 1782 ; free virtual = 3978
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1373.105 ; gain = 441.453 ; free physical = 1782 ; free virtual = 3978
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1383.121 ; gain = 451.469 ; free physical = 1772 ; free virtual = 3969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1383.121 ; gain = 451.469 ; free physical = 1772 ; free virtual = 3969
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1383.121 ; gain = 451.469 ; free physical = 1772 ; free virtual = 3969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1383.121 ; gain = 451.469 ; free physical = 1772 ; free virtual = 3969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1383.121 ; gain = 451.469 ; free physical = 1772 ; free virtual = 3969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1383.121 ; gain = 451.469 ; free physical = 1772 ; free virtual = 3969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1383.121 ; gain = 451.469 ; free physical = 1772 ; free virtual = 3969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |hdmi_vga_clk_wiz_0_0    |         1|
|2     |hdmi_vga_dvi2rgb_0_0    |         1|
|3     |hdmi_vga_rgb2vga_0_0    |         1|
|4     |hdmi_vga_vb_0_0         |         1|
|5     |hdmi_vga_xlconstant_0_0 |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |hdmi_vga_clk_wiz_0_0    |     1|
|2     |hdmi_vga_dvi2rgb_0_0    |     1|
|3     |hdmi_vga_rgb2vga_0_0    |     1|
|4     |hdmi_vga_vb_0_0         |     1|
|5     |hdmi_vga_xlconstant_0_0 |     1|
|6     |IBUF                    |     4|
|7     |IOBUF                   |     2|
|8     |OBUF                    |    19|
+------+------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |   106|
|2     |  hdmi_vga_i |hdmi_vga |    81|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1383.121 ; gain = 451.469 ; free physical = 1772 ; free virtual = 3969
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1383.121 ; gain = 127.484 ; free physical = 1780 ; free virtual = 3977
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1383.129 ; gain = 451.477 ; free physical = 1780 ; free virtual = 3977
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 58 Warnings, 5 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1388.121 ; gain = 388.965 ; free physical = 1799 ; free virtual = 3996
INFO: [Common 17-1381] The checkpoint '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/synth_1/hdmi_vga_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1388.121 ; gain = 0.000 ; free physical = 1799 ; free virtual = 3996
INFO: [Common 17-206] Exiting Vivado at Wed Jun 14 14:00:29 2017...
