{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.6.11  2017-06-12 bk=1.3860 VDI=40 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port pcie_7x_mgt_rtl -pg 1 -y 1020 -defaultsOSRD
preplace port sys_rst -pg 1 -y 20 -defaultsOSRD
preplace port USR_CLK -pg 1 -y 1050 -defaultsOSRD
preplace port C0_SYS_CLK -pg 1 -y 1000 -defaultsOSRD
preplace port c0_ddr3 -pg 1 -y 760 -defaultsOSRD
preplace port sys_rst_n -pg 1 -y 40 -defaultsOSRD
preplace port diff_clock_rtl -pg 1 -y 1150 -defaultsOSRD
preplace inst ddr3_0 -pg 1 -lvl 7 -y 820 -defaultsOSRD
preplace inst data_path_0 -pg 1 -lvl 2 -y 360 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 3 -y 820 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -y 1100 -defaultsOSRD
preplace inst axis_interconnect_0 -pg 1 -lvl 4 -y 790 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 7 -y 970 -defaultsOSRD
preplace inst xdma_0_axi_periph -pg 1 -lvl 6 -y 820 -defaultsOSRD
preplace inst rst_ddr3_0_200M -pg 1 -lvl 8 -y 670 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 8 -y 850 -defaultsOSRD
preplace inst util_ds_buf -pg 1 -lvl 2 -y 1150 -defaultsOSRD
preplace inst c2h -pg 1 -lvl 4 -y 1130 -defaultsOSRD
preplace inst xdma_0 -pg 1 -lvl 5 -y 820 -defaultsOSRD
preplace inst h2c -pg 1 -lvl 2 -y 790 -defaultsOSRD
preplace inst ds_top_0 -pg 1 -lvl 3 -y 340 -defaultsOSRD
preplace inst system_ila_1 -pg 1 -lvl 4 -y 220 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 2 -y 1050 -defaultsOSRD
preplace inst axi_interconnect_1 -pg 1 -lvl 6 -y 480 -defaultsOSRD
preplace inst axisrd2axi_0 -pg 1 -lvl 1 -y 90 -defaultsOSRD
preplace netloc xdma_0_M_AXIS_H2C_1 1 1 5 350 630 NJ 630 NJ 630 NJ 630 1840
preplace netloc h2c_M00_AXIS 1 2 1 N
preplace netloc ddr3_0_C0_DDR3 1 7 2 NJ 760 NJ
preplace netloc data_path_0_pep_axis 1 2 2 670 160 N
preplace netloc ds_top_0_m_axis_s 1 3 1 1110
preplace netloc c2h_M00_AXIS 1 4 1 1470
preplace netloc C0_SYS_CLK_1 1 0 7 NJ 1000 NJ 1000 NJ 1000 NJ 1000 NJ 1000 NJ 1000 2160J
preplace netloc debug_pep_dst 1 3 1 1120
preplace netloc ddr3_0_c0_ddr3_ui_clk 1 0 8 20 350 340 910 700 930 1170 660 NJ 660 1850 990 2140J 710 2540
preplace netloc xdma_0_axi_periph_M01_AXI 1 2 5 730 980 NJ 980 NJ 980 NJ 980 2120
preplace netloc axisrd2axi_0_M_AXIS 1 1 1 340
preplace netloc data_path_0_s_axis_rlen_pr 1 0 3 40 520 NJ 520 680
preplace netloc data_path_0_s_axis_rreq_pr 1 0 3 50 530 NJ 530 670
preplace netloc axis_interconnect_0_M00_AXIS 1 4 1 NJ
preplace netloc debug_package_num 1 3 1 1140
preplace netloc debug_package_dst 1 3 1 1130
preplace netloc data_path_0_s_axis_raddr_pr 1 0 3 30 510 NJ 510 690
preplace netloc data_path_0_axis_spec_charge 1 2 1 700
preplace netloc diff_clock_rtl_1 1 0 2 NJ 1150 NJ
preplace netloc CLK_IN1_D_1 1 0 2 NJ 1050 NJ
preplace netloc xdma_0_axi_periph_M00_AXI 1 6 1 N
preplace netloc axisrd2axi_0_M_AXI 1 1 5 NJ 70 NJ 70 NJ 70 NJ 70 1860
preplace netloc axi_dma_0_M_AXI_MM2S 1 3 3 1150 370 1470J 360 NJ
preplace netloc axisrd2axi_0_m_axis_rack 1 1 1 330
preplace netloc axi_dma_0_M_AXI_S2MM 1 3 3 1160 380 NJ 380 NJ
preplace netloc data_path_0_axis_spec_seq 1 2 1 720
preplace netloc xdma_0_pcie_mgt 1 5 4 1830J 1020 NJ 1020 NJ 1020 NJ
preplace netloc data_path_0_axis_pep_stop 1 2 2 710 170 1090J
preplace netloc xdma_0_M_AXI_LITE 1 5 1 N
preplace netloc data_path_0_spec_axis 1 2 2 680 140 N
preplace netloc axi_interconnect_1_M00_AXI 1 6 1 2150
preplace netloc axi_dma_0_M_AXIS_MM2S 1 3 1 1120
preplace netloc ddr3_0_c0_ddr3_ui_clk_sync_rst 1 7 1 2550
preplace netloc data_path_0_axis_spec_len 1 2 1 N
preplace netloc xdma_0_axi_periph_M02_AXI 1 2 5 730 640 NJ 640 NJ 640 1860J 660 2130
preplace netloc xdma_0_M_AXIS_H2C_0 1 1 5 350 670 NJ 670 NJ 670 NJ 670 1830
preplace netloc ds_top_0_debug_state2 1 3 1 1100
preplace netloc ds_top_0_debug_state 1 3 1 1090
levelinfo -pg 1 0 190 520 910 1320 1650 1990 2350 2720 2910 -top 0 -bot 1250
",
}

